
STM32F429ZIT6_Bootloader_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000351c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080036c8  080036c8  000046c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036d8  080036d8  00005034  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080036d8  080036d8  000046d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036e0  080036e0  00005034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036e0  080036e0  000046e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036e4  080036e4  000046e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  080036e8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005034  2**0
                  CONTENTS
 10 .bss          000001b0  20000034  20000034  00005034  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001e4  200001e4  00005034  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000087b3  00000000  00000000  00005064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002142  00000000  00000000  0000d817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000850  00000000  00000000  0000f960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000061d  00000000  00000000  000101b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000226cb  00000000  00000000  000107cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a8ad  00000000  00000000  00032e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ced38  00000000  00000000  0003d745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010c47d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001fa4  00000000  00000000  0010c4c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0010e464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000034 	.word	0x20000034
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080036b0 	.word	0x080036b0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000038 	.word	0x20000038
 80001e8:	080036b0 	.word	0x080036b0

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <CheckAndResetAfterUpdate>:
extern uint32_t CAN2Mailbox;
extern CAN_HandleTypeDef hcan2;
extern uint8_t CAN2RxData[8];

void CheckAndResetAfterUpdate(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b086      	sub	sp, #24
 800051c:	af00      	add	r7, sp, #0
    uint16_t rollingSum = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	82fb      	strh	r3, [r7, #22]
    uint8_t calculatedCRC = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	73fb      	strb	r3, [r7, #15]

    for (uint32_t i = 0; i < ExpectedFileSize; i++)
 8000526:	2300      	movs	r3, #0
 8000528:	613b      	str	r3, [r7, #16]
 800052a:	e014      	b.n	8000556 <CheckAndResetAfterUpdate+0x3e>
    {
        uint8_t flashByte = *(volatile uint8_t*)(FLASH_SECTOR2_BASE_ADRESS + i);
 800052c:	693b      	ldr	r3, [r7, #16]
 800052e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8000532:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	71fb      	strb	r3, [r7, #7]
        rollingSum += flashByte;
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	b29a      	uxth	r2, r3
 800053e:	8afb      	ldrh	r3, [r7, #22]
 8000540:	4413      	add	r3, r2
 8000542:	82fb      	strh	r3, [r7, #22]

        if (rollingSum > 255)
 8000544:	8afb      	ldrh	r3, [r7, #22]
 8000546:	2bff      	cmp	r3, #255	@ 0xff
 8000548:	d902      	bls.n	8000550 <CheckAndResetAfterUpdate+0x38>
        {
            rollingSum -= 255;
 800054a:	8afb      	ldrh	r3, [r7, #22]
 800054c:	3bff      	subs	r3, #255	@ 0xff
 800054e:	82fb      	strh	r3, [r7, #22]
    for (uint32_t i = 0; i < ExpectedFileSize; i++)
 8000550:	693b      	ldr	r3, [r7, #16]
 8000552:	3301      	adds	r3, #1
 8000554:	613b      	str	r3, [r7, #16]
 8000556:	4b1c      	ldr	r3, [pc, #112]	@ (80005c8 <CheckAndResetAfterUpdate+0xb0>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	693a      	ldr	r2, [r7, #16]
 800055c:	429a      	cmp	r2, r3
 800055e:	d3e5      	bcc.n	800052c <CheckAndResetAfterUpdate+0x14>
        }
    }

    calculatedCRC = (uint8_t)rollingSum;
 8000560:	8afb      	ldrh	r3, [r7, #22]
 8000562:	73fb      	strb	r3, [r7, #15]
    calculatedCRC ^= 0xFF;
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	43db      	mvns	r3, r3
 8000568:	73fb      	strb	r3, [r7, #15]

    if (calculatedCRC == ExpectedFileCRC)
 800056a:	4b18      	ldr	r3, [pc, #96]	@ (80005cc <CheckAndResetAfterUpdate+0xb4>)
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	7bfa      	ldrb	r2, [r7, #15]
 8000570:	429a      	cmp	r2, r3
 8000572:	d11c      	bne.n	80005ae <CheckAndResetAfterUpdate+0x96>
    {
    	UIUpdateCompleated(1);
 8000574:	2001      	movs	r0, #1
 8000576:	f000 fa1f 	bl	80009b8 <UIUpdateCompleated>

    	uint32_t WaitTick = HAL_GetTick();
 800057a:	f000 fdfd 	bl	8001178 <HAL_GetTick>
 800057e:	60b8      	str	r0, [r7, #8]
		while(HAL_CAN_IsTxMessagePending(&hcan2, CAN2Mailbox))
 8000580:	e006      	b.n	8000590 <CheckAndResetAfterUpdate+0x78>
		{
			if(HAL_GetTick() - WaitTick > 100) break;
 8000582:	f000 fdf9 	bl	8001178 <HAL_GetTick>
 8000586:	4602      	mov	r2, r0
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	1ad3      	subs	r3, r2, r3
 800058c:	2b64      	cmp	r3, #100	@ 0x64
 800058e:	d809      	bhi.n	80005a4 <CheckAndResetAfterUpdate+0x8c>
		while(HAL_CAN_IsTxMessagePending(&hcan2, CAN2Mailbox))
 8000590:	4b0f      	ldr	r3, [pc, #60]	@ (80005d0 <CheckAndResetAfterUpdate+0xb8>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4619      	mov	r1, r3
 8000596:	480f      	ldr	r0, [pc, #60]	@ (80005d4 <CheckAndResetAfterUpdate+0xbc>)
 8000598:	f001 f91d 	bl	80017d6 <HAL_CAN_IsTxMessagePending>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d1ef      	bne.n	8000582 <CheckAndResetAfterUpdate+0x6a>
 80005a2:	e000      	b.n	80005a6 <CheckAndResetAfterUpdate+0x8e>
			if(HAL_GetTick() - WaitTick > 100) break;
 80005a4:	bf00      	nop
		}

        JumpToAppFlag = true;
 80005a6:	4b0c      	ldr	r3, [pc, #48]	@ (80005d8 <CheckAndResetAfterUpdate+0xc0>)
 80005a8:	2201      	movs	r2, #1
 80005aa:	701a      	strb	r2, [r3, #0]
    {
    	UIUpdateCompleated(0);
        ReceipedHeaderFile = false;
        totalReceived = 0;
    }
}
 80005ac:	e008      	b.n	80005c0 <CheckAndResetAfterUpdate+0xa8>
    	UIUpdateCompleated(0);
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 fa02 	bl	80009b8 <UIUpdateCompleated>
        ReceipedHeaderFile = false;
 80005b4:	4b09      	ldr	r3, [pc, #36]	@ (80005dc <CheckAndResetAfterUpdate+0xc4>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	701a      	strb	r2, [r3, #0]
        totalReceived = 0;
 80005ba:	4b09      	ldr	r3, [pc, #36]	@ (80005e0 <CheckAndResetAfterUpdate+0xc8>)
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
}
 80005c0:	bf00      	nop
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000158 	.word	0x20000158
 80005cc:	2000015c 	.word	0x2000015c
 80005d0:	20000188 	.word	0x20000188
 80005d4:	20000190 	.word	0x20000190
 80005d8:	2000015d 	.word	0x2000015d
 80005dc:	2000015e 	.word	0x2000015e
 80005e0:	20000154 	.word	0x20000154

080005e4 <GetBinFile>:
void GetBinFile(void)
{
 80005e4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80005e8:	b086      	sub	sp, #24
 80005ea:	af00      	add	r7, sp, #0
	if(CAN2RxData[0] == 16 && ReceipedHeaderFile == false)
 80005ec:	4b5f      	ldr	r3, [pc, #380]	@ (800076c <GetBinFile+0x188>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	2b10      	cmp	r3, #16
 80005f2:	d12b      	bne.n	800064c <GetBinFile+0x68>
 80005f4:	4b5e      	ldr	r3, [pc, #376]	@ (8000770 <GetBinFile+0x18c>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	f083 0301 	eor.w	r3, r3, #1
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d024      	beq.n	800064c <GetBinFile+0x68>
	{
		currentFlashAddress = FLASH_SECTOR2_BASE_ADRESS;
 8000602:	4b5c      	ldr	r3, [pc, #368]	@ (8000774 <GetBinFile+0x190>)
 8000604:	4a5c      	ldr	r2, [pc, #368]	@ (8000778 <GetBinFile+0x194>)
 8000606:	601a      	str	r2, [r3, #0]
		ExpectedFileSize = (uint32_t)(CAN2RxData[1] | (CAN2RxData[2] << 8) |
 8000608:	4b58      	ldr	r3, [pc, #352]	@ (800076c <GetBinFile+0x188>)
 800060a:	785b      	ldrb	r3, [r3, #1]
 800060c:	461a      	mov	r2, r3
 800060e:	4b57      	ldr	r3, [pc, #348]	@ (800076c <GetBinFile+0x188>)
 8000610:	789b      	ldrb	r3, [r3, #2]
 8000612:	021b      	lsls	r3, r3, #8
 8000614:	431a      	orrs	r2, r3
									 (CAN2RxData[3] << 16) | (CAN2RxData[4] << 24));
 8000616:	4b55      	ldr	r3, [pc, #340]	@ (800076c <GetBinFile+0x188>)
 8000618:	78db      	ldrb	r3, [r3, #3]
 800061a:	041b      	lsls	r3, r3, #16
		ExpectedFileSize = (uint32_t)(CAN2RxData[1] | (CAN2RxData[2] << 8) |
 800061c:	431a      	orrs	r2, r3
									 (CAN2RxData[3] << 16) | (CAN2RxData[4] << 24));
 800061e:	4b53      	ldr	r3, [pc, #332]	@ (800076c <GetBinFile+0x188>)
 8000620:	791b      	ldrb	r3, [r3, #4]
 8000622:	061b      	lsls	r3, r3, #24
 8000624:	4313      	orrs	r3, r2
		ExpectedFileSize = (uint32_t)(CAN2RxData[1] | (CAN2RxData[2] << 8) |
 8000626:	461a      	mov	r2, r3
 8000628:	4b54      	ldr	r3, [pc, #336]	@ (800077c <GetBinFile+0x198>)
 800062a:	601a      	str	r2, [r3, #0]
		ExpectedFileCRC = CAN2RxData[5];
 800062c:	4b4f      	ldr	r3, [pc, #316]	@ (800076c <GetBinFile+0x188>)
 800062e:	795a      	ldrb	r2, [r3, #5]
 8000630:	4b53      	ldr	r3, [pc, #332]	@ (8000780 <GetBinFile+0x19c>)
 8000632:	701a      	strb	r2, [r3, #0]

		totalReceived = 0;
 8000634:	4b53      	ldr	r3, [pc, #332]	@ (8000784 <GetBinFile+0x1a0>)
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
		bufferIndex = 0;
 800063a:	4b53      	ldr	r3, [pc, #332]	@ (8000788 <GetBinFile+0x1a4>)
 800063c:	2200      	movs	r2, #0
 800063e:	801a      	strh	r2, [r3, #0]
		ReceipedHeaderFile = true;
 8000640:	4b4b      	ldr	r3, [pc, #300]	@ (8000770 <GetBinFile+0x18c>)
 8000642:	2201      	movs	r2, #1
 8000644:	701a      	strb	r2, [r3, #0]
		UIBINDatasAnswer();
 8000646:	f000 f99d 	bl	8000984 <UIBINDatasAnswer>
			}
			CheckAndResetAfterUpdate();
			ReceipedHeaderFile = false;
		}
	}
}
 800064a:	e08a      	b.n	8000762 <GetBinFile+0x17e>
	else if(ReceipedHeaderFile == true)
 800064c:	4b48      	ldr	r3, [pc, #288]	@ (8000770 <GetBinFile+0x18c>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b00      	cmp	r3, #0
 8000652:	f000 8086 	beq.w	8000762 <GetBinFile+0x17e>
		for(int i = 0; i < 8; i++)
 8000656:	2300      	movs	r3, #0
 8000658:	617b      	str	r3, [r7, #20]
 800065a:	e04c      	b.n	80006f6 <GetBinFile+0x112>
			if(totalReceived < ExpectedFileSize)
 800065c:	4b49      	ldr	r3, [pc, #292]	@ (8000784 <GetBinFile+0x1a0>)
 800065e:	681a      	ldr	r2, [r3, #0]
 8000660:	4b46      	ldr	r3, [pc, #280]	@ (800077c <GetBinFile+0x198>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	429a      	cmp	r2, r3
 8000666:	d243      	bcs.n	80006f0 <GetBinFile+0x10c>
				pageBuffer[bufferIndex++] = CAN2RxData[i];
 8000668:	4b47      	ldr	r3, [pc, #284]	@ (8000788 <GetBinFile+0x1a4>)
 800066a:	881b      	ldrh	r3, [r3, #0]
 800066c:	1c5a      	adds	r2, r3, #1
 800066e:	b291      	uxth	r1, r2
 8000670:	4a45      	ldr	r2, [pc, #276]	@ (8000788 <GetBinFile+0x1a4>)
 8000672:	8011      	strh	r1, [r2, #0]
 8000674:	4619      	mov	r1, r3
 8000676:	4a3d      	ldr	r2, [pc, #244]	@ (800076c <GetBinFile+0x188>)
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	4413      	add	r3, r2
 800067c:	781a      	ldrb	r2, [r3, #0]
 800067e:	4b43      	ldr	r3, [pc, #268]	@ (800078c <GetBinFile+0x1a8>)
 8000680:	545a      	strb	r2, [r3, r1]
				totalReceived++;
 8000682:	4b40      	ldr	r3, [pc, #256]	@ (8000784 <GetBinFile+0x1a0>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	3301      	adds	r3, #1
 8000688:	4a3e      	ldr	r2, [pc, #248]	@ (8000784 <GetBinFile+0x1a0>)
 800068a:	6013      	str	r3, [r2, #0]
				if(bufferIndex >= PAGE_SIZE)
 800068c:	4b3e      	ldr	r3, [pc, #248]	@ (8000788 <GetBinFile+0x1a4>)
 800068e:	881b      	ldrh	r3, [r3, #0]
 8000690:	2bff      	cmp	r3, #255	@ 0xff
 8000692:	d92d      	bls.n	80006f0 <GetBinFile+0x10c>
					HAL_FLASH_Unlock();
 8000694:	f001 fda8 	bl	80021e8 <HAL_FLASH_Unlock>
					for (int j = 0; j < PAGE_SIZE; j += 4) {
 8000698:	2300      	movs	r3, #0
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	e01a      	b.n	80006d4 <GetBinFile+0xf0>
						uint32_t dataToWrite = *(uint32_t*)(&pageBuffer[j]);
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	4a3a      	ldr	r2, [pc, #232]	@ (800078c <GetBinFile+0x1a8>)
 80006a2:	4413      	add	r3, r2
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	607b      	str	r3, [r7, #4]
						if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, currentFlashAddress + j, dataToWrite) != HAL_OK)
 80006a8:	4b32      	ldr	r3, [pc, #200]	@ (8000774 <GetBinFile+0x190>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	18d1      	adds	r1, r2, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2200      	movs	r2, #0
 80006b4:	4698      	mov	r8, r3
 80006b6:	4691      	mov	r9, r2
 80006b8:	4642      	mov	r2, r8
 80006ba:	464b      	mov	r3, r9
 80006bc:	2002      	movs	r0, #2
 80006be:	f001 fd41 	bl	8002144 <HAL_FLASH_Program>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d002      	beq.n	80006ce <GetBinFile+0xea>
						    UIUpdateCompleated(0);
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 f975 	bl	80009b8 <UIUpdateCompleated>
					for (int j = 0; j < PAGE_SIZE; j += 4) {
 80006ce:	693b      	ldr	r3, [r7, #16]
 80006d0:	3304      	adds	r3, #4
 80006d2:	613b      	str	r3, [r7, #16]
 80006d4:	693b      	ldr	r3, [r7, #16]
 80006d6:	2bff      	cmp	r3, #255	@ 0xff
 80006d8:	dde1      	ble.n	800069e <GetBinFile+0xba>
					HAL_FLASH_Lock();
 80006da:	f001 fda7 	bl	800222c <HAL_FLASH_Lock>
					currentFlashAddress += PAGE_SIZE;
 80006de:	4b25      	ldr	r3, [pc, #148]	@ (8000774 <GetBinFile+0x190>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80006e6:	4a23      	ldr	r2, [pc, #140]	@ (8000774 <GetBinFile+0x190>)
 80006e8:	6013      	str	r3, [r2, #0]
					bufferIndex = 0;
 80006ea:	4b27      	ldr	r3, [pc, #156]	@ (8000788 <GetBinFile+0x1a4>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	801a      	strh	r2, [r3, #0]
		for(int i = 0; i < 8; i++)
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	3301      	adds	r3, #1
 80006f4:	617b      	str	r3, [r7, #20]
 80006f6:	697b      	ldr	r3, [r7, #20]
 80006f8:	2b07      	cmp	r3, #7
 80006fa:	ddaf      	ble.n	800065c <GetBinFile+0x78>
		UIBINDatasAnswer();
 80006fc:	f000 f942 	bl	8000984 <UIBINDatasAnswer>
		if(totalReceived >= ExpectedFileSize)
 8000700:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <GetBinFile+0x1a0>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b1d      	ldr	r3, [pc, #116]	@ (800077c <GetBinFile+0x198>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	429a      	cmp	r2, r3
 800070a:	d32a      	bcc.n	8000762 <GetBinFile+0x17e>
			if(bufferIndex > 0)
 800070c:	4b1e      	ldr	r3, [pc, #120]	@ (8000788 <GetBinFile+0x1a4>)
 800070e:	881b      	ldrh	r3, [r3, #0]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d021      	beq.n	8000758 <GetBinFile+0x174>
				HAL_FLASH_Unlock();
 8000714:	f001 fd68 	bl	80021e8 <HAL_FLASH_Unlock>
				for (int j = 0; j < bufferIndex; j += 4) {
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	e014      	b.n	8000748 <GetBinFile+0x164>
					uint32_t dataToWrite = *(uint32_t*)(&pageBuffer[j]);
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	4a1a      	ldr	r2, [pc, #104]	@ (800078c <GetBinFile+0x1a8>)
 8000722:	4413      	add	r3, r2
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	60bb      	str	r3, [r7, #8]
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, currentFlashAddress + j, dataToWrite);
 8000728:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <GetBinFile+0x190>)
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	18d1      	adds	r1, r2, r3
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	2200      	movs	r2, #0
 8000734:	461c      	mov	r4, r3
 8000736:	4615      	mov	r5, r2
 8000738:	4622      	mov	r2, r4
 800073a:	462b      	mov	r3, r5
 800073c:	2002      	movs	r0, #2
 800073e:	f001 fd01 	bl	8002144 <HAL_FLASH_Program>
				for (int j = 0; j < bufferIndex; j += 4) {
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3304      	adds	r3, #4
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <GetBinFile+0x1a4>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	461a      	mov	r2, r3
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	4293      	cmp	r3, r2
 8000752:	dbe4      	blt.n	800071e <GetBinFile+0x13a>
				HAL_FLASH_Lock();
 8000754:	f001 fd6a 	bl	800222c <HAL_FLASH_Lock>
			CheckAndResetAfterUpdate();
 8000758:	f7ff fede 	bl	8000518 <CheckAndResetAfterUpdate>
			ReceipedHeaderFile = false;
 800075c:	4b04      	ldr	r3, [pc, #16]	@ (8000770 <GetBinFile+0x18c>)
 800075e:	2200      	movs	r2, #0
 8000760:	701a      	strb	r2, [r3, #0]
}
 8000762:	bf00      	nop
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800076c:	20000180 	.word	0x20000180
 8000770:	2000015e 	.word	0x2000015e
 8000774:	20000000 	.word	0x20000000
 8000778:	08008000 	.word	0x08008000
 800077c:	20000158 	.word	0x20000158
 8000780:	2000015c 	.word	0x2000015c
 8000784:	20000154 	.word	0x20000154
 8000788:	20000150 	.word	0x20000150
 800078c:	20000050 	.word	0x20000050

08000790 <Bootloader_Erase_Flash>:
	retWert ^= 0xFF;

	return retWert;
}
bool Bootloader_Erase_Flash(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef eraseStatus = {0};
 8000796:	2300      	movs	r3, #0
 8000798:	77fb      	strb	r3, [r7, #31]
	FLASH_EraseInitTypeDef FlashEraseInitStruct = {0};
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]
	uint32_t sectorError = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]

	FlashEraseInitStruct.TypeErase	= FLASH_TYPEERASE_SECTORS;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60bb      	str	r3, [r7, #8]
	FlashEraseInitStruct.Sector 	= FLASH_SECTOR_2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	613b      	str	r3, [r7, #16]
	FlashEraseInitStruct.NbSectors	= 9;
 80007b6:	2309      	movs	r3, #9
 80007b8:	617b      	str	r3, [r7, #20]

	HAL_FLASH_Unlock();
 80007ba:	f001 fd15 	bl	80021e8 <HAL_FLASH_Unlock>
	eraseStatus = HAL_FLASHEx_Erase(&FlashEraseInitStruct, &sectorError);
 80007be:	1d3a      	adds	r2, r7, #4
 80007c0:	f107 0308 	add.w	r3, r7, #8
 80007c4:	4611      	mov	r1, r2
 80007c6:	4618      	mov	r0, r3
 80007c8:	f001 fe80 	bl	80024cc <HAL_FLASHEx_Erase>
 80007cc:	4603      	mov	r3, r0
 80007ce:	77fb      	strb	r3, [r7, #31]
	HAL_FLASH_Lock();
 80007d0:	f001 fd2c 	bl	800222c <HAL_FLASH_Lock>

	if(eraseStatus == HAL_OK)
 80007d4:	7ffb      	ldrb	r3, [r7, #31]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d101      	bne.n	80007de <Bootloader_Erase_Flash+0x4e>
	{
		return true;
 80007da:	2301      	movs	r3, #1
 80007dc:	e000      	b.n	80007e0 <Bootloader_Erase_Flash+0x50>
	}
	else
	{
		return false;
 80007de:	2300      	movs	r3, #0
	}
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3720      	adds	r7, #32
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <FillCANContentAndTransmit>:
extern bool EnterBootloader;
extern bool UpdateApp;
extern bool JumpToAppFlag;
extern bool ReceipedHeaderFile;
bool FillCANContentAndTransmit(CAN_HandleTypeDef *CANHandle, uint32_t ID , uint8_t DLC)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	4613      	mov	r3, r2
 80007f4:	71fb      	strb	r3, [r7, #7]
    if(DLC > 8) DLC = 8;
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b08      	cmp	r3, #8
 80007fa:	d901      	bls.n	8000800 <FillCANContentAndTransmit+0x18>
 80007fc:	2308      	movs	r3, #8
 80007fe:	71fb      	strb	r3, [r7, #7]
    CAN2TxHeader.DLC = DLC;
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	4a1e      	ldr	r2, [pc, #120]	@ (800087c <FillCANContentAndTransmit+0x94>)
 8000804:	6113      	str	r3, [r2, #16]
    CAN2TxHeader.RTR = CAN_RTR_DATA;
 8000806:	4b1d      	ldr	r3, [pc, #116]	@ (800087c <FillCANContentAndTransmit+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	60da      	str	r2, [r3, #12]
    CAN2TxHeader.TransmitGlobalTime = DISABLE;
 800080c:	4b1b      	ldr	r3, [pc, #108]	@ (800087c <FillCANContentAndTransmit+0x94>)
 800080e:	2200      	movs	r2, #0
 8000810:	751a      	strb	r2, [r3, #20]

    if(ID > 0x7FF)
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000818:	d306      	bcc.n	8000828 <FillCANContentAndTransmit+0x40>
    {
    	CAN2TxHeader.ExtId = ID;
 800081a:	4a18      	ldr	r2, [pc, #96]	@ (800087c <FillCANContentAndTransmit+0x94>)
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	6053      	str	r3, [r2, #4]
    	CAN2TxHeader.IDE = CAN_ID_EXT;
 8000820:	4b16      	ldr	r3, [pc, #88]	@ (800087c <FillCANContentAndTransmit+0x94>)
 8000822:	2204      	movs	r2, #4
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	e005      	b.n	8000834 <FillCANContentAndTransmit+0x4c>
    }
    else
    {
    	CAN2TxHeader.StdId = ID;
 8000828:	4a14      	ldr	r2, [pc, #80]	@ (800087c <FillCANContentAndTransmit+0x94>)
 800082a:	68bb      	ldr	r3, [r7, #8]
 800082c:	6013      	str	r3, [r2, #0]
    	CAN2TxHeader.IDE = CAN_ID_STD;
 800082e:	4b13      	ldr	r3, [pc, #76]	@ (800087c <FillCANContentAndTransmit+0x94>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
    }
    uint32_t timeout = HAL_GetTick();
 8000834:	f000 fca0 	bl	8001178 <HAL_GetTick>
 8000838:	6178      	str	r0, [r7, #20]
    while (HAL_CAN_GetTxMailboxesFreeLevel(CANHandle) == 0) {
 800083a:	e008      	b.n	800084e <FillCANContentAndTransmit+0x66>
	if (HAL_GetTick() - timeout > 100)
 800083c:	f000 fc9c 	bl	8001178 <HAL_GetTick>
 8000840:	4602      	mov	r2, r0
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	1ad3      	subs	r3, r2, r3
 8000846:	2b64      	cmp	r3, #100	@ 0x64
 8000848:	d901      	bls.n	800084e <FillCANContentAndTransmit+0x66>
	{
		return false;
 800084a:	2300      	movs	r3, #0
 800084c:	e011      	b.n	8000872 <FillCANContentAndTransmit+0x8a>
    while (HAL_CAN_GetTxMailboxesFreeLevel(CANHandle) == 0) {
 800084e:	68f8      	ldr	r0, [r7, #12]
 8000850:	f000 ff8c 	bl	800176c <HAL_CAN_GetTxMailboxesFreeLevel>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d0f0      	beq.n	800083c <FillCANContentAndTransmit+0x54>
	}
    }
    if (HAL_CAN_AddTxMessage(CANHandle, &CAN2TxHeader, CAN2TxData, &CAN2Mailbox) == HAL_OK) {
 800085a:	4b09      	ldr	r3, [pc, #36]	@ (8000880 <FillCANContentAndTransmit+0x98>)
 800085c:	4a09      	ldr	r2, [pc, #36]	@ (8000884 <FillCANContentAndTransmit+0x9c>)
 800085e:	4907      	ldr	r1, [pc, #28]	@ (800087c <FillCANContentAndTransmit+0x94>)
 8000860:	68f8      	ldr	r0, [r7, #12]
 8000862:	f000 feb3 	bl	80015cc <HAL_CAN_AddTxMessage>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d101      	bne.n	8000870 <FillCANContentAndTransmit+0x88>
        return true;
 800086c:	2301      	movs	r3, #1
 800086e:	e000      	b.n	8000872 <FillCANContentAndTransmit+0x8a>
    }
    return false;
 8000870:	2300      	movs	r3, #0
}
 8000872:	4618      	mov	r0, r3
 8000874:	3718      	adds	r7, #24
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000160 	.word	0x20000160
 8000880:	20000188 	.word	0x20000188
 8000884:	20000178 	.word	0x20000178

08000888 <UIBootloaderCommandAnswer>:
void UIBootloaderCommandAnswer() //0x101
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
	if(EnterBootloader == false)
 800088c:	4b14      	ldr	r3, [pc, #80]	@ (80008e0 <UIBootloaderCommandAnswer+0x58>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	f083 0301 	eor.w	r3, r3, #1
 8000894:	b2db      	uxtb	r3, r3
 8000896:	2b00      	cmp	r3, #0
 8000898:	d002      	beq.n	80008a0 <UIBootloaderCommandAnswer+0x18>
	{
		EnterBootloader = true;
 800089a:	4b11      	ldr	r3, [pc, #68]	@ (80008e0 <UIBootloaderCommandAnswer+0x58>)
 800089c:	2201      	movs	r2, #1
 800089e:	701a      	strb	r2, [r3, #0]
	}
	CAN2TxData[0] = (uint8_t) 0x10;
 80008a0:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <UIBootloaderCommandAnswer+0x5c>)
 80008a2:	2210      	movs	r2, #16
 80008a4:	701a      	strb	r2, [r3, #0]
	CAN2TxData[1] = (uint8_t) EnterBootloader;
 80008a6:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <UIBootloaderCommandAnswer+0x58>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	461a      	mov	r2, r3
 80008ac:	4b0d      	ldr	r3, [pc, #52]	@ (80008e4 <UIBootloaderCommandAnswer+0x5c>)
 80008ae:	705a      	strb	r2, [r3, #1]
	CAN2TxData[2] = (uint8_t) VersionNumber1;
 80008b0:	4b0d      	ldr	r3, [pc, #52]	@ (80008e8 <UIBootloaderCommandAnswer+0x60>)
 80008b2:	781a      	ldrb	r2, [r3, #0]
 80008b4:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <UIBootloaderCommandAnswer+0x5c>)
 80008b6:	709a      	strb	r2, [r3, #2]
	CAN2TxData[3] = (uint8_t) VersionNumber2;
 80008b8:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <UIBootloaderCommandAnswer+0x64>)
 80008ba:	781a      	ldrb	r2, [r3, #0]
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <UIBootloaderCommandAnswer+0x5c>)
 80008be:	70da      	strb	r2, [r3, #3]
	CAN2TxData[4] = (uint8_t) VersionNumber3;
 80008c0:	4b0b      	ldr	r3, [pc, #44]	@ (80008f0 <UIBootloaderCommandAnswer+0x68>)
 80008c2:	781a      	ldrb	r2, [r3, #0]
 80008c4:	4b07      	ldr	r3, [pc, #28]	@ (80008e4 <UIBootloaderCommandAnswer+0x5c>)
 80008c6:	711a      	strb	r2, [r3, #4]
	SendInformation = FillCANContentAndTransmit(&hcan2, CNTRL_Bootloader_Command, CNTRL_Bootloader_Command_DLC);
 80008c8:	2205      	movs	r2, #5
 80008ca:	f240 1101 	movw	r1, #257	@ 0x101
 80008ce:	4809      	ldr	r0, [pc, #36]	@ (80008f4 <UIBootloaderCommandAnswer+0x6c>)
 80008d0:	f7ff ff8a 	bl	80007e8 <FillCANContentAndTransmit>
 80008d4:	4603      	mov	r3, r0
 80008d6:	461a      	mov	r2, r3
 80008d8:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <UIBootloaderCommandAnswer+0x70>)
 80008da:	701a      	strb	r2, [r3, #0]
}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	200001b8 	.word	0x200001b8
 80008e4:	20000178 	.word	0x20000178
 80008e8:	20000004 	.word	0x20000004
 80008ec:	2000018d 	.word	0x2000018d
 80008f0:	2000018e 	.word	0x2000018e
 80008f4:	20000190 	.word	0x20000190
 80008f8:	2000018c 	.word	0x2000018c

080008fc <UIUpdateRequestAnswer>:
void UIUpdateRequestAnswer() //0x103
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b088      	sub	sp, #32
 8000900:	af00      	add	r7, sp, #0
	if(EnterBootloader && UpdateApp)
 8000902:	4b1b      	ldr	r3, [pc, #108]	@ (8000970 <UIUpdateRequestAnswer+0x74>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d02e      	beq.n	8000968 <UIUpdateRequestAnswer+0x6c>
 800090a:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <UIUpdateRequestAnswer+0x78>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d02a      	beq.n	8000968 <UIUpdateRequestAnswer+0x6c>
	{
		uint8_t FLASH_LEVEL;
		FLASH_OBProgramInitTypeDef OB_InitStruct = {0};
 8000912:	463b      	mov	r3, r7
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]
 800091a:	609a      	str	r2, [r3, #8]
 800091c:	60da      	str	r2, [r3, #12]
 800091e:	611a      	str	r2, [r3, #16]
 8000920:	615a      	str	r2, [r3, #20]
 8000922:	619a      	str	r2, [r3, #24]
		HAL_FLASHEx_OBGetConfig(&OB_InitStruct);
 8000924:	463b      	mov	r3, r7
 8000926:	4618      	mov	r0, r3
 8000928:	f001 fe40 	bl	80025ac <HAL_FLASHEx_OBGetConfig>
		FLASH_LEVEL = (uint8_t)OB_InitStruct.RDPLevel;
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	77fb      	strb	r3, [r7, #31]
		CAN2TxData[0] = (uint8_t) 0x10;
 8000930:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <UIUpdateRequestAnswer+0x7c>)
 8000932:	2210      	movs	r2, #16
 8000934:	701a      	strb	r2, [r3, #0]
		if(Bootloader_Erase_Flash() && FLASH_LEVEL == 170)
 8000936:	f7ff ff2b 	bl	8000790 <Bootloader_Erase_Flash>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d006      	beq.n	800094e <UIUpdateRequestAnswer+0x52>
 8000940:	7ffb      	ldrb	r3, [r7, #31]
 8000942:	2baa      	cmp	r3, #170	@ 0xaa
 8000944:	d103      	bne.n	800094e <UIUpdateRequestAnswer+0x52>
		{
			CAN2TxData[1] = (uint8_t)  1;
 8000946:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <UIUpdateRequestAnswer+0x7c>)
 8000948:	2201      	movs	r2, #1
 800094a:	705a      	strb	r2, [r3, #1]
 800094c:	e002      	b.n	8000954 <UIUpdateRequestAnswer+0x58>
		}
		else
		{
			CAN2TxData[1] = (uint8_t)  0;
 800094e:	4b0a      	ldr	r3, [pc, #40]	@ (8000978 <UIUpdateRequestAnswer+0x7c>)
 8000950:	2200      	movs	r2, #0
 8000952:	705a      	strb	r2, [r3, #1]
		}
		SendInformation = FillCANContentAndTransmit(&hcan2, CNTRL_Update_Request, CNTRL_Update_Request_DLC);
 8000954:	2202      	movs	r2, #2
 8000956:	f240 1103 	movw	r1, #259	@ 0x103
 800095a:	4808      	ldr	r0, [pc, #32]	@ (800097c <UIUpdateRequestAnswer+0x80>)
 800095c:	f7ff ff44 	bl	80007e8 <FillCANContentAndTransmit>
 8000960:	4603      	mov	r3, r0
 8000962:	461a      	mov	r2, r3
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <UIUpdateRequestAnswer+0x84>)
 8000966:	701a      	strb	r2, [r3, #0]
	}
}
 8000968:	bf00      	nop
 800096a:	3720      	adds	r7, #32
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200001b8 	.word	0x200001b8
 8000974:	200001c0 	.word	0x200001c0
 8000978:	20000178 	.word	0x20000178
 800097c:	20000190 	.word	0x20000190
 8000980:	2000018c 	.word	0x2000018c

08000984 <UIBINDatasAnswer>:
void UIBINDatasAnswer() //0x105
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	CAN2TxData[0] = (uint8_t) 0x10;
 8000988:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <UIBINDatasAnswer+0x28>)
 800098a:	2210      	movs	r2, #16
 800098c:	701a      	strb	r2, [r3, #0]
	CAN2TxData[1] = (uint8_t) 0x01;
 800098e:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <UIBINDatasAnswer+0x28>)
 8000990:	2201      	movs	r2, #1
 8000992:	705a      	strb	r2, [r3, #1]
	SendInformation = FillCANContentAndTransmit(&hcan2, CNTRL_BIN_Datas, CNTRL_BIN_Datas_DLC);
 8000994:	2202      	movs	r2, #2
 8000996:	f240 1105 	movw	r1, #261	@ 0x105
 800099a:	4805      	ldr	r0, [pc, #20]	@ (80009b0 <UIBINDatasAnswer+0x2c>)
 800099c:	f7ff ff24 	bl	80007e8 <FillCANContentAndTransmit>
 80009a0:	4603      	mov	r3, r0
 80009a2:	461a      	mov	r2, r3
 80009a4:	4b03      	ldr	r3, [pc, #12]	@ (80009b4 <UIBINDatasAnswer+0x30>)
 80009a6:	701a      	strb	r2, [r3, #0]
}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000178 	.word	0x20000178
 80009b0:	20000190 	.word	0x20000190
 80009b4:	2000018c 	.word	0x2000018c

080009b8 <UIUpdateCompleated>:
void UIUpdateCompleated(bool IsOkey) //0x106
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	71fb      	strb	r3, [r7, #7]
	CAN2TxData[0] = (uint8_t) 0x10;
 80009c2:	4b0a      	ldr	r3, [pc, #40]	@ (80009ec <UIUpdateCompleated+0x34>)
 80009c4:	2210      	movs	r2, #16
 80009c6:	701a      	strb	r2, [r3, #0]
	CAN2TxData[1] = (uint8_t) IsOkey;
 80009c8:	79fa      	ldrb	r2, [r7, #7]
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <UIUpdateCompleated+0x34>)
 80009cc:	705a      	strb	r2, [r3, #1]
	SendInformation = FillCANContentAndTransmit(&hcan2, CNTRL_Update_Compleated, CNTRL_Update_Compleated_DLC);
 80009ce:	2202      	movs	r2, #2
 80009d0:	f44f 7183 	mov.w	r1, #262	@ 0x106
 80009d4:	4806      	ldr	r0, [pc, #24]	@ (80009f0 <UIUpdateCompleated+0x38>)
 80009d6:	f7ff ff07 	bl	80007e8 <FillCANContentAndTransmit>
 80009da:	4603      	mov	r3, r0
 80009dc:	461a      	mov	r2, r3
 80009de:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <UIUpdateCompleated+0x3c>)
 80009e0:	701a      	strb	r2, [r3, #0]
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000178 	.word	0x20000178
 80009f0:	20000190 	.word	0x20000190
 80009f4:	2000018c 	.word	0x2000018c

080009f8 <FindCANMessage>:
void FindCANMessage(uint32_t ID, uint8_t CAN2RxData[])
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
	switch(ID)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000a08:	d023      	beq.n	8000a52 <FindCANMessage+0x5a>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000a10:	d822      	bhi.n	8000a58 <FindCANMessage+0x60>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a18:	d004      	beq.n	8000a24 <FindCANMessage+0x2c>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8000a20:	d007      	beq.n	8000a32 <FindCANMessage+0x3a>
			{
				GetBinFile();
			}
			break;
		default:
		break;
 8000a22:	e019      	b.n	8000a58 <FindCANMessage+0x60>
			if(CAN2RxData[0] == 16)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b10      	cmp	r3, #16
 8000a2a:	d117      	bne.n	8000a5c <FindCANMessage+0x64>
				UIBootloaderCommandAnswer();
 8000a2c:	f7ff ff2c 	bl	8000888 <UIBootloaderCommandAnswer>
		break;
 8000a30:	e014      	b.n	8000a5c <FindCANMessage+0x64>
			if(CAN2RxData[0] == 16 && CAN2RxData[1] == 1)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b10      	cmp	r3, #16
 8000a38:	d107      	bne.n	8000a4a <FindCANMessage+0x52>
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d102      	bne.n	8000a4a <FindCANMessage+0x52>
				UIUpdateRequestAnswer();
 8000a44:	f7ff ff5a 	bl	80008fc <UIUpdateRequestAnswer>
		break;
 8000a48:	e009      	b.n	8000a5e <FindCANMessage+0x66>
				JumpToAppFlag = true;
 8000a4a:	4b07      	ldr	r3, [pc, #28]	@ (8000a68 <FindCANMessage+0x70>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
		break;
 8000a50:	e005      	b.n	8000a5e <FindCANMessage+0x66>
				GetBinFile();
 8000a52:	f7ff fdc7 	bl	80005e4 <GetBinFile>
			break;
 8000a56:	e002      	b.n	8000a5e <FindCANMessage+0x66>
		break;
 8000a58:	bf00      	nop
 8000a5a:	e000      	b.n	8000a5e <FindCANMessage+0x66>
		break;
 8000a5c:	bf00      	nop
	}
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	2000015d 	.word	0x2000015d

08000a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a70:	f000 fae6 	bl	8001040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a74:	f000 f826 	bl	8000ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a78:	f000 f8cc 	bl	8000c14 <MX_GPIO_Init>
  MX_CAN2_Init();
 8000a7c:	f000 f894 	bl	8000ba8 <MX_CAN2_Init>
  /* USER CODE BEGIN 2 */
  InitPeripherals();
 8000a80:	f000 f8f0 	bl	8000c64 <InitPeripherals>
  Timeout = HAL_GetTick();
 8000a84:	f000 fb78 	bl	8001178 <HAL_GetTick>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ab8 <main+0x4c>)
 8000a8c:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(Check_Bootloader_Command())
 8000a8e:	f000 f927 	bl	8000ce0 <Check_Bootloader_Command>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d003      	beq.n	8000aa0 <main+0x34>
	  {
		  UpdateApp = true;
 8000a98:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <main+0x50>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	701a      	strb	r2, [r3, #0]
 8000a9e:	e004      	b.n	8000aaa <main+0x3e>
	  }
	  else
	  {
		  UpdateApp= false;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <main+0x50>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	701a      	strb	r2, [r3, #0]
		  JumpToApp();
 8000aa6:	f000 f937 	bl	8000d18 <JumpToApp>
	  }

	  if(JumpToAppFlag)
 8000aaa:	4b05      	ldr	r3, [pc, #20]	@ (8000ac0 <main+0x54>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d0ed      	beq.n	8000a8e <main+0x22>
	  {
		  JumpToApp();
 8000ab2:	f000 f931 	bl	8000d18 <JumpToApp>
	  if(Check_Bootloader_Command())
 8000ab6:	e7ea      	b.n	8000a8e <main+0x22>
 8000ab8:	200001bc 	.word	0x200001bc
 8000abc:	200001c0 	.word	0x200001c0
 8000ac0:	2000015d 	.word	0x2000015d

08000ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b094      	sub	sp, #80	@ 0x50
 8000ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aca:	f107 0320 	add.w	r3, r7, #32
 8000ace:	2230      	movs	r2, #48	@ 0x30
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f002 fdc0 	bl	8003658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	605a      	str	r2, [r3, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
 8000ae4:	60da      	str	r2, [r3, #12]
 8000ae6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba0 <SystemClock_Config+0xdc>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af0:	4a2b      	ldr	r2, [pc, #172]	@ (8000ba0 <SystemClock_Config+0xdc>)
 8000af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000af8:	4b29      	ldr	r3, [pc, #164]	@ (8000ba0 <SystemClock_Config+0xdc>)
 8000afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b04:	2300      	movs	r3, #0
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	4b26      	ldr	r3, [pc, #152]	@ (8000ba4 <SystemClock_Config+0xe0>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a25      	ldr	r2, [pc, #148]	@ (8000ba4 <SystemClock_Config+0xe0>)
 8000b0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b12:	6013      	str	r3, [r2, #0]
 8000b14:	4b23      	ldr	r3, [pc, #140]	@ (8000ba4 <SystemClock_Config+0xe0>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b1c:	607b      	str	r3, [r7, #4]
 8000b1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b20:	2301      	movs	r3, #1
 8000b22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b24:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b2e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 24;
 8000b34:	2318      	movs	r3, #24
 8000b36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 360;
 8000b38:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000b3c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b42:	2304      	movs	r3, #4
 8000b44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b46:	f107 0320 	add.w	r3, r7, #32
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f002 f868 	bl	8002c20 <HAL_RCC_OscConfig>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b56:	f000 f929 	bl	8000dac <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b5a:	f002 f811 	bl	8002b80 <HAL_PWREx_EnableOverDrive>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000b64:	f000 f922 	bl	8000dac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b68:	230f      	movs	r3, #15
 8000b6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b74:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b80:	f107 030c 	add.w	r3, r7, #12
 8000b84:	2105      	movs	r1, #5
 8000b86:	4618      	mov	r0, r3
 8000b88:	f002 fac2 	bl	8003110 <HAL_RCC_ClockConfig>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000b92:	f000 f90b 	bl	8000dac <Error_Handler>
  }
}
 8000b96:	bf00      	nop
 8000b98:	3750      	adds	r7, #80	@ 0x50
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40007000 	.word	0x40007000

08000ba8 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000bac:	4b17      	ldr	r3, [pc, #92]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bae:	4a18      	ldr	r2, [pc, #96]	@ (8000c10 <MX_CAN2_Init+0x68>)
 8000bb0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 10;
 8000bb2:	4b16      	ldr	r3, [pc, #88]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bb4:	220a      	movs	r2, #10
 8000bb6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000bb8:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000bbe:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000bc4:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bc6:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000bca:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_7TQ;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bce:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 8000bd2:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000be0:	4b0a      	ldr	r3, [pc, #40]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000bec:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000bf2:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <MX_CAN2_Init+0x64>)
 8000bfa:	f000 fac9 	bl	8001190 <HAL_CAN_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000c04:	f000 f8d2 	bl	8000dac <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000190 	.word	0x20000190
 8000c10:	40006800 	.word	0x40006800

08000c14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <MX_GPIO_Init+0x4c>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	4a0f      	ldr	r2, [pc, #60]	@ (8000c60 <MX_GPIO_Init+0x4c>)
 8000c24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <MX_GPIO_Init+0x4c>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	603b      	str	r3, [r7, #0]
 8000c3a:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <MX_GPIO_Init+0x4c>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3e:	4a08      	ldr	r2, [pc, #32]	@ (8000c60 <MX_GPIO_Init+0x4c>)
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c46:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <MX_GPIO_Init+0x4c>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800

08000c64 <InitPeripherals>:

/* USER CODE BEGIN 4 */
void InitPeripherals()
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	@ 0x28
 8000c68:	af00      	add	r7, sp, #0
	/////////////////////////////////////////// CAN2 ////////////////////////////////////////
	CAN_FilterTypeDef  FilterConfig;
	FilterConfig.FilterBank = 14;
 8000c6a:	230e      	movs	r3, #14
 8000c6c:	617b      	str	r3, [r7, #20]
	FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61bb      	str	r3, [r7, #24]
	FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000c72:	2301      	movs	r3, #1
 8000c74:	61fb      	str	r3, [r7, #28]
	FilterConfig.FilterIdHigh = 0x0000;
 8000c76:	2300      	movs	r3, #0
 8000c78:	603b      	str	r3, [r7, #0]
	FilterConfig.FilterIdLow = 0x0000;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	607b      	str	r3, [r7, #4]
	FilterConfig.FilterMaskIdHigh = 0x0000;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
	FilterConfig.FilterMaskIdLow = 0x0000;
 8000c82:	2300      	movs	r3, #0
 8000c84:	60fb      	str	r3, [r7, #12]
	FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]
	FilterConfig.FilterActivation = ENABLE;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	623b      	str	r3, [r7, #32]
	FilterConfig.SlaveStartFilterBank = 14;
 8000c8e:	230e      	movs	r3, #14
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan2, &FilterConfig) != HAL_OK)
 8000c92:	463b      	mov	r3, r7
 8000c94:	4619      	mov	r1, r3
 8000c96:	4811      	ldr	r0, [pc, #68]	@ (8000cdc <InitPeripherals+0x78>)
 8000c98:	f000 fb76 	bl	8001388 <HAL_CAN_ConfigFilter>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <InitPeripherals+0x42>
	{
		Error_Handler();
 8000ca2:	f000 f883 	bl	8000dac <Error_Handler>
	}

	if (HAL_CAN_ConfigFilter(&hcan2, &FilterConfig) != HAL_OK)
 8000ca6:	463b      	mov	r3, r7
 8000ca8:	4619      	mov	r1, r3
 8000caa:	480c      	ldr	r0, [pc, #48]	@ (8000cdc <InitPeripherals+0x78>)
 8000cac:	f000 fb6c 	bl	8001388 <HAL_CAN_ConfigFilter>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <InitPeripherals+0x56>
	{
		Error_Handler();
 8000cb6:	f000 f879 	bl	8000dac <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan2) != HAL_OK)
 8000cba:	4808      	ldr	r0, [pc, #32]	@ (8000cdc <InitPeripherals+0x78>)
 8000cbc:	f000 fc42 	bl	8001544 <HAL_CAN_Start>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <InitPeripherals+0x66>
	{
		Error_Handler();
 8000cc6:	f000 f871 	bl	8000dac <Error_Handler>
	}

	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000cca:	2102      	movs	r1, #2
 8000ccc:	4803      	ldr	r0, [pc, #12]	@ (8000cdc <InitPeripherals+0x78>)
 8000cce:	f000 fec8 	bl	8001a62 <HAL_CAN_ActivateNotification>
}
 8000cd2:	bf00      	nop
 8000cd4:	3728      	adds	r7, #40	@ 0x28
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000190 	.word	0x20000190

08000ce0 <Check_Bootloader_Command>:

bool Check_Bootloader_Command()
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
	uint32_t CurrentTick = HAL_GetTick();
 8000ce6:	f000 fa47 	bl	8001178 <HAL_GetTick>
 8000cea:	6078      	str	r0, [r7, #4]
	do
	{
		if(EnterBootloader) return true;
 8000cec:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <Check_Bootloader_Command+0x34>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <Check_Bootloader_Command+0x18>
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e009      	b.n	8000d0c <Check_Bootloader_Command+0x2c>
	}
	while(HAL_GetTick()-CurrentTick <= 10000); //10 sn bekleme
 8000cf8:	f000 fa3e 	bl	8001178 <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d9f0      	bls.n	8000cec <Check_Bootloader_Command+0xc>
	return false;
 8000d0a:	2300      	movs	r3, #0
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	200001b8 	.word	0x200001b8

08000d18 <JumpToApp>:

typedef void (*pFunction)(void);
void JumpToApp(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d1e:	b672      	cpsid	i
}
 8000d20:	bf00      	nop
    pFunction AppResetHandler;

    __disable_irq();

    // SysTick kapat
    SysTick->CTRL = 0;
 8000d22:	4b1d      	ldr	r3, [pc, #116]	@ (8000d98 <JumpToApp+0x80>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000d28:	4b1b      	ldr	r3, [pc, #108]	@ (8000d98 <JumpToApp+0x80>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8000d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d98 <JumpToApp+0x80>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]

    // NVIC temizle
    for(int i=0;i<8;i++)
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	e010      	b.n	8000d5c <JumpToApp+0x44>
    {
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000d3a:	4a18      	ldr	r2, [pc, #96]	@ (8000d9c <JumpToApp+0x84>)
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	3320      	adds	r3, #32
 8000d40:	f04f 31ff 	mov.w	r1, #4294967295
 8000d44:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000d48:	4a14      	ldr	r2, [pc, #80]	@ (8000d9c <JumpToApp+0x84>)
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	3360      	adds	r3, #96	@ 0x60
 8000d4e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i=0;i<8;i++)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	617b      	str	r3, [r7, #20]
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	2b07      	cmp	r3, #7
 8000d60:	ddeb      	ble.n	8000d3a <JumpToApp+0x22>
    }

    // HAL reset
    HAL_RCC_DeInit();
 8000d62:	f002 fb81 	bl	8003468 <HAL_RCC_DeInit>
    HAL_DeInit();
 8000d66:	f000 f98d 	bl	8001084 <HAL_DeInit>

    // Vector table app'e al
    SCB->VTOR = FLASH_SECTOR2_BASE_ADRESS;
 8000d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000da0 <JumpToApp+0x88>)
 8000d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000da4 <JumpToApp+0x8c>)
 8000d6e:	609a      	str	r2, [r3, #8]

    // MSP set
    appStack = *(volatile uint32_t*)FLASH_SECTOR2_BASE_ADRESS;
 8000d70:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <JumpToApp+0x8c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	693b      	ldr	r3, [r7, #16]
 8000d78:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	f383 8808 	msr	MSP, r3
}
 8000d80:	bf00      	nop
    __set_MSP(appStack);

    // Reset handler
    appEntry = *(volatile uint32_t*)(FLASH_SECTOR2_BASE_ADRESS + 4);
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <JumpToApp+0x90>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	60fb      	str	r3, [r7, #12]
    AppResetHandler = (pFunction)appEntry;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	60bb      	str	r3, [r7, #8]

    AppResetHandler();
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	4798      	blx	r3
}
 8000d90:	bf00      	nop
 8000d92:	3718      	adds	r7, #24
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	e000e010 	.word	0xe000e010
 8000d9c:	e000e100 	.word	0xe000e100
 8000da0:	e000ed00 	.word	0xe000ed00
 8000da4:	08008000 	.word	0x08008000
 8000da8:	08008004 	.word	0x08008004

08000dac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000db0:	b672      	cpsid	i
}
 8000db2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db4:	bf00      	nop
 8000db6:	e7fd      	b.n	8000db4 <Error_Handler+0x8>

08000db8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dce:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	603b      	str	r3, [r7, #0]
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de2:	4a08      	ldr	r2, [pc, #32]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000de4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000de8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dea:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <HAL_MspInit+0x4c>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000df2:	603b      	str	r3, [r7, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	40023800 	.word	0x40023800

08000e08 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	@ 0x28
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a30      	ldr	r2, [pc, #192]	@ (8000ee8 <HAL_CAN_MspInit+0xe0>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d15a      	bne.n	8000ee0 <HAL_CAN_MspInit+0xd8>
  {
    /* USER CODE BEGIN CAN2_MspInit 0 */

    /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	613b      	str	r3, [r7, #16]
 8000e2e:	4b2f      	ldr	r3, [pc, #188]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e32:	4a2e      	ldr	r2, [pc, #184]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e34:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	4b28      	ldr	r3, [pc, #160]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	4a27      	ldr	r2, [pc, #156]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e56:	4b25      	ldr	r3, [pc, #148]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	60bb      	str	r3, [r7, #8]
 8000e66:	4b21      	ldr	r3, [pc, #132]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	4a20      	ldr	r2, [pc, #128]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e6c:	f043 0302 	orr.w	r3, r3, #2
 8000e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e72:	4b1e      	ldr	r3, [pc, #120]	@ (8000eec <HAL_CAN_MspInit+0xe4>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB12     ------> CAN2_RX
    PB13     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000e7e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e84:	2302      	movs	r3, #2
 8000e86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000e90:	2309      	movs	r3, #9
 8000e92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4815      	ldr	r0, [pc, #84]	@ (8000ef0 <HAL_CAN_MspInit+0xe8>)
 8000e9c:	f001 fcc4 	bl	8002828 <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	203f      	movs	r0, #63	@ 0x3f
 8000ea6:	f001 f916 	bl	80020d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8000eaa:	203f      	movs	r0, #63	@ 0x3f
 8000eac:	f001 f92f 	bl	800210e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2040      	movs	r0, #64	@ 0x40
 8000eb6:	f001 f90e 	bl	80020d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000eba:	2040      	movs	r0, #64	@ 0x40
 8000ebc:	f001 f927 	bl	800210e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	2041      	movs	r0, #65	@ 0x41
 8000ec6:	f001 f906 	bl	80020d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8000eca:	2041      	movs	r0, #65	@ 0x41
 8000ecc:	f001 f91f 	bl	800210e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	2042      	movs	r0, #66	@ 0x42
 8000ed6:	f001 f8fe 	bl	80020d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
 8000eda:	2042      	movs	r0, #66	@ 0x42
 8000edc:	f001 f917 	bl	800210e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN2_MspInit 1 */

  }

}
 8000ee0:	bf00      	nop
 8000ee2:	3728      	adds	r7, #40	@ 0x28
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40006800 	.word	0x40006800
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	40020400 	.word	0x40020400

08000ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ef8:	bf00      	nop
 8000efa:	e7fd      	b.n	8000ef8 <NMI_Handler+0x4>

08000efc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <HardFault_Handler+0x4>

08000f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <MemManage_Handler+0x4>

08000f0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <BusFault_Handler+0x4>

08000f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <UsageFault_Handler+0x4>

08000f1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4a:	f000 f901 	bl	8001150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000f58:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <CAN2_TX_IRQHandler+0x10>)
 8000f5a:	f000 fda8 	bl	8001aae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000190 	.word	0x20000190

08000f68 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000f6c:	4809      	ldr	r0, [pc, #36]	@ (8000f94 <CAN2_RX0_IRQHandler+0x2c>)
 8000f6e:	f000 fd9e 	bl	8001aae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */
  if(HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &CAN2RxHeader, CAN2RxData) == HAL_OK)
 8000f72:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <CAN2_RX0_IRQHandler+0x30>)
 8000f74:	4a09      	ldr	r2, [pc, #36]	@ (8000f9c <CAN2_RX0_IRQHandler+0x34>)
 8000f76:	2100      	movs	r1, #0
 8000f78:	4806      	ldr	r0, [pc, #24]	@ (8000f94 <CAN2_RX0_IRQHandler+0x2c>)
 8000f7a:	f000 fc50 	bl	800181e <HAL_CAN_GetRxMessage>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d105      	bne.n	8000f90 <CAN2_RX0_IRQHandler+0x28>
   {
 	    FindCANMessage(CAN2RxHeader.StdId,CAN2RxData);
 8000f84:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <CAN2_RX0_IRQHandler+0x34>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4903      	ldr	r1, [pc, #12]	@ (8000f98 <CAN2_RX0_IRQHandler+0x30>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff fd34 	bl	80009f8 <FindCANMessage>
   }
  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000190 	.word	0x20000190
 8000f98:	20000180 	.word	0x20000180
 8000f9c:	200001c4 	.word	0x200001c4

08000fa0 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000fa4:	4802      	ldr	r0, [pc, #8]	@ (8000fb0 <CAN2_RX1_IRQHandler+0x10>)
 8000fa6:	f000 fd82 	bl	8001aae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000190 	.word	0x20000190

08000fb4 <CAN2_SCE_IRQHandler>:

/**
  * @brief This function handles CAN2 SCE interrupt.
  */
void CAN2_SCE_IRQHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_SCE_IRQn 0 */

  /* USER CODE END CAN2_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000fb8:	4802      	ldr	r0, [pc, #8]	@ (8000fc4 <CAN2_SCE_IRQHandler+0x10>)
 8000fba:	f000 fd78 	bl	8001aae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_SCE_IRQn 1 */

  /* USER CODE END CAN2_SCE_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000190 	.word	0x20000190

08000fc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fcc:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <SystemInit+0x20>)
 8000fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fd2:	4a05      	ldr	r2, [pc, #20]	@ (8000fe8 <SystemInit+0x20>)
 8000fd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000fec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001024 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ff0:	f7ff ffea 	bl	8000fc8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ff4:	480c      	ldr	r0, [pc, #48]	@ (8001028 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ff6:	490d      	ldr	r1, [pc, #52]	@ (800102c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8001030 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ffc:	e002      	b.n	8001004 <LoopCopyDataInit>

08000ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001002:	3304      	adds	r3, #4

08001004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001008:	d3f9      	bcc.n	8000ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800100a:	4a0a      	ldr	r2, [pc, #40]	@ (8001034 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800100c:	4c0a      	ldr	r4, [pc, #40]	@ (8001038 <LoopFillZerobss+0x22>)
  movs r3, #0
 800100e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001010:	e001      	b.n	8001016 <LoopFillZerobss>

08001012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001014:	3204      	adds	r2, #4

08001016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001018:	d3fb      	bcc.n	8001012 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800101a:	f002 fb25 	bl	8003668 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800101e:	f7ff fd25 	bl	8000a6c <main>
  bx  lr    
 8001022:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001024:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800102c:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001030:	080036e8 	.word	0x080036e8
  ldr r2, =_sbss
 8001034:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001038:	200001e4 	.word	0x200001e4

0800103c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800103c:	e7fe      	b.n	800103c <ADC_IRQHandler>
	...

08001040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001044:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <HAL_Init+0x40>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0d      	ldr	r2, [pc, #52]	@ (8001080 <HAL_Init+0x40>)
 800104a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800104e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001050:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <HAL_Init+0x40>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a0a      	ldr	r2, [pc, #40]	@ (8001080 <HAL_Init+0x40>)
 8001056:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800105a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800105c:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <HAL_Init+0x40>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a07      	ldr	r2, [pc, #28]	@ (8001080 <HAL_Init+0x40>)
 8001062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001066:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001068:	2003      	movs	r0, #3
 800106a:	f001 f829 	bl	80020c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800106e:	200f      	movs	r0, #15
 8001070:	f000 f83e 	bl	80010f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001074:	f7ff fea0 	bl	8000db8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023c00 	.word	0x40023c00

08001084 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001088:	4b11      	ldr	r3, [pc, #68]	@ (80010d0 <HAL_DeInit+0x4c>)
 800108a:	4a12      	ldr	r2, [pc, #72]	@ (80010d4 <HAL_DeInit+0x50>)
 800108c:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800108e:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <HAL_DeInit+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001094:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <HAL_DeInit+0x4c>)
 8001096:	4a10      	ldr	r2, [pc, #64]	@ (80010d8 <HAL_DeInit+0x54>)
 8001098:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800109a:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <HAL_DeInit+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80010a0:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <HAL_DeInit+0x4c>)
 80010a2:	4a0e      	ldr	r2, [pc, #56]	@ (80010dc <HAL_DeInit+0x58>)
 80010a4:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80010a6:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <HAL_DeInit+0x4c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80010ac:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <HAL_DeInit+0x4c>)
 80010ae:	22c1      	movs	r2, #193	@ 0xc1
 80010b0:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80010b2:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <HAL_DeInit+0x4c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <HAL_DeInit+0x4c>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80010be:	4b04      	ldr	r3, [pc, #16]	@ (80010d0 <HAL_DeInit+0x4c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80010c4:	f000 f80c 	bl	80010e0 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800
 80010d4:	f6fec9ff 	.word	0xf6fec9ff
 80010d8:	04777933 	.word	0x04777933
 80010dc:	22e017ff 	.word	0x22e017ff

080010e0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f8:	4b12      	ldr	r3, [pc, #72]	@ (8001144 <HAL_InitTick+0x54>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <HAL_InitTick+0x58>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001106:	fbb3 f3f1 	udiv	r3, r3, r1
 800110a:	fbb2 f3f3 	udiv	r3, r2, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f001 f80b 	bl	800212a <HAL_SYSTICK_Config>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e00e      	b.n	800113c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b0f      	cmp	r3, #15
 8001122:	d80a      	bhi.n	800113a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001124:	2200      	movs	r2, #0
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	f000 ffd3 	bl	80020d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001130:	4a06      	ldr	r2, [pc, #24]	@ (800114c <HAL_InitTick+0x5c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
 8001138:	e000      	b.n	800113c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000008 	.word	0x20000008
 8001148:	20000010 	.word	0x20000010
 800114c:	2000000c 	.word	0x2000000c

08001150 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <HAL_IncTick+0x20>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	461a      	mov	r2, r3
 800115a:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <HAL_IncTick+0x24>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4413      	add	r3, r2
 8001160:	4a04      	ldr	r2, [pc, #16]	@ (8001174 <HAL_IncTick+0x24>)
 8001162:	6013      	str	r3, [r2, #0]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20000010 	.word	0x20000010
 8001174:	200001e0 	.word	0x200001e0

08001178 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return uwTick;
 800117c:	4b03      	ldr	r3, [pc, #12]	@ (800118c <HAL_GetTick+0x14>)
 800117e:	681b      	ldr	r3, [r3, #0]
}
 8001180:	4618      	mov	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	200001e0 	.word	0x200001e0

08001190 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e0ed      	b.n	800137e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d102      	bne.n	80011b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff fe2a 	bl	8000e08 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f042 0201 	orr.w	r2, r2, #1
 80011c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011c4:	f7ff ffd8 	bl	8001178 <HAL_GetTick>
 80011c8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011ca:	e012      	b.n	80011f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011cc:	f7ff ffd4 	bl	8001178 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b0a      	cmp	r3, #10
 80011d8:	d90b      	bls.n	80011f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2205      	movs	r2, #5
 80011ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e0c5      	b.n	800137e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d0e5      	beq.n	80011cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f022 0202 	bic.w	r2, r2, #2
 800120e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001210:	f7ff ffb2 	bl	8001178 <HAL_GetTick>
 8001214:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001216:	e012      	b.n	800123e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001218:	f7ff ffae 	bl	8001178 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b0a      	cmp	r3, #10
 8001224:	d90b      	bls.n	800123e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800122a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2205      	movs	r2, #5
 8001236:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e09f      	b.n	800137e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d1e5      	bne.n	8001218 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	7e1b      	ldrb	r3, [r3, #24]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d108      	bne.n	8001266 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	e007      	b.n	8001276 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001274:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	7e5b      	ldrb	r3, [r3, #25]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d108      	bne.n	8001290 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	e007      	b.n	80012a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800129e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7e9b      	ldrb	r3, [r3, #26]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d108      	bne.n	80012ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f042 0220 	orr.w	r2, r2, #32
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	e007      	b.n	80012ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f022 0220 	bic.w	r2, r2, #32
 80012c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	7edb      	ldrb	r3, [r3, #27]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d108      	bne.n	80012e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f022 0210 	bic.w	r2, r2, #16
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	e007      	b.n	80012f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f042 0210 	orr.w	r2, r2, #16
 80012f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	7f1b      	ldrb	r3, [r3, #28]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d108      	bne.n	800130e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f042 0208 	orr.w	r2, r2, #8
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	e007      	b.n	800131e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f022 0208 	bic.w	r2, r2, #8
 800131c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	7f5b      	ldrb	r3, [r3, #29]
 8001322:	2b01      	cmp	r3, #1
 8001324:	d108      	bne.n	8001338 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f042 0204 	orr.w	r2, r2, #4
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	e007      	b.n	8001348 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f022 0204 	bic.w	r2, r2, #4
 8001346:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689a      	ldr	r2, [r3, #8]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	431a      	orrs	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	431a      	orrs	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	ea42 0103 	orr.w	r1, r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	1e5a      	subs	r2, r3, #1
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	430a      	orrs	r2, r1
 800136c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001388:	b480      	push	{r7}
 800138a:	b087      	sub	sp, #28
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001398:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 800139a:	7dfb      	ldrb	r3, [r7, #23]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d003      	beq.n	80013a8 <HAL_CAN_ConfigFilter+0x20>
 80013a0:	7dfb      	ldrb	r3, [r7, #23]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	f040 80be 	bne.w	8001524 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80013a8:	4b65      	ldr	r3, [pc, #404]	@ (8001540 <HAL_CAN_ConfigFilter+0x1b8>)
 80013aa:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80013b2:	f043 0201 	orr.w	r2, r3, #1
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80013c2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	431a      	orrs	r2, r3
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	695b      	ldr	r3, [r3, #20]
 80013e4:	f003 031f 	and.w	r3, r3, #31
 80013e8:	2201      	movs	r2, #1
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	43db      	mvns	r3, r3
 80013fa:	401a      	ands	r2, r3
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d123      	bne.n	8001452 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	43db      	mvns	r3, r3
 8001414:	401a      	ands	r2, r3
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001428:	683a      	ldr	r2, [r7, #0]
 800142a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800142c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	3248      	adds	r2, #72	@ 0x48
 8001432:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001446:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001448:	6939      	ldr	r1, [r7, #16]
 800144a:	3348      	adds	r3, #72	@ 0x48
 800144c:	00db      	lsls	r3, r3, #3
 800144e:	440b      	add	r3, r1
 8001450:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d122      	bne.n	80014a0 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	431a      	orrs	r2, r3
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800147a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	3248      	adds	r2, #72	@ 0x48
 8001480:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001494:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001496:	6939      	ldr	r1, [r7, #16]
 8001498:	3348      	adds	r3, #72	@ 0x48
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	440b      	add	r3, r1
 800149e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d109      	bne.n	80014bc <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	43db      	mvns	r3, r3
 80014b2:	401a      	ands	r2, r3
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80014ba:	e007      	b.n	80014cc <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	431a      	orrs	r2, r3
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d109      	bne.n	80014e8 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	43db      	mvns	r3, r3
 80014de:	401a      	ands	r2, r3
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80014e6:	e007      	b.n	80014f8 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	431a      	orrs	r2, r3
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d107      	bne.n	8001510 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	431a      	orrs	r2, r3
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001516:	f023 0201 	bic.w	r2, r3, #1
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001520:	2300      	movs	r3, #0
 8001522:	e006      	b.n	8001532 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001528:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
  }
}
 8001532:	4618      	mov	r0, r3
 8001534:	371c      	adds	r7, #28
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40006400 	.word	0x40006400

08001544 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001552:	b2db      	uxtb	r3, r3
 8001554:	2b01      	cmp	r3, #1
 8001556:	d12e      	bne.n	80015b6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2202      	movs	r2, #2
 800155c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 0201 	bic.w	r2, r2, #1
 800156e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001570:	f7ff fe02 	bl	8001178 <HAL_GetTick>
 8001574:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001576:	e012      	b.n	800159e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001578:	f7ff fdfe 	bl	8001178 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b0a      	cmp	r3, #10
 8001584:	d90b      	bls.n	800159e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2205      	movs	r2, #5
 8001596:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e012      	b.n	80015c4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1e5      	bne.n	8001578 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e006      	b.n	80015c4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ba:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
  }
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b089      	sub	sp, #36	@ 0x24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
 80015d8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015e0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80015ea:	7ffb      	ldrb	r3, [r7, #31]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d003      	beq.n	80015f8 <HAL_CAN_AddTxMessage+0x2c>
 80015f0:	7ffb      	ldrb	r3, [r7, #31]
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	f040 80ad 	bne.w	8001752 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d10a      	bne.n	8001618 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001608:	2b00      	cmp	r3, #0
 800160a:	d105      	bne.n	8001618 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 8095 	beq.w	8001742 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	0e1b      	lsrs	r3, r3, #24
 800161c:	f003 0303 	and.w	r3, r3, #3
 8001620:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001622:	2201      	movs	r2, #1
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	409a      	lsls	r2, r3
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d10d      	bne.n	8001650 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800163e:	68f9      	ldr	r1, [r7, #12]
 8001640:	6809      	ldr	r1, [r1, #0]
 8001642:	431a      	orrs	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	3318      	adds	r3, #24
 8001648:	011b      	lsls	r3, r3, #4
 800164a:	440b      	add	r3, r1
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	e00f      	b.n	8001670 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800165a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001660:	68f9      	ldr	r1, [r7, #12]
 8001662:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001664:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	3318      	adds	r3, #24
 800166a:	011b      	lsls	r3, r3, #4
 800166c:	440b      	add	r3, r1
 800166e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	6819      	ldr	r1, [r3, #0]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	691a      	ldr	r2, [r3, #16]
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	3318      	adds	r3, #24
 800167c:	011b      	lsls	r3, r3, #4
 800167e:	440b      	add	r3, r1
 8001680:	3304      	adds	r3, #4
 8001682:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	7d1b      	ldrb	r3, [r3, #20]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d111      	bne.n	80016b0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	3318      	adds	r3, #24
 8001694:	011b      	lsls	r3, r3, #4
 8001696:	4413      	add	r3, r2
 8001698:	3304      	adds	r3, #4
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	6811      	ldr	r1, [r2, #0]
 80016a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	3318      	adds	r3, #24
 80016a8:	011b      	lsls	r3, r3, #4
 80016aa:	440b      	add	r3, r1
 80016ac:	3304      	adds	r3, #4
 80016ae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3307      	adds	r3, #7
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	061a      	lsls	r2, r3, #24
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3306      	adds	r3, #6
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	041b      	lsls	r3, r3, #16
 80016c0:	431a      	orrs	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3305      	adds	r3, #5
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	4313      	orrs	r3, r2
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	3204      	adds	r2, #4
 80016d0:	7812      	ldrb	r2, [r2, #0]
 80016d2:	4610      	mov	r0, r2
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	6811      	ldr	r1, [r2, #0]
 80016d8:	ea43 0200 	orr.w	r2, r3, r0
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	011b      	lsls	r3, r3, #4
 80016e0:	440b      	add	r3, r1
 80016e2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80016e6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3303      	adds	r3, #3
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	061a      	lsls	r2, r3, #24
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3302      	adds	r3, #2
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	041b      	lsls	r3, r3, #16
 80016f8:	431a      	orrs	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3301      	adds	r3, #1
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	4313      	orrs	r3, r2
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	7812      	ldrb	r2, [r2, #0]
 8001708:	4610      	mov	r0, r2
 800170a:	68fa      	ldr	r2, [r7, #12]
 800170c:	6811      	ldr	r1, [r2, #0]
 800170e:	ea43 0200 	orr.w	r2, r3, r0
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	011b      	lsls	r3, r3, #4
 8001716:	440b      	add	r3, r1
 8001718:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800171c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3318      	adds	r3, #24
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	4413      	add	r3, r2
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	6811      	ldr	r1, [r2, #0]
 8001730:	f043 0201 	orr.w	r2, r3, #1
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	3318      	adds	r3, #24
 8001738:	011b      	lsls	r3, r3, #4
 800173a:	440b      	add	r3, r1
 800173c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	e00e      	b.n	8001760 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001746:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e006      	b.n	8001760 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001756:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
  }
}
 8001760:	4618      	mov	r0, r3
 8001762:	3724      	adds	r7, #36	@ 0x24
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800177e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001780:	7afb      	ldrb	r3, [r7, #11]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d002      	beq.n	800178c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001786:	7afb      	ldrb	r3, [r7, #11]
 8001788:	2b02      	cmp	r3, #2
 800178a:	d11d      	bne.n	80017c8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d002      	beq.n	80017a0 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	3301      	adds	r3, #1
 800179e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d002      	beq.n	80017b4 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	3301      	adds	r3, #1
 80017b2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	3301      	adds	r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80017c8:	68fb      	ldr	r3, [r7, #12]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b085      	sub	sp, #20
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ea:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 80017ec:	7afb      	ldrb	r3, [r7, #11]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d002      	beq.n	80017f8 <HAL_CAN_IsTxMessagePending+0x22>
 80017f2:	7afb      	ldrb	r3, [r7, #11]
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d10b      	bne.n	8001810 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	069b      	lsls	r3, r3, #26
 8001802:	401a      	ands	r2, r3
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	069b      	lsls	r3, r3, #26
 8001808:	429a      	cmp	r2, r3
 800180a:	d001      	beq.n	8001810 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 800180c:	2301      	movs	r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001810:	68fb      	ldr	r3, [r7, #12]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800181e:	b480      	push	{r7}
 8001820:	b087      	sub	sp, #28
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001832:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001834:	7dfb      	ldrb	r3, [r7, #23]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d003      	beq.n	8001842 <HAL_CAN_GetRxMessage+0x24>
 800183a:	7dfb      	ldrb	r3, [r7, #23]
 800183c:	2b02      	cmp	r3, #2
 800183e:	f040 8103 	bne.w	8001a48 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d10e      	bne.n	8001866 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	f003 0303 	and.w	r3, r3, #3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d116      	bne.n	8001884 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e0f7      	b.n	8001a56 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d107      	bne.n	8001884 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001878:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e0e8      	b.n	8001a56 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	331b      	adds	r3, #27
 800188c:	011b      	lsls	r3, r3, #4
 800188e:	4413      	add	r3, r2
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0204 	and.w	r2, r3, #4
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10c      	bne.n	80018bc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	331b      	adds	r3, #27
 80018aa:	011b      	lsls	r3, r3, #4
 80018ac:	4413      	add	r3, r2
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	0d5b      	lsrs	r3, r3, #21
 80018b2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	e00b      	b.n	80018d4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	331b      	adds	r3, #27
 80018c4:	011b      	lsls	r3, r3, #4
 80018c6:	4413      	add	r3, r2
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	08db      	lsrs	r3, r3, #3
 80018cc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	331b      	adds	r3, #27
 80018dc:	011b      	lsls	r3, r3, #4
 80018de:	4413      	add	r3, r2
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0202 	and.w	r2, r3, #2
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	331b      	adds	r3, #27
 80018f2:	011b      	lsls	r3, r3, #4
 80018f4:	4413      	add	r3, r2
 80018f6:	3304      	adds	r3, #4
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2208      	movs	r2, #8
 8001906:	611a      	str	r2, [r3, #16]
 8001908:	e00b      	b.n	8001922 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	331b      	adds	r3, #27
 8001912:	011b      	lsls	r3, r3, #4
 8001914:	4413      	add	r3, r2
 8001916:	3304      	adds	r3, #4
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 020f 	and.w	r2, r3, #15
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	331b      	adds	r3, #27
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	4413      	add	r3, r2
 800192e:	3304      	adds	r3, #4
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	0a1b      	lsrs	r3, r3, #8
 8001934:	b2da      	uxtb	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	331b      	adds	r3, #27
 8001942:	011b      	lsls	r3, r3, #4
 8001944:	4413      	add	r3, r2
 8001946:	3304      	adds	r3, #4
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	0c1b      	lsrs	r3, r3, #16
 800194c:	b29a      	uxth	r2, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	4413      	add	r3, r2
 800195c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	b2da      	uxtb	r2, r3
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	011b      	lsls	r3, r3, #4
 8001970:	4413      	add	r3, r2
 8001972:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	0a1a      	lsrs	r2, r3, #8
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	3301      	adds	r3, #1
 800197e:	b2d2      	uxtb	r2, r2
 8001980:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	011b      	lsls	r3, r3, #4
 800198a:	4413      	add	r3, r2
 800198c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	0c1a      	lsrs	r2, r3, #16
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	3302      	adds	r3, #2
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	011b      	lsls	r3, r3, #4
 80019a4:	4413      	add	r3, r2
 80019a6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	0e1a      	lsrs	r2, r3, #24
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	3303      	adds	r3, #3
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	4413      	add	r3, r2
 80019c0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	3304      	adds	r3, #4
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	011b      	lsls	r3, r3, #4
 80019d6:	4413      	add	r3, r2
 80019d8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	0a1a      	lsrs	r2, r3, #8
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	3305      	adds	r3, #5
 80019e4:	b2d2      	uxtb	r2, r2
 80019e6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	4413      	add	r3, r2
 80019f2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	0c1a      	lsrs	r2, r3, #16
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	3306      	adds	r3, #6
 80019fe:	b2d2      	uxtb	r2, r2
 8001a00:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	011b      	lsls	r3, r3, #4
 8001a0a:	4413      	add	r3, r2
 8001a0c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	0e1a      	lsrs	r2, r3, #24
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	3307      	adds	r3, #7
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d108      	bne.n	8001a34 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	68da      	ldr	r2, [r3, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f042 0220 	orr.w	r2, r2, #32
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	e007      	b.n	8001a44 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	691a      	ldr	r2, [r3, #16]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f042 0220 	orr.w	r2, r2, #32
 8001a42:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001a44:	2300      	movs	r3, #0
 8001a46:	e006      	b.n	8001a56 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
  }
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	371c      	adds	r7, #28
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b085      	sub	sp, #20
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a72:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d002      	beq.n	8001a80 <HAL_CAN_ActivateNotification+0x1e>
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d109      	bne.n	8001a94 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	6959      	ldr	r1, [r3, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	e006      	b.n	8001aa2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a98:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
  }
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b08a      	sub	sp, #40	@ 0x28
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	695b      	ldr	r3, [r3, #20]
 8001ac0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001aea:	6a3b      	ldr	r3, [r7, #32]
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d07c      	beq.n	8001bee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d023      	beq.n	8001b46 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2201      	movs	r2, #1
 8001b04:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f000 f983 	bl	8001e1c <HAL_CAN_TxMailbox0CompleteCallback>
 8001b16:	e016      	b.n	8001b46 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	f003 0304 	and.w	r3, r3, #4
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d004      	beq.n	8001b2c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b24:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b2a:	e00c      	b.n	8001b46 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	f003 0308 	and.w	r3, r3, #8
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d004      	beq.n	8001b40 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b3e:	e002      	b.n	8001b46 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f989 	bl	8001e58 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d024      	beq.n	8001b9a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b58:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f000 f963 	bl	8001e30 <HAL_CAN_TxMailbox1CompleteCallback>
 8001b6a:	e016      	b.n	8001b9a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d004      	beq.n	8001b80 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b7e:	e00c      	b.n	8001b9a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d004      	beq.n	8001b94 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b90:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b92:	e002      	b.n	8001b9a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 f969 	bl	8001e6c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d024      	beq.n	8001bee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001bac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f000 f943 	bl	8001e44 <HAL_CAN_TxMailbox2CompleteCallback>
 8001bbe:	e016      	b.n	8001bee <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d004      	beq.n	8001bd4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bd2:	e00c      	b.n	8001bee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001bd4:	69bb      	ldr	r3, [r7, #24]
 8001bd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d004      	beq.n	8001be8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001be6:	e002      	b.n	8001bee <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f949 	bl	8001e80 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001bee:	6a3b      	ldr	r3, [r7, #32]
 8001bf0:	f003 0308 	and.w	r3, r3, #8
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00c      	beq.n	8001c12 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f003 0310 	and.w	r3, r3, #16
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d007      	beq.n	8001c12 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c08:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2210      	movs	r2, #16
 8001c10:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001c12:	6a3b      	ldr	r3, [r7, #32]
 8001c14:	f003 0304 	and.w	r3, r3, #4
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00b      	beq.n	8001c34 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d006      	beq.n	8001c34 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2208      	movs	r2, #8
 8001c2c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 f93a 	bl	8001ea8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001c34:	6a3b      	ldr	r3, [r7, #32]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d009      	beq.n	8001c52 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f921 	bl	8001e94 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001c52:	6a3b      	ldr	r3, [r7, #32]
 8001c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d00c      	beq.n	8001c76 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	f003 0310 	and.w	r3, r3, #16
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d007      	beq.n	8001c76 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c68:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c6c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2210      	movs	r2, #16
 8001c74:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001c76:	6a3b      	ldr	r3, [r7, #32]
 8001c78:	f003 0320 	and.w	r3, r3, #32
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d00b      	beq.n	8001c98 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	f003 0308 	and.w	r3, r3, #8
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d006      	beq.n	8001c98 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2208      	movs	r2, #8
 8001c90:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f91c 	bl	8001ed0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001c98:	6a3b      	ldr	r3, [r7, #32]
 8001c9a:	f003 0310 	and.w	r3, r3, #16
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d009      	beq.n	8001cb6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d002      	beq.n	8001cb6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 f903 	bl	8001ebc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001cb6:	6a3b      	ldr	r3, [r7, #32]
 8001cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d00b      	beq.n	8001cd8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	f003 0310 	and.w	r3, r3, #16
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d006      	beq.n	8001cd8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2210      	movs	r2, #16
 8001cd0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f906 	bl	8001ee4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001cd8:	6a3b      	ldr	r3, [r7, #32]
 8001cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00b      	beq.n	8001cfa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d006      	beq.n	8001cfa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2208      	movs	r2, #8
 8001cf2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 f8ff 	bl	8001ef8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001cfa:	6a3b      	ldr	r3, [r7, #32]
 8001cfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d07b      	beq.n	8001dfc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	f003 0304 	and.w	r3, r3, #4
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d072      	beq.n	8001df4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001d0e:	6a3b      	ldr	r3, [r7, #32]
 8001d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d008      	beq.n	8001d2a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d2a:	6a3b      	ldr	r3, [r7, #32]
 8001d2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d008      	beq.n	8001d46 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	f043 0302 	orr.w	r3, r3, #2
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d46:	6a3b      	ldr	r3, [r7, #32]
 8001d48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d008      	beq.n	8001d62 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001d62:	6a3b      	ldr	r3, [r7, #32]
 8001d64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d043      	beq.n	8001df4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d03e      	beq.n	8001df4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d7c:	2b60      	cmp	r3, #96	@ 0x60
 8001d7e:	d02b      	beq.n	8001dd8 <HAL_CAN_IRQHandler+0x32a>
 8001d80:	2b60      	cmp	r3, #96	@ 0x60
 8001d82:	d82e      	bhi.n	8001de2 <HAL_CAN_IRQHandler+0x334>
 8001d84:	2b50      	cmp	r3, #80	@ 0x50
 8001d86:	d022      	beq.n	8001dce <HAL_CAN_IRQHandler+0x320>
 8001d88:	2b50      	cmp	r3, #80	@ 0x50
 8001d8a:	d82a      	bhi.n	8001de2 <HAL_CAN_IRQHandler+0x334>
 8001d8c:	2b40      	cmp	r3, #64	@ 0x40
 8001d8e:	d019      	beq.n	8001dc4 <HAL_CAN_IRQHandler+0x316>
 8001d90:	2b40      	cmp	r3, #64	@ 0x40
 8001d92:	d826      	bhi.n	8001de2 <HAL_CAN_IRQHandler+0x334>
 8001d94:	2b30      	cmp	r3, #48	@ 0x30
 8001d96:	d010      	beq.n	8001dba <HAL_CAN_IRQHandler+0x30c>
 8001d98:	2b30      	cmp	r3, #48	@ 0x30
 8001d9a:	d822      	bhi.n	8001de2 <HAL_CAN_IRQHandler+0x334>
 8001d9c:	2b10      	cmp	r3, #16
 8001d9e:	d002      	beq.n	8001da6 <HAL_CAN_IRQHandler+0x2f8>
 8001da0:	2b20      	cmp	r3, #32
 8001da2:	d005      	beq.n	8001db0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001da4:	e01d      	b.n	8001de2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da8:	f043 0308 	orr.w	r3, r3, #8
 8001dac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001dae:	e019      	b.n	8001de4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	f043 0310 	orr.w	r3, r3, #16
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001db8:	e014      	b.n	8001de4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbc:	f043 0320 	orr.w	r3, r3, #32
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001dc2:	e00f      	b.n	8001de4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001dca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001dcc:	e00a      	b.n	8001de4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001dd6:	e005      	b.n	8001de4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dde:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001de0:	e000      	b.n	8001de4 <HAL_CAN_IRQHandler+0x336>
            break;
 8001de2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	699a      	ldr	r2, [r3, #24]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001df2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2204      	movs	r2, #4
 8001dfa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d008      	beq.n	8001e14 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f87c 	bl	8001f0c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001e14:	bf00      	nop
 8001e16:	3728      	adds	r7, #40	@ 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f30:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <__NVIC_SetPriorityGrouping+0x44>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f52:	4a04      	ldr	r2, [pc, #16]	@ (8001f64 <__NVIC_SetPriorityGrouping+0x44>)
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	60d3      	str	r3, [r2, #12]
}
 8001f58:	bf00      	nop
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f6c:	4b04      	ldr	r3, [pc, #16]	@ (8001f80 <__NVIC_GetPriorityGrouping+0x18>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	0a1b      	lsrs	r3, r3, #8
 8001f72:	f003 0307 	and.w	r3, r3, #7
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	db0b      	blt.n	8001fae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	f003 021f 	and.w	r2, r3, #31
 8001f9c:	4907      	ldr	r1, [pc, #28]	@ (8001fbc <__NVIC_EnableIRQ+0x38>)
 8001f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa2:	095b      	lsrs	r3, r3, #5
 8001fa4:	2001      	movs	r0, #1
 8001fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8001faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	e000e100 	.word	0xe000e100

08001fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	6039      	str	r1, [r7, #0]
 8001fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	db0a      	blt.n	8001fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	490c      	ldr	r1, [pc, #48]	@ (800200c <__NVIC_SetPriority+0x4c>)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	0112      	lsls	r2, r2, #4
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	440b      	add	r3, r1
 8001fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fe8:	e00a      	b.n	8002000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	4908      	ldr	r1, [pc, #32]	@ (8002010 <__NVIC_SetPriority+0x50>)
 8001ff0:	79fb      	ldrb	r3, [r7, #7]
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	3b04      	subs	r3, #4
 8001ff8:	0112      	lsls	r2, r2, #4
 8001ffa:	b2d2      	uxtb	r2, r2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	761a      	strb	r2, [r3, #24]
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	e000e100 	.word	0xe000e100
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002014:	b480      	push	{r7}
 8002016:	b089      	sub	sp, #36	@ 0x24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	f1c3 0307 	rsb	r3, r3, #7
 800202e:	2b04      	cmp	r3, #4
 8002030:	bf28      	it	cs
 8002032:	2304      	movcs	r3, #4
 8002034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3304      	adds	r3, #4
 800203a:	2b06      	cmp	r3, #6
 800203c:	d902      	bls.n	8002044 <NVIC_EncodePriority+0x30>
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	3b03      	subs	r3, #3
 8002042:	e000      	b.n	8002046 <NVIC_EncodePriority+0x32>
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002048:	f04f 32ff 	mov.w	r2, #4294967295
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43da      	mvns	r2, r3
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	401a      	ands	r2, r3
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800205c:	f04f 31ff 	mov.w	r1, #4294967295
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	fa01 f303 	lsl.w	r3, r1, r3
 8002066:	43d9      	mvns	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800206c:	4313      	orrs	r3, r2
         );
}
 800206e:	4618      	mov	r0, r3
 8002070:	3724      	adds	r7, #36	@ 0x24
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3b01      	subs	r3, #1
 8002088:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800208c:	d301      	bcc.n	8002092 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800208e:	2301      	movs	r3, #1
 8002090:	e00f      	b.n	80020b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002092:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <SysTick_Config+0x40>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3b01      	subs	r3, #1
 8002098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800209a:	210f      	movs	r1, #15
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	f7ff ff8e 	bl	8001fc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020a4:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <SysTick_Config+0x40>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020aa:	4b04      	ldr	r3, [pc, #16]	@ (80020bc <SysTick_Config+0x40>)
 80020ac:	2207      	movs	r2, #7
 80020ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	e000e010 	.word	0xe000e010

080020c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff ff29 	bl	8001f20 <__NVIC_SetPriorityGrouping>
}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	4603      	mov	r3, r0
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
 80020e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020e8:	f7ff ff3e 	bl	8001f68 <__NVIC_GetPriorityGrouping>
 80020ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	68b9      	ldr	r1, [r7, #8]
 80020f2:	6978      	ldr	r0, [r7, #20]
 80020f4:	f7ff ff8e 	bl	8002014 <NVIC_EncodePriority>
 80020f8:	4602      	mov	r2, r0
 80020fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020fe:	4611      	mov	r1, r2
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff ff5d 	bl	8001fc0 <__NVIC_SetPriority>
}
 8002106:	bf00      	nop
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b082      	sub	sp, #8
 8002112:	af00      	add	r7, sp, #0
 8002114:	4603      	mov	r3, r0
 8002116:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff ff31 	bl	8001f84 <__NVIC_EnableIRQ>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7ff ffa2 	bl	800207c <SysTick_Config>
 8002138:	4603      	mov	r3, r0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002152:	4b23      	ldr	r3, [pc, #140]	@ (80021e0 <HAL_FLASH_Program+0x9c>)
 8002154:	7e1b      	ldrb	r3, [r3, #24]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_FLASH_Program+0x1a>
 800215a:	2302      	movs	r3, #2
 800215c:	e03b      	b.n	80021d6 <HAL_FLASH_Program+0x92>
 800215e:	4b20      	ldr	r3, [pc, #128]	@ (80021e0 <HAL_FLASH_Program+0x9c>)
 8002160:	2201      	movs	r2, #1
 8002162:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002164:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002168:	f000 f870 	bl	800224c <FLASH_WaitForLastOperation>
 800216c:	4603      	mov	r3, r0
 800216e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002170:	7dfb      	ldrb	r3, [r7, #23]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d12b      	bne.n	80021ce <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d105      	bne.n	8002188 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800217c:	783b      	ldrb	r3, [r7, #0]
 800217e:	4619      	mov	r1, r3
 8002180:	68b8      	ldr	r0, [r7, #8]
 8002182:	f000 f91b 	bl	80023bc <FLASH_Program_Byte>
 8002186:	e016      	b.n	80021b6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d105      	bne.n	800219a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800218e:	883b      	ldrh	r3, [r7, #0]
 8002190:	4619      	mov	r1, r3
 8002192:	68b8      	ldr	r0, [r7, #8]
 8002194:	f000 f8ee 	bl	8002374 <FLASH_Program_HalfWord>
 8002198:	e00d      	b.n	80021b6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2b02      	cmp	r3, #2
 800219e:	d105      	bne.n	80021ac <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	4619      	mov	r1, r3
 80021a4:	68b8      	ldr	r0, [r7, #8]
 80021a6:	f000 f8c3 	bl	8002330 <FLASH_Program_Word>
 80021aa:	e004      	b.n	80021b6 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80021ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021b0:	68b8      	ldr	r0, [r7, #8]
 80021b2:	f000 f88b 	bl	80022cc <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021b6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021ba:	f000 f847 	bl	800224c <FLASH_WaitForLastOperation>
 80021be:	4603      	mov	r3, r0
 80021c0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80021c2:	4b08      	ldr	r3, [pc, #32]	@ (80021e4 <HAL_FLASH_Program+0xa0>)
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	4a07      	ldr	r2, [pc, #28]	@ (80021e4 <HAL_FLASH_Program+0xa0>)
 80021c8:	f023 0301 	bic.w	r3, r3, #1
 80021cc:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021ce:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <HAL_FLASH_Program+0x9c>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	761a      	strb	r2, [r3, #24]

  return status;
 80021d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3718      	adds	r7, #24
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000014 	.word	0x20000014
 80021e4:	40023c00 	.word	0x40023c00

080021e8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80021f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <HAL_FLASH_Unlock+0x38>)
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	da0b      	bge.n	8002212 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80021fa:	4b09      	ldr	r3, [pc, #36]	@ (8002220 <HAL_FLASH_Unlock+0x38>)
 80021fc:	4a09      	ldr	r2, [pc, #36]	@ (8002224 <HAL_FLASH_Unlock+0x3c>)
 80021fe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002200:	4b07      	ldr	r3, [pc, #28]	@ (8002220 <HAL_FLASH_Unlock+0x38>)
 8002202:	4a09      	ldr	r2, [pc, #36]	@ (8002228 <HAL_FLASH_Unlock+0x40>)
 8002204:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002206:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <HAL_FLASH_Unlock+0x38>)
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	2b00      	cmp	r3, #0
 800220c:	da01      	bge.n	8002212 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002212:	79fb      	ldrb	r3, [r7, #7]
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	40023c00 	.word	0x40023c00
 8002224:	45670123 	.word	0x45670123
 8002228:	cdef89ab 	.word	0xcdef89ab

0800222c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002230:	4b05      	ldr	r3, [pc, #20]	@ (8002248 <HAL_FLASH_Lock+0x1c>)
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	4a04      	ldr	r2, [pc, #16]	@ (8002248 <HAL_FLASH_Lock+0x1c>)
 8002236:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800223a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	40023c00 	.word	0x40023c00

0800224c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002258:	4b1a      	ldr	r3, [pc, #104]	@ (80022c4 <FLASH_WaitForLastOperation+0x78>)
 800225a:	2200      	movs	r2, #0
 800225c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800225e:	f7fe ff8b 	bl	8001178 <HAL_GetTick>
 8002262:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002264:	e010      	b.n	8002288 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800226c:	d00c      	beq.n	8002288 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d007      	beq.n	8002284 <FLASH_WaitForLastOperation+0x38>
 8002274:	f7fe ff80 	bl	8001178 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	429a      	cmp	r2, r3
 8002282:	d201      	bcs.n	8002288 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e019      	b.n	80022bc <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002288:	4b0f      	ldr	r3, [pc, #60]	@ (80022c8 <FLASH_WaitForLastOperation+0x7c>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1e8      	bne.n	8002266 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <FLASH_WaitForLastOperation+0x7c>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	2b00      	cmp	r3, #0
 800229e:	d002      	beq.n	80022a6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80022a0:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <FLASH_WaitForLastOperation+0x7c>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80022a6:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <FLASH_WaitForLastOperation+0x7c>)
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80022b2:	f000 f8a5 	bl	8002400 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80022ba:	2300      	movs	r3, #0

}
 80022bc:	4618      	mov	r0, r3
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000014 	.word	0x20000014
 80022c8:	40023c00 	.word	0x40023c00

080022cc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80022d8:	4b14      	ldr	r3, [pc, #80]	@ (800232c <FLASH_Program_DoubleWord+0x60>)
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	4a13      	ldr	r2, [pc, #76]	@ (800232c <FLASH_Program_DoubleWord+0x60>)
 80022de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80022e4:	4b11      	ldr	r3, [pc, #68]	@ (800232c <FLASH_Program_DoubleWord+0x60>)
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	4a10      	ldr	r2, [pc, #64]	@ (800232c <FLASH_Program_DoubleWord+0x60>)
 80022ea:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80022ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80022f0:	4b0e      	ldr	r3, [pc, #56]	@ (800232c <FLASH_Program_DoubleWord+0x60>)
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	4a0d      	ldr	r2, [pc, #52]	@ (800232c <FLASH_Program_DoubleWord+0x60>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002302:	f3bf 8f6f 	isb	sy
}
 8002306:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002308:	e9d7 0100 	ldrd	r0, r1, [r7]
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	f04f 0300 	mov.w	r3, #0
 8002314:	000a      	movs	r2, r1
 8002316:	2300      	movs	r3, #0
 8002318:	68f9      	ldr	r1, [r7, #12]
 800231a:	3104      	adds	r1, #4
 800231c:	4613      	mov	r3, r2
 800231e:	600b      	str	r3, [r1, #0]
}
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	40023c00 	.word	0x40023c00

08002330 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800233a:	4b0d      	ldr	r3, [pc, #52]	@ (8002370 <FLASH_Program_Word+0x40>)
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	4a0c      	ldr	r2, [pc, #48]	@ (8002370 <FLASH_Program_Word+0x40>)
 8002340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002344:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002346:	4b0a      	ldr	r3, [pc, #40]	@ (8002370 <FLASH_Program_Word+0x40>)
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	4a09      	ldr	r2, [pc, #36]	@ (8002370 <FLASH_Program_Word+0x40>)
 800234c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002350:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002352:	4b07      	ldr	r3, [pc, #28]	@ (8002370 <FLASH_Program_Word+0x40>)
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	4a06      	ldr	r2, [pc, #24]	@ (8002370 <FLASH_Program_Word+0x40>)
 8002358:	f043 0301 	orr.w	r3, r3, #1
 800235c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	601a      	str	r2, [r3, #0]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	40023c00 	.word	0x40023c00

08002374 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002380:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <FLASH_Program_HalfWord+0x44>)
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	4a0c      	ldr	r2, [pc, #48]	@ (80023b8 <FLASH_Program_HalfWord+0x44>)
 8002386:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800238a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800238c:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <FLASH_Program_HalfWord+0x44>)
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	4a09      	ldr	r2, [pc, #36]	@ (80023b8 <FLASH_Program_HalfWord+0x44>)
 8002392:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002396:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002398:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <FLASH_Program_HalfWord+0x44>)
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	4a06      	ldr	r2, [pc, #24]	@ (80023b8 <FLASH_Program_HalfWord+0x44>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	887a      	ldrh	r2, [r7, #2]
 80023a8:	801a      	strh	r2, [r3, #0]
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	40023c00 	.word	0x40023c00

080023bc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80023c8:	4b0c      	ldr	r3, [pc, #48]	@ (80023fc <FLASH_Program_Byte+0x40>)
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	4a0b      	ldr	r2, [pc, #44]	@ (80023fc <FLASH_Program_Byte+0x40>)
 80023ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80023d4:	4b09      	ldr	r3, [pc, #36]	@ (80023fc <FLASH_Program_Byte+0x40>)
 80023d6:	4a09      	ldr	r2, [pc, #36]	@ (80023fc <FLASH_Program_Byte+0x40>)
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80023dc:	4b07      	ldr	r3, [pc, #28]	@ (80023fc <FLASH_Program_Byte+0x40>)
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	4a06      	ldr	r2, [pc, #24]	@ (80023fc <FLASH_Program_Byte+0x40>)
 80023e2:	f043 0301 	orr.w	r3, r3, #1
 80023e6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	78fa      	ldrb	r2, [r7, #3]
 80023ec:	701a      	strb	r2, [r3, #0]
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40023c00 	.word	0x40023c00

08002400 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002404:	4b2f      	ldr	r3, [pc, #188]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	f003 0310 	and.w	r3, r3, #16
 800240c:	2b00      	cmp	r3, #0
 800240e:	d008      	beq.n	8002422 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002410:	4b2d      	ldr	r3, [pc, #180]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	4a2b      	ldr	r2, [pc, #172]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 800241a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800241c:	4b29      	ldr	r3, [pc, #164]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 800241e:	2210      	movs	r2, #16
 8002420:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002422:	4b28      	ldr	r3, [pc, #160]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	f003 0320 	and.w	r3, r3, #32
 800242a:	2b00      	cmp	r3, #0
 800242c:	d008      	beq.n	8002440 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800242e:	4b26      	ldr	r3, [pc, #152]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f043 0308 	orr.w	r3, r3, #8
 8002436:	4a24      	ldr	r2, [pc, #144]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 8002438:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800243a:	4b22      	ldr	r3, [pc, #136]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 800243c:	2220      	movs	r2, #32
 800243e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002440:	4b20      	ldr	r3, [pc, #128]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002448:	2b00      	cmp	r3, #0
 800244a:	d008      	beq.n	800245e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800244c:	4b1e      	ldr	r3, [pc, #120]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	f043 0304 	orr.w	r3, r3, #4
 8002454:	4a1c      	ldr	r2, [pc, #112]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 8002456:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002458:	4b1a      	ldr	r3, [pc, #104]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 800245a:	2240      	movs	r2, #64	@ 0x40
 800245c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800245e:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002466:	2b00      	cmp	r3, #0
 8002468:	d008      	beq.n	800247c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800246a:	4b17      	ldr	r3, [pc, #92]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	f043 0302 	orr.w	r3, r3, #2
 8002472:	4a15      	ldr	r2, [pc, #84]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 8002474:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002476:	4b13      	ldr	r3, [pc, #76]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 8002478:	2280      	movs	r2, #128	@ 0x80
 800247a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800247c:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002484:	2b00      	cmp	r3, #0
 8002486:	d009      	beq.n	800249c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002488:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 800248a:	69db      	ldr	r3, [r3, #28]
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	4a0d      	ldr	r2, [pc, #52]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 8002492:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 8002496:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800249a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800249c:	4b09      	ldr	r3, [pc, #36]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d008      	beq.n	80024ba <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80024a8:	4b07      	ldr	r3, [pc, #28]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	f043 0320 	orr.w	r3, r3, #32
 80024b0:	4a05      	ldr	r2, [pc, #20]	@ (80024c8 <FLASH_SetErrorCode+0xc8>)
 80024b2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80024b4:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <FLASH_SetErrorCode+0xc4>)
 80024b6:	2202      	movs	r2, #2
 80024b8:	60da      	str	r2, [r3, #12]
  }
}
 80024ba:	bf00      	nop
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	40023c00 	.word	0x40023c00
 80024c8:	20000014 	.word	0x20000014

080024cc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80024da:	4b32      	ldr	r3, [pc, #200]	@ (80025a4 <HAL_FLASHEx_Erase+0xd8>)
 80024dc:	7e1b      	ldrb	r3, [r3, #24]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d101      	bne.n	80024e6 <HAL_FLASHEx_Erase+0x1a>
 80024e2:	2302      	movs	r3, #2
 80024e4:	e05a      	b.n	800259c <HAL_FLASHEx_Erase+0xd0>
 80024e6:	4b2f      	ldr	r3, [pc, #188]	@ (80025a4 <HAL_FLASHEx_Erase+0xd8>)
 80024e8:	2201      	movs	r2, #1
 80024ea:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80024f0:	f7ff feac 	bl	800224c <FLASH_WaitForLastOperation>
 80024f4:	4603      	mov	r3, r0
 80024f6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d14a      	bne.n	8002594 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	f04f 32ff 	mov.w	r2, #4294967295
 8002504:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d117      	bne.n	800253e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	b2da      	uxtb	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	4619      	mov	r1, r3
 800251a:	4610      	mov	r0, r2
 800251c:	f000 f86a 	bl	80025f4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002520:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002524:	f7ff fe92 	bl	800224c <FLASH_WaitForLastOperation>
 8002528:	4603      	mov	r3, r0
 800252a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800252c:	4b1e      	ldr	r3, [pc, #120]	@ (80025a8 <HAL_FLASHEx_Erase+0xdc>)
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	4a1d      	ldr	r2, [pc, #116]	@ (80025a8 <HAL_FLASHEx_Erase+0xdc>)
 8002532:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002536:	f023 0304 	bic.w	r3, r3, #4
 800253a:	6113      	str	r3, [r2, #16]
 800253c:	e028      	b.n	8002590 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	60bb      	str	r3, [r7, #8]
 8002544:	e01c      	b.n	8002580 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	b2db      	uxtb	r3, r3
 800254c:	4619      	mov	r1, r3
 800254e:	68b8      	ldr	r0, [r7, #8]
 8002550:	f000 f88a 	bl	8002668 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002554:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002558:	f7ff fe78 	bl	800224c <FLASH_WaitForLastOperation>
 800255c:	4603      	mov	r3, r0
 800255e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002560:	4b11      	ldr	r3, [pc, #68]	@ (80025a8 <HAL_FLASHEx_Erase+0xdc>)
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	4a10      	ldr	r2, [pc, #64]	@ (80025a8 <HAL_FLASHEx_Erase+0xdc>)
 8002566:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800256a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800256c:	7bfb      	ldrb	r3, [r7, #15]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	601a      	str	r2, [r3, #0]
          break;
 8002578:	e00a      	b.n	8002590 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	3301      	adds	r3, #1
 800257e:	60bb      	str	r3, [r7, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	4413      	add	r3, r2
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	429a      	cmp	r2, r3
 800258e:	d3da      	bcc.n	8002546 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002590:	f000 f904 	bl	800279c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <HAL_FLASHEx_Erase+0xd8>)
 8002596:	2200      	movs	r2, #0
 8002598:	761a      	strb	r2, [r3, #24]

  return status;
 800259a:	7bfb      	ldrb	r3, [r7, #15]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000014 	.word	0x20000014
 80025a8:	40023c00 	.word	0x40023c00

080025ac <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	220f      	movs	r2, #15
 80025b8:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 80025ba:	f000 f8b3 	bl	8002724 <FLASH_OB_GetWRP>
 80025be:	4603      	mov	r3, r0
 80025c0:	461a      	mov	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 80025c6:	f000 f8b9 	bl	800273c <FLASH_OB_GetRDP>
 80025ca:	4603      	mov	r3, r0
 80025cc:	461a      	mov	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 80025d2:	f000 f897 	bl	8002704 <FLASH_OB_GetUser>
 80025d6:	4603      	mov	r3, r0
 80025d8:	461a      	mov	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 80025de:	f000 f8cd 	bl	800277c <FLASH_OB_GetBOR>
 80025e2:	4603      	mov	r3, r0
 80025e4:	461a      	mov	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	615a      	str	r2, [r3, #20]
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002600:	4b18      	ldr	r3, [pc, #96]	@ (8002664 <FLASH_MassErase+0x70>)
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	4a17      	ldr	r2, [pc, #92]	@ (8002664 <FLASH_MassErase+0x70>)
 8002606:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800260a:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	2b03      	cmp	r3, #3
 8002610:	d108      	bne.n	8002624 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8002612:	4b14      	ldr	r3, [pc, #80]	@ (8002664 <FLASH_MassErase+0x70>)
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	4a13      	ldr	r2, [pc, #76]	@ (8002664 <FLASH_MassErase+0x70>)
 8002618:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800261c:	f043 0304 	orr.w	r3, r3, #4
 8002620:	6113      	str	r3, [r2, #16]
 8002622:	e00f      	b.n	8002644 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d106      	bne.n	8002638 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 800262a:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <FLASH_MassErase+0x70>)
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	4a0d      	ldr	r2, [pc, #52]	@ (8002664 <FLASH_MassErase+0x70>)
 8002630:	f043 0304 	orr.w	r3, r3, #4
 8002634:	6113      	str	r3, [r2, #16]
 8002636:	e005      	b.n	8002644 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8002638:	4b0a      	ldr	r3, [pc, #40]	@ (8002664 <FLASH_MassErase+0x70>)
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	4a09      	ldr	r2, [pc, #36]	@ (8002664 <FLASH_MassErase+0x70>)
 800263e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002642:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002644:	4b07      	ldr	r3, [pc, #28]	@ (8002664 <FLASH_MassErase+0x70>)
 8002646:	691a      	ldr	r2, [r3, #16]
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	021b      	lsls	r3, r3, #8
 800264c:	4313      	orrs	r3, r2
 800264e:	4a05      	ldr	r2, [pc, #20]	@ (8002664 <FLASH_MassErase+0x70>)
 8002650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002654:	6113      	str	r3, [r2, #16]
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	40023c00 	.word	0x40023c00

08002668 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002678:	78fb      	ldrb	r3, [r7, #3]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d102      	bne.n	8002684 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	e010      	b.n	80026a6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002684:	78fb      	ldrb	r3, [r7, #3]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d103      	bne.n	8002692 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800268a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	e009      	b.n	80026a6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002692:	78fb      	ldrb	r3, [r7, #3]
 8002694:	2b02      	cmp	r3, #2
 8002696:	d103      	bne.n	80026a0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002698:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	e002      	b.n	80026a6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80026a0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026a4:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2b0b      	cmp	r3, #11
 80026aa:	d902      	bls.n	80026b2 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3304      	adds	r3, #4
 80026b0:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80026b2:	4b13      	ldr	r3, [pc, #76]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	4a12      	ldr	r2, [pc, #72]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80026be:	4b10      	ldr	r3, [pc, #64]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026c0:	691a      	ldr	r2, [r3, #16]
 80026c2:	490f      	ldr	r1, [pc, #60]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80026ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026d0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80026d4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80026d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026d8:	691a      	ldr	r2, [r3, #16]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	4313      	orrs	r3, r2
 80026e0:	4a07      	ldr	r2, [pc, #28]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026e2:	f043 0302 	orr.w	r3, r3, #2
 80026e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80026e8:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	4a04      	ldr	r2, [pc, #16]	@ (8002700 <FLASH_Erase_Sector+0x98>)
 80026ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f2:	6113      	str	r3, [r2, #16]
}
 80026f4:	bf00      	nop
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	40023c00 	.word	0x40023c00

08002704 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8002708:	4b05      	ldr	r3, [pc, #20]	@ (8002720 <FLASH_OB_GetUser+0x1c>)
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	f023 031f 	bic.w	r3, r3, #31
 8002712:	b2db      	uxtb	r3, r3
}
 8002714:	4618      	mov	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40023c00 	.word	0x40023c00

08002724 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8002728:	4b03      	ldr	r3, [pc, #12]	@ (8002738 <FLASH_OB_GetWRP+0x14>)
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	b29b      	uxth	r3, r3
}
 800272e:	4618      	mov	r0, r3
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	40023c16 	.word	0x40023c16

0800273c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8002742:	23aa      	movs	r3, #170	@ 0xaa
 8002744:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 8002746:	4b0c      	ldr	r3, [pc, #48]	@ (8002778 <FLASH_OB_GetRDP+0x3c>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2bcc      	cmp	r3, #204	@ 0xcc
 800274e:	d102      	bne.n	8002756 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8002750:	23cc      	movs	r3, #204	@ 0xcc
 8002752:	71fb      	strb	r3, [r7, #7]
 8002754:	e009      	b.n	800276a <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 8002756:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <FLASH_OB_GetRDP+0x3c>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2baa      	cmp	r3, #170	@ 0xaa
 800275e:	d102      	bne.n	8002766 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8002760:	23aa      	movs	r3, #170	@ 0xaa
 8002762:	71fb      	strb	r3, [r7, #7]
 8002764:	e001      	b.n	800276a <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 8002766:	2355      	movs	r3, #85	@ 0x55
 8002768:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800276a:	79fb      	ldrb	r3, [r7, #7]
}
 800276c:	4618      	mov	r0, r3
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	40023c15 	.word	0x40023c15

0800277c <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002780:	4b05      	ldr	r3, [pc, #20]	@ (8002798 <FLASH_OB_GetBOR+0x1c>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	b2db      	uxtb	r3, r3
 8002786:	f003 030c 	and.w	r3, r3, #12
 800278a:	b2db      	uxtb	r3, r3
}
 800278c:	4618      	mov	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40023c14 	.word	0x40023c14

0800279c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80027a0:	4b20      	ldr	r3, [pc, #128]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d017      	beq.n	80027dc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80027ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027b2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80027b6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80027b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a19      	ldr	r2, [pc, #100]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027be:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027c2:	6013      	str	r3, [r2, #0]
 80027c4:	4b17      	ldr	r3, [pc, #92]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a16      	ldr	r2, [pc, #88]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80027ce:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027d0:	4b14      	ldr	r3, [pc, #80]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a13      	ldr	r2, [pc, #76]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027da:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80027dc:	4b11      	ldr	r3, [pc, #68]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d017      	beq.n	8002818 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80027e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80027f2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80027f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002824 <FLASH_FlushCaches+0x88>)
 80027fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	4b08      	ldr	r3, [pc, #32]	@ (8002824 <FLASH_FlushCaches+0x88>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a07      	ldr	r2, [pc, #28]	@ (8002824 <FLASH_FlushCaches+0x88>)
 8002806:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800280a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800280c:	4b05      	ldr	r3, [pc, #20]	@ (8002824 <FLASH_FlushCaches+0x88>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a04      	ldr	r2, [pc, #16]	@ (8002824 <FLASH_FlushCaches+0x88>)
 8002812:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002816:	6013      	str	r3, [r2, #0]
  }
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40023c00 	.word	0x40023c00

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	b480      	push	{r7}
 800282a:	b089      	sub	sp, #36	@ 0x24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800283a:	2300      	movs	r3, #0
 800283c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
 8002842:	e177      	b.n	8002b34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002844:	2201      	movs	r2, #1
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	4013      	ands	r3, r2
 8002856:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	429a      	cmp	r2, r3
 800285e:	f040 8166 	bne.w	8002b2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	2b01      	cmp	r3, #1
 800286c:	d005      	beq.n	800287a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002876:	2b02      	cmp	r3, #2
 8002878:	d130      	bne.n	80028dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	2203      	movs	r2, #3
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43db      	mvns	r3, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4013      	ands	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028b0:	2201      	movs	r2, #1
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4013      	ands	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	091b      	lsrs	r3, r3, #4
 80028c6:	f003 0201 	and.w	r2, r3, #1
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 0303 	and.w	r3, r3, #3
 80028e4:	2b03      	cmp	r3, #3
 80028e6:	d017      	beq.n	8002918 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	2203      	movs	r2, #3
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d123      	bne.n	800296c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	08da      	lsrs	r2, r3, #3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3208      	adds	r2, #8
 800292c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002930:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	220f      	movs	r2, #15
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4013      	ands	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	691a      	ldr	r2, [r3, #16]
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	08da      	lsrs	r2, r3, #3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3208      	adds	r2, #8
 8002966:	69b9      	ldr	r1, [r7, #24]
 8002968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	2203      	movs	r2, #3
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0203 	and.w	r2, r3, #3
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4313      	orrs	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	f000 80c0 	beq.w	8002b2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	4b66      	ldr	r3, [pc, #408]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b6:	4a65      	ldr	r2, [pc, #404]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029be:	4b63      	ldr	r3, [pc, #396]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ca:	4a61      	ldr	r2, [pc, #388]	@ (8002b50 <HAL_GPIO_Init+0x328>)
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	089b      	lsrs	r3, r3, #2
 80029d0:	3302      	adds	r3, #2
 80029d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	220f      	movs	r2, #15
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a58      	ldr	r2, [pc, #352]	@ (8002b54 <HAL_GPIO_Init+0x32c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d037      	beq.n	8002a66 <HAL_GPIO_Init+0x23e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a57      	ldr	r2, [pc, #348]	@ (8002b58 <HAL_GPIO_Init+0x330>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d031      	beq.n	8002a62 <HAL_GPIO_Init+0x23a>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a56      	ldr	r2, [pc, #344]	@ (8002b5c <HAL_GPIO_Init+0x334>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d02b      	beq.n	8002a5e <HAL_GPIO_Init+0x236>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a55      	ldr	r2, [pc, #340]	@ (8002b60 <HAL_GPIO_Init+0x338>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d025      	beq.n	8002a5a <HAL_GPIO_Init+0x232>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a54      	ldr	r2, [pc, #336]	@ (8002b64 <HAL_GPIO_Init+0x33c>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d01f      	beq.n	8002a56 <HAL_GPIO_Init+0x22e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a53      	ldr	r2, [pc, #332]	@ (8002b68 <HAL_GPIO_Init+0x340>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d019      	beq.n	8002a52 <HAL_GPIO_Init+0x22a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a52      	ldr	r2, [pc, #328]	@ (8002b6c <HAL_GPIO_Init+0x344>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d013      	beq.n	8002a4e <HAL_GPIO_Init+0x226>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a51      	ldr	r2, [pc, #324]	@ (8002b70 <HAL_GPIO_Init+0x348>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d00d      	beq.n	8002a4a <HAL_GPIO_Init+0x222>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a50      	ldr	r2, [pc, #320]	@ (8002b74 <HAL_GPIO_Init+0x34c>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d007      	beq.n	8002a46 <HAL_GPIO_Init+0x21e>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4f      	ldr	r2, [pc, #316]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <HAL_GPIO_Init+0x21a>
 8002a3e:	2309      	movs	r3, #9
 8002a40:	e012      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a42:	230a      	movs	r3, #10
 8002a44:	e010      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a46:	2308      	movs	r3, #8
 8002a48:	e00e      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a4a:	2307      	movs	r3, #7
 8002a4c:	e00c      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a4e:	2306      	movs	r3, #6
 8002a50:	e00a      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a52:	2305      	movs	r3, #5
 8002a54:	e008      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a56:	2304      	movs	r3, #4
 8002a58:	e006      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e004      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e002      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a66:	2300      	movs	r3, #0
 8002a68:	69fa      	ldr	r2, [r7, #28]
 8002a6a:	f002 0203 	and.w	r2, r2, #3
 8002a6e:	0092      	lsls	r2, r2, #2
 8002a70:	4093      	lsls	r3, r2
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a78:	4935      	ldr	r1, [pc, #212]	@ (8002b50 <HAL_GPIO_Init+0x328>)
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	089b      	lsrs	r3, r3, #2
 8002a7e:	3302      	adds	r3, #2
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a86:	4b3d      	ldr	r3, [pc, #244]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	43db      	mvns	r3, r3
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4013      	ands	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aaa:	4a34      	ldr	r2, [pc, #208]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ab0:	4b32      	ldr	r3, [pc, #200]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ad4:	4a29      	ldr	r2, [pc, #164]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ada:	4b28      	ldr	r3, [pc, #160]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002afe:	4a1f      	ldr	r2, [pc, #124]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b04:	4b1d      	ldr	r3, [pc, #116]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	4013      	ands	r3, r2
 8002b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d003      	beq.n	8002b28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b28:	4a14      	ldr	r2, [pc, #80]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	3301      	adds	r3, #1
 8002b32:	61fb      	str	r3, [r7, #28]
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	2b0f      	cmp	r3, #15
 8002b38:	f67f ae84 	bls.w	8002844 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b3c:	bf00      	nop
 8002b3e:	bf00      	nop
 8002b40:	3724      	adds	r7, #36	@ 0x24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40013800 	.word	0x40013800
 8002b54:	40020000 	.word	0x40020000
 8002b58:	40020400 	.word	0x40020400
 8002b5c:	40020800 	.word	0x40020800
 8002b60:	40020c00 	.word	0x40020c00
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40021400 	.word	0x40021400
 8002b6c:	40021800 	.word	0x40021800
 8002b70:	40021c00 	.word	0x40021c00
 8002b74:	40022000 	.word	0x40022000
 8002b78:	40022400 	.word	0x40022400
 8002b7c:	40013c00 	.word	0x40013c00

08002b80 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002b86:	2300      	movs	r3, #0
 8002b88:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	603b      	str	r3, [r7, #0]
 8002b8e:	4b20      	ldr	r3, [pc, #128]	@ (8002c10 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	4a1f      	ldr	r2, [pc, #124]	@ (8002c10 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c10 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba2:	603b      	str	r3, [r7, #0]
 8002ba4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c14 <HAL_PWREx_EnableOverDrive+0x94>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bac:	f7fe fae4 	bl	8001178 <HAL_GetTick>
 8002bb0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002bb2:	e009      	b.n	8002bc8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002bb4:	f7fe fae0 	bl	8001178 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bc2:	d901      	bls.n	8002bc8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e01f      	b.n	8002c08 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002bc8:	4b13      	ldr	r3, [pc, #76]	@ (8002c18 <HAL_PWREx_EnableOverDrive+0x98>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bd4:	d1ee      	bne.n	8002bb4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002bd6:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bdc:	f7fe facc 	bl	8001178 <HAL_GetTick>
 8002be0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002be2:	e009      	b.n	8002bf8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002be4:	f7fe fac8 	bl	8001178 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bf2:	d901      	bls.n	8002bf8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	e007      	b.n	8002c08 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002bf8:	4b07      	ldr	r3, [pc, #28]	@ (8002c18 <HAL_PWREx_EnableOverDrive+0x98>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c04:	d1ee      	bne.n	8002be4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40023800 	.word	0x40023800
 8002c14:	420e0040 	.word	0x420e0040
 8002c18:	40007000 	.word	0x40007000
 8002c1c:	420e0044 	.word	0x420e0044

08002c20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e267      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d075      	beq.n	8002d2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c3e:	4b88      	ldr	r3, [pc, #544]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d00c      	beq.n	8002c64 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c4a:	4b85      	ldr	r3, [pc, #532]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c52:	2b08      	cmp	r3, #8
 8002c54:	d112      	bne.n	8002c7c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c56:	4b82      	ldr	r3, [pc, #520]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c62:	d10b      	bne.n	8002c7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c64:	4b7e      	ldr	r3, [pc, #504]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d05b      	beq.n	8002d28 <HAL_RCC_OscConfig+0x108>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d157      	bne.n	8002d28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e242      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c84:	d106      	bne.n	8002c94 <HAL_RCC_OscConfig+0x74>
 8002c86:	4b76      	ldr	r3, [pc, #472]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a75      	ldr	r2, [pc, #468]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	e01d      	b.n	8002cd0 <HAL_RCC_OscConfig+0xb0>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c9c:	d10c      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x98>
 8002c9e:	4b70      	ldr	r3, [pc, #448]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a6f      	ldr	r2, [pc, #444]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002ca4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ca8:	6013      	str	r3, [r2, #0]
 8002caa:	4b6d      	ldr	r3, [pc, #436]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a6c      	ldr	r2, [pc, #432]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	e00b      	b.n	8002cd0 <HAL_RCC_OscConfig+0xb0>
 8002cb8:	4b69      	ldr	r3, [pc, #420]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a68      	ldr	r2, [pc, #416]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cc2:	6013      	str	r3, [r2, #0]
 8002cc4:	4b66      	ldr	r3, [pc, #408]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a65      	ldr	r2, [pc, #404]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002cca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d013      	beq.n	8002d00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd8:	f7fe fa4e 	bl	8001178 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ce0:	f7fe fa4a 	bl	8001178 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b64      	cmp	r3, #100	@ 0x64
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e207      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf2:	4b5b      	ldr	r3, [pc, #364]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0xc0>
 8002cfe:	e014      	b.n	8002d2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d00:	f7fe fa3a 	bl	8001178 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d08:	f7fe fa36 	bl	8001178 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b64      	cmp	r3, #100	@ 0x64
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e1f3      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1a:	4b51      	ldr	r3, [pc, #324]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1f0      	bne.n	8002d08 <HAL_RCC_OscConfig+0xe8>
 8002d26:	e000      	b.n	8002d2a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d063      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d36:	4b4a      	ldr	r3, [pc, #296]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 030c 	and.w	r3, r3, #12
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00b      	beq.n	8002d5a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d42:	4b47      	ldr	r3, [pc, #284]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d11c      	bne.n	8002d88 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d4e:	4b44      	ldr	r3, [pc, #272]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d116      	bne.n	8002d88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d5a:	4b41      	ldr	r3, [pc, #260]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <HAL_RCC_OscConfig+0x152>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d001      	beq.n	8002d72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e1c7      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d72:	4b3b      	ldr	r3, [pc, #236]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	4937      	ldr	r1, [pc, #220]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d86:	e03a      	b.n	8002dfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d020      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d90:	4b34      	ldr	r3, [pc, #208]	@ (8002e64 <HAL_RCC_OscConfig+0x244>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d96:	f7fe f9ef 	bl	8001178 <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d9e:	f7fe f9eb 	bl	8001178 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e1a8      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db0:	4b2b      	ldr	r3, [pc, #172]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0f0      	beq.n	8002d9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dbc:	4b28      	ldr	r3, [pc, #160]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	4925      	ldr	r1, [pc, #148]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	600b      	str	r3, [r1, #0]
 8002dd0:	e015      	b.n	8002dfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dd2:	4b24      	ldr	r3, [pc, #144]	@ (8002e64 <HAL_RCC_OscConfig+0x244>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd8:	f7fe f9ce 	bl	8001178 <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de0:	f7fe f9ca 	bl	8001178 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e187      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002df2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1f0      	bne.n	8002de0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0308 	and.w	r3, r3, #8
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d036      	beq.n	8002e78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d016      	beq.n	8002e40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e12:	4b15      	ldr	r3, [pc, #84]	@ (8002e68 <HAL_RCC_OscConfig+0x248>)
 8002e14:	2201      	movs	r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e18:	f7fe f9ae 	bl	8001178 <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e20:	f7fe f9aa 	bl	8001178 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e167      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e32:	4b0b      	ldr	r3, [pc, #44]	@ (8002e60 <HAL_RCC_OscConfig+0x240>)
 8002e34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d0f0      	beq.n	8002e20 <HAL_RCC_OscConfig+0x200>
 8002e3e:	e01b      	b.n	8002e78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e40:	4b09      	ldr	r3, [pc, #36]	@ (8002e68 <HAL_RCC_OscConfig+0x248>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e46:	f7fe f997 	bl	8001178 <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e4c:	e00e      	b.n	8002e6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4e:	f7fe f993 	bl	8001178 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d907      	bls.n	8002e6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e150      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
 8002e60:	40023800 	.word	0x40023800
 8002e64:	42470000 	.word	0x42470000
 8002e68:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e6c:	4b88      	ldr	r3, [pc, #544]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002e6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1ea      	bne.n	8002e4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 8097 	beq.w	8002fb4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e86:	2300      	movs	r3, #0
 8002e88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e8a:	4b81      	ldr	r3, [pc, #516]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10f      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	4b7d      	ldr	r3, [pc, #500]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9e:	4a7c      	ldr	r2, [pc, #496]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002ea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ea6:	4b7a      	ldr	r3, [pc, #488]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eae:	60bb      	str	r3, [r7, #8]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb6:	4b77      	ldr	r3, [pc, #476]	@ (8003094 <HAL_RCC_OscConfig+0x474>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d118      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ec2:	4b74      	ldr	r3, [pc, #464]	@ (8003094 <HAL_RCC_OscConfig+0x474>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a73      	ldr	r2, [pc, #460]	@ (8003094 <HAL_RCC_OscConfig+0x474>)
 8002ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ecc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ece:	f7fe f953 	bl	8001178 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed6:	f7fe f94f 	bl	8001178 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e10c      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee8:	4b6a      	ldr	r3, [pc, #424]	@ (8003094 <HAL_RCC_OscConfig+0x474>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0f0      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d106      	bne.n	8002f0a <HAL_RCC_OscConfig+0x2ea>
 8002efc:	4b64      	ldr	r3, [pc, #400]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002efe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f00:	4a63      	ldr	r2, [pc, #396]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f02:	f043 0301 	orr.w	r3, r3, #1
 8002f06:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f08:	e01c      	b.n	8002f44 <HAL_RCC_OscConfig+0x324>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2b05      	cmp	r3, #5
 8002f10:	d10c      	bne.n	8002f2c <HAL_RCC_OscConfig+0x30c>
 8002f12:	4b5f      	ldr	r3, [pc, #380]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f16:	4a5e      	ldr	r2, [pc, #376]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f18:	f043 0304 	orr.w	r3, r3, #4
 8002f1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f1e:	4b5c      	ldr	r3, [pc, #368]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f22:	4a5b      	ldr	r2, [pc, #364]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f24:	f043 0301 	orr.w	r3, r3, #1
 8002f28:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f2a:	e00b      	b.n	8002f44 <HAL_RCC_OscConfig+0x324>
 8002f2c:	4b58      	ldr	r3, [pc, #352]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f30:	4a57      	ldr	r2, [pc, #348]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f32:	f023 0301 	bic.w	r3, r3, #1
 8002f36:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f38:	4b55      	ldr	r3, [pc, #340]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f3c:	4a54      	ldr	r2, [pc, #336]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f3e:	f023 0304 	bic.w	r3, r3, #4
 8002f42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d015      	beq.n	8002f78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f4c:	f7fe f914 	bl	8001178 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f52:	e00a      	b.n	8002f6a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f54:	f7fe f910 	bl	8001178 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e0cb      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6a:	4b49      	ldr	r3, [pc, #292]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0ee      	beq.n	8002f54 <HAL_RCC_OscConfig+0x334>
 8002f76:	e014      	b.n	8002fa2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f78:	f7fe f8fe 	bl	8001178 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f7e:	e00a      	b.n	8002f96 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f80:	f7fe f8fa 	bl	8001178 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e0b5      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f96:	4b3e      	ldr	r3, [pc, #248]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1ee      	bne.n	8002f80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fa2:	7dfb      	ldrb	r3, [r7, #23]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d105      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fa8:	4b39      	ldr	r3, [pc, #228]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fac:	4a38      	ldr	r2, [pc, #224]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002fae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fb2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 80a1 	beq.w	8003100 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fbe:	4b34      	ldr	r3, [pc, #208]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d05c      	beq.n	8003084 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d141      	bne.n	8003056 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fd2:	4b31      	ldr	r3, [pc, #196]	@ (8003098 <HAL_RCC_OscConfig+0x478>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd8:	f7fe f8ce 	bl	8001178 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe0:	f7fe f8ca 	bl	8001178 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e087      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff2:	4b27      	ldr	r3, [pc, #156]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1f0      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69da      	ldr	r2, [r3, #28]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300c:	019b      	lsls	r3, r3, #6
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003014:	085b      	lsrs	r3, r3, #1
 8003016:	3b01      	subs	r3, #1
 8003018:	041b      	lsls	r3, r3, #16
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003020:	061b      	lsls	r3, r3, #24
 8003022:	491b      	ldr	r1, [pc, #108]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003028:	4b1b      	ldr	r3, [pc, #108]	@ (8003098 <HAL_RCC_OscConfig+0x478>)
 800302a:	2201      	movs	r2, #1
 800302c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302e:	f7fe f8a3 	bl	8001178 <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003036:	f7fe f89f 	bl	8001178 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e05c      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003048:	4b11      	ldr	r3, [pc, #68]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d0f0      	beq.n	8003036 <HAL_RCC_OscConfig+0x416>
 8003054:	e054      	b.n	8003100 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003056:	4b10      	ldr	r3, [pc, #64]	@ (8003098 <HAL_RCC_OscConfig+0x478>)
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305c:	f7fe f88c 	bl	8001178 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003064:	f7fe f888 	bl	8001178 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e045      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003076:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <HAL_RCC_OscConfig+0x470>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x444>
 8003082:	e03d      	b.n	8003100 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d107      	bne.n	800309c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e038      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
 8003090:	40023800 	.word	0x40023800
 8003094:	40007000 	.word	0x40007000
 8003098:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800309c:	4b1b      	ldr	r3, [pc, #108]	@ (800310c <HAL_RCC_OscConfig+0x4ec>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d028      	beq.n	80030fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d121      	bne.n	80030fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d11a      	bne.n	80030fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030cc:	4013      	ands	r3, r2
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d111      	bne.n	80030fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e2:	085b      	lsrs	r3, r3, #1
 80030e4:	3b01      	subs	r3, #1
 80030e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d107      	bne.n	80030fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d001      	beq.n	8003100 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3718      	adds	r7, #24
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40023800 	.word	0x40023800

08003110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0cc      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003124:	4b68      	ldr	r3, [pc, #416]	@ (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 030f 	and.w	r3, r3, #15
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	429a      	cmp	r2, r3
 8003130:	d90c      	bls.n	800314c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003132:	4b65      	ldr	r3, [pc, #404]	@ (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313a:	4b63      	ldr	r3, [pc, #396]	@ (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d001      	beq.n	800314c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e0b8      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d020      	beq.n	800319a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d005      	beq.n	8003170 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003164:	4b59      	ldr	r3, [pc, #356]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	4a58      	ldr	r2, [pc, #352]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800316a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800316e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d005      	beq.n	8003188 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800317c:	4b53      	ldr	r3, [pc, #332]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	4a52      	ldr	r2, [pc, #328]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003182:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003186:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003188:	4b50      	ldr	r3, [pc, #320]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	494d      	ldr	r1, [pc, #308]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	4313      	orrs	r3, r2
 8003198:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d044      	beq.n	8003230 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d107      	bne.n	80031be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ae:	4b47      	ldr	r3, [pc, #284]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d119      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e07f      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d003      	beq.n	80031ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d107      	bne.n	80031de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ce:	4b3f      	ldr	r3, [pc, #252]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d109      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e06f      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031de:	4b3b      	ldr	r3, [pc, #236]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e067      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ee:	4b37      	ldr	r3, [pc, #220]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f023 0203 	bic.w	r2, r3, #3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	4934      	ldr	r1, [pc, #208]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003200:	f7fd ffba 	bl	8001178 <HAL_GetTick>
 8003204:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003206:	e00a      	b.n	800321e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003208:	f7fd ffb6 	bl	8001178 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003216:	4293      	cmp	r3, r2
 8003218:	d901      	bls.n	800321e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e04f      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321e:	4b2b      	ldr	r3, [pc, #172]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 020c 	and.w	r2, r3, #12
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	429a      	cmp	r2, r3
 800322e:	d1eb      	bne.n	8003208 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003230:	4b25      	ldr	r3, [pc, #148]	@ (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 030f 	and.w	r3, r3, #15
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	429a      	cmp	r2, r3
 800323c:	d20c      	bcs.n	8003258 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800323e:	4b22      	ldr	r3, [pc, #136]	@ (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	b2d2      	uxtb	r2, r2
 8003244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003246:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d001      	beq.n	8003258 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e032      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b00      	cmp	r3, #0
 8003262:	d008      	beq.n	8003276 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003264:	4b19      	ldr	r3, [pc, #100]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	4916      	ldr	r1, [pc, #88]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003272:	4313      	orrs	r3, r2
 8003274:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b00      	cmp	r3, #0
 8003280:	d009      	beq.n	8003296 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003282:	4b12      	ldr	r3, [pc, #72]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	00db      	lsls	r3, r3, #3
 8003290:	490e      	ldr	r1, [pc, #56]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003292:	4313      	orrs	r3, r2
 8003294:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003296:	f000 f821 	bl	80032dc <HAL_RCC_GetSysClockFreq>
 800329a:	4602      	mov	r2, r0
 800329c:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	091b      	lsrs	r3, r3, #4
 80032a2:	f003 030f 	and.w	r3, r3, #15
 80032a6:	490a      	ldr	r1, [pc, #40]	@ (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 80032a8:	5ccb      	ldrb	r3, [r1, r3]
 80032aa:	fa22 f303 	lsr.w	r3, r2, r3
 80032ae:	4a09      	ldr	r2, [pc, #36]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80032b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032b2:	4b09      	ldr	r3, [pc, #36]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7fd ff1a 	bl	80010f0 <HAL_InitTick>

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40023c00 	.word	0x40023c00
 80032cc:	40023800 	.word	0x40023800
 80032d0:	080036c8 	.word	0x080036c8
 80032d4:	20000008 	.word	0x20000008
 80032d8:	2000000c 	.word	0x2000000c

080032dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032e0:	b090      	sub	sp, #64	@ 0x40
 80032e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80032e8:	2300      	movs	r3, #0
 80032ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032f4:	4b59      	ldr	r3, [pc, #356]	@ (800345c <HAL_RCC_GetSysClockFreq+0x180>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f003 030c 	and.w	r3, r3, #12
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d00d      	beq.n	800331c <HAL_RCC_GetSysClockFreq+0x40>
 8003300:	2b08      	cmp	r3, #8
 8003302:	f200 80a1 	bhi.w	8003448 <HAL_RCC_GetSysClockFreq+0x16c>
 8003306:	2b00      	cmp	r3, #0
 8003308:	d002      	beq.n	8003310 <HAL_RCC_GetSysClockFreq+0x34>
 800330a:	2b04      	cmp	r3, #4
 800330c:	d003      	beq.n	8003316 <HAL_RCC_GetSysClockFreq+0x3a>
 800330e:	e09b      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003310:	4b53      	ldr	r3, [pc, #332]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x184>)
 8003312:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003314:	e09b      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003316:	4b53      	ldr	r3, [pc, #332]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x188>)
 8003318:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800331a:	e098      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800331c:	4b4f      	ldr	r3, [pc, #316]	@ (800345c <HAL_RCC_GetSysClockFreq+0x180>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003324:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003326:	4b4d      	ldr	r3, [pc, #308]	@ (800345c <HAL_RCC_GetSysClockFreq+0x180>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d028      	beq.n	8003384 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003332:	4b4a      	ldr	r3, [pc, #296]	@ (800345c <HAL_RCC_GetSysClockFreq+0x180>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	099b      	lsrs	r3, r3, #6
 8003338:	2200      	movs	r2, #0
 800333a:	623b      	str	r3, [r7, #32]
 800333c:	627a      	str	r2, [r7, #36]	@ 0x24
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003344:	2100      	movs	r1, #0
 8003346:	4b47      	ldr	r3, [pc, #284]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x188>)
 8003348:	fb03 f201 	mul.w	r2, r3, r1
 800334c:	2300      	movs	r3, #0
 800334e:	fb00 f303 	mul.w	r3, r0, r3
 8003352:	4413      	add	r3, r2
 8003354:	4a43      	ldr	r2, [pc, #268]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x188>)
 8003356:	fba0 1202 	umull	r1, r2, r0, r2
 800335a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800335c:	460a      	mov	r2, r1
 800335e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003360:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003362:	4413      	add	r3, r2
 8003364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003368:	2200      	movs	r2, #0
 800336a:	61bb      	str	r3, [r7, #24]
 800336c:	61fa      	str	r2, [r7, #28]
 800336e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003372:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003376:	f7fc ff39 	bl	80001ec <__aeabi_uldivmod>
 800337a:	4602      	mov	r2, r0
 800337c:	460b      	mov	r3, r1
 800337e:	4613      	mov	r3, r2
 8003380:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003382:	e053      	b.n	800342c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003384:	4b35      	ldr	r3, [pc, #212]	@ (800345c <HAL_RCC_GetSysClockFreq+0x180>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	099b      	lsrs	r3, r3, #6
 800338a:	2200      	movs	r2, #0
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	617a      	str	r2, [r7, #20]
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003396:	f04f 0b00 	mov.w	fp, #0
 800339a:	4652      	mov	r2, sl
 800339c:	465b      	mov	r3, fp
 800339e:	f04f 0000 	mov.w	r0, #0
 80033a2:	f04f 0100 	mov.w	r1, #0
 80033a6:	0159      	lsls	r1, r3, #5
 80033a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033ac:	0150      	lsls	r0, r2, #5
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	ebb2 080a 	subs.w	r8, r2, sl
 80033b6:	eb63 090b 	sbc.w	r9, r3, fp
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80033c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80033ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80033ce:	ebb2 0408 	subs.w	r4, r2, r8
 80033d2:	eb63 0509 	sbc.w	r5, r3, r9
 80033d6:	f04f 0200 	mov.w	r2, #0
 80033da:	f04f 0300 	mov.w	r3, #0
 80033de:	00eb      	lsls	r3, r5, #3
 80033e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033e4:	00e2      	lsls	r2, r4, #3
 80033e6:	4614      	mov	r4, r2
 80033e8:	461d      	mov	r5, r3
 80033ea:	eb14 030a 	adds.w	r3, r4, sl
 80033ee:	603b      	str	r3, [r7, #0]
 80033f0:	eb45 030b 	adc.w	r3, r5, fp
 80033f4:	607b      	str	r3, [r7, #4]
 80033f6:	f04f 0200 	mov.w	r2, #0
 80033fa:	f04f 0300 	mov.w	r3, #0
 80033fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003402:	4629      	mov	r1, r5
 8003404:	028b      	lsls	r3, r1, #10
 8003406:	4621      	mov	r1, r4
 8003408:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800340c:	4621      	mov	r1, r4
 800340e:	028a      	lsls	r2, r1, #10
 8003410:	4610      	mov	r0, r2
 8003412:	4619      	mov	r1, r3
 8003414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003416:	2200      	movs	r2, #0
 8003418:	60bb      	str	r3, [r7, #8]
 800341a:	60fa      	str	r2, [r7, #12]
 800341c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003420:	f7fc fee4 	bl	80001ec <__aeabi_uldivmod>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	4613      	mov	r3, r2
 800342a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800342c:	4b0b      	ldr	r3, [pc, #44]	@ (800345c <HAL_RCC_GetSysClockFreq+0x180>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	0c1b      	lsrs	r3, r3, #16
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	3301      	adds	r3, #1
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800343c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800343e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003440:	fbb2 f3f3 	udiv	r3, r2, r3
 8003444:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003446:	e002      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003448:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x184>)
 800344a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800344c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800344e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003450:	4618      	mov	r0, r3
 8003452:	3740      	adds	r7, #64	@ 0x40
 8003454:	46bd      	mov	sp, r7
 8003456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800345a:	bf00      	nop
 800345c:	40023800 	.word	0x40023800
 8003460:	00f42400 	.word	0x00f42400
 8003464:	016e3600 	.word	0x016e3600

08003468 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800346e:	f7fd fe83 	bl	8001178 <HAL_GetTick>
 8003472:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003474:	4b72      	ldr	r3, [pc, #456]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a71      	ldr	r2, [pc, #452]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 800347a:	f043 0301 	orr.w	r3, r3, #1
 800347e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003480:	e008      	b.n	8003494 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003482:	f7fd fe79 	bl	8001178 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e0d0      	b.n	8003636 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003494:	4b6a      	ldr	r3, [pc, #424]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d0f0      	beq.n	8003482 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80034a0:	4b67      	ldr	r3, [pc, #412]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a66      	ldr	r2, [pc, #408]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80034a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034aa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80034ac:	f7fd fe64 	bl	8001178 <HAL_GetTick>
 80034b0:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80034b2:	4b63      	ldr	r3, [pc, #396]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80034b8:	e00a      	b.n	80034d0 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034ba:	f7fd fe5d 	bl	8001178 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e0b2      	b.n	8003636 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80034d0:	4b5b      	ldr	r3, [pc, #364]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 030c 	and.w	r3, r3, #12
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1ee      	bne.n	80034ba <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80034dc:	f7fd fe4c 	bl	8001178 <HAL_GetTick>
 80034e0:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80034e2:	4b57      	ldr	r3, [pc, #348]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a56      	ldr	r2, [pc, #344]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80034e8:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 80034ec:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034f0:	f7fd fe42 	bl	8001178 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b64      	cmp	r3, #100	@ 0x64
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e099      	b.n	8003636 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003502:	4b4f      	ldr	r3, [pc, #316]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1f0      	bne.n	80034f0 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800350e:	f7fd fe33 	bl	8001178 <HAL_GetTick>
 8003512:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003514:	4b4a      	ldr	r3, [pc, #296]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a49      	ldr	r2, [pc, #292]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 800351a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800351e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003520:	e008      	b.n	8003534 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003522:	f7fd fe29 	bl	8001178 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e080      	b.n	8003636 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003534:	4b42      	ldr	r3, [pc, #264]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1f0      	bne.n	8003522 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003540:	f7fd fe1a 	bl	8001178 <HAL_GetTick>
 8003544:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003546:	4b3e      	ldr	r3, [pc, #248]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a3d      	ldr	r2, [pc, #244]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 800354c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003550:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003552:	e008      	b.n	8003566 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003554:	f7fd fe10 	bl	8001178 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e067      	b.n	8003636 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003566:	4b36      	ldr	r3, [pc, #216]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1f0      	bne.n	8003554 <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003572:	f7fd fe01 	bl	8001178 <HAL_GetTick>
 8003576:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8003578:	4b31      	ldr	r3, [pc, #196]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a30      	ldr	r2, [pc, #192]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 800357e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003582:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8003584:	e008      	b.n	8003598 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003586:	f7fd fdf7 	bl	8001178 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e04e      	b.n	8003636 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8003598:	4b29      	ldr	r3, [pc, #164]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1f0      	bne.n	8003586 <HAL_RCC_DeInit+0x11e>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80035a4:	4b26      	ldr	r3, [pc, #152]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035a6:	4a27      	ldr	r2, [pc, #156]	@ (8003644 <HAL_RCC_DeInit+0x1dc>)
 80035a8:	605a      	str	r2, [r3, #4]
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80035aa:	4b25      	ldr	r3, [pc, #148]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035ac:	4a26      	ldr	r2, [pc, #152]	@ (8003648 <HAL_RCC_DeInit+0x1e0>)
 80035ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx */

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
 80035b2:	4b23      	ldr	r3, [pc, #140]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035b4:	4a24      	ldr	r2, [pc, #144]	@ (8003648 <HAL_RCC_DeInit+0x1e0>)
 80035b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80035ba:	4b21      	ldr	r3, [pc, #132]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	4a20      	ldr	r2, [pc, #128]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035c0:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80035c4:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80035c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035d0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 80035d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035dc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 80035de:	4b18      	ldr	r3, [pc, #96]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	4a17      	ldr	r2, [pc, #92]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035e4:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 80035e8:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80035ea:	4b15      	ldr	r3, [pc, #84]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	4a14      	ldr	r2, [pc, #80]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035f4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 80035f6:	4b12      	ldr	r3, [pc, #72]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	4a11      	ldr	r2, [pc, #68]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 80035fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003600:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003602:	4b0f      	ldr	r3, [pc, #60]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003606:	4a0e      	ldr	r2, [pc, #56]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003608:	f023 0301 	bic.w	r3, r3, #1
 800360c:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800360e:	4b0c      	ldr	r3, [pc, #48]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003612:	4a0b      	ldr	r2, [pc, #44]	@ (8003640 <HAL_RCC_DeInit+0x1d8>)
 8003614:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003618:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800361a:	4b0c      	ldr	r3, [pc, #48]	@ (800364c <HAL_RCC_DeInit+0x1e4>)
 800361c:	4a0c      	ldr	r2, [pc, #48]	@ (8003650 <HAL_RCC_DeInit+0x1e8>)
 800361e:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003620:	4b0c      	ldr	r3, [pc, #48]	@ (8003654 <HAL_RCC_DeInit+0x1ec>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f7fd fd63 	bl	80010f0 <HAL_InitTick>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e000      	b.n	8003636 <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 8003634:	2300      	movs	r3, #0
  }
}
 8003636:	4618      	mov	r0, r3
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40023800 	.word	0x40023800
 8003644:	04003010 	.word	0x04003010
 8003648:	24003000 	.word	0x24003000
 800364c:	20000008 	.word	0x20000008
 8003650:	00f42400 	.word	0x00f42400
 8003654:	2000000c 	.word	0x2000000c

08003658 <memset>:
 8003658:	4402      	add	r2, r0
 800365a:	4603      	mov	r3, r0
 800365c:	4293      	cmp	r3, r2
 800365e:	d100      	bne.n	8003662 <memset+0xa>
 8003660:	4770      	bx	lr
 8003662:	f803 1b01 	strb.w	r1, [r3], #1
 8003666:	e7f9      	b.n	800365c <memset+0x4>

08003668 <__libc_init_array>:
 8003668:	b570      	push	{r4, r5, r6, lr}
 800366a:	4d0d      	ldr	r5, [pc, #52]	@ (80036a0 <__libc_init_array+0x38>)
 800366c:	4c0d      	ldr	r4, [pc, #52]	@ (80036a4 <__libc_init_array+0x3c>)
 800366e:	1b64      	subs	r4, r4, r5
 8003670:	10a4      	asrs	r4, r4, #2
 8003672:	2600      	movs	r6, #0
 8003674:	42a6      	cmp	r6, r4
 8003676:	d109      	bne.n	800368c <__libc_init_array+0x24>
 8003678:	4d0b      	ldr	r5, [pc, #44]	@ (80036a8 <__libc_init_array+0x40>)
 800367a:	4c0c      	ldr	r4, [pc, #48]	@ (80036ac <__libc_init_array+0x44>)
 800367c:	f000 f818 	bl	80036b0 <_init>
 8003680:	1b64      	subs	r4, r4, r5
 8003682:	10a4      	asrs	r4, r4, #2
 8003684:	2600      	movs	r6, #0
 8003686:	42a6      	cmp	r6, r4
 8003688:	d105      	bne.n	8003696 <__libc_init_array+0x2e>
 800368a:	bd70      	pop	{r4, r5, r6, pc}
 800368c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003690:	4798      	blx	r3
 8003692:	3601      	adds	r6, #1
 8003694:	e7ee      	b.n	8003674 <__libc_init_array+0xc>
 8003696:	f855 3b04 	ldr.w	r3, [r5], #4
 800369a:	4798      	blx	r3
 800369c:	3601      	adds	r6, #1
 800369e:	e7f2      	b.n	8003686 <__libc_init_array+0x1e>
 80036a0:	080036e0 	.word	0x080036e0
 80036a4:	080036e0 	.word	0x080036e0
 80036a8:	080036e0 	.word	0x080036e0
 80036ac:	080036e4 	.word	0x080036e4

080036b0 <_init>:
 80036b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b2:	bf00      	nop
 80036b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036b6:	bc08      	pop	{r3}
 80036b8:	469e      	mov	lr, r3
 80036ba:	4770      	bx	lr

080036bc <_fini>:
 80036bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036be:	bf00      	nop
 80036c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036c2:	bc08      	pop	{r3}
 80036c4:	469e      	mov	lr, r3
 80036c6:	4770      	bx	lr
