(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-10-26T20:02:01Z")
 (DESIGN "dedo_v01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "dedo_v01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_1k CHECK_MOVEMENT_ISR.interrupt (4.934:4.934:4.934))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CHECK_MOVEMENT_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SPD_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TNS_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RVT_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxInt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM2_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM1_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt RxInt.interrupt (12.105:12.105:12.105))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt \\UART\:RXInternalInterrupt\\.interrupt (7.821:7.821:7.821))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.next \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_0 (7.178:7.178:7.178))
    (INTERCONNECT Net_192.q \\ADC_TS\:IRQ\\.interrupt (6.574:6.574:6.574))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:EOCSts\\.status_0 (7.304:7.304:7.304))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.493:3.493:3.493))
    (INTERCONNECT Net_234.q Tx_1\(0\).pin_input (6.554:6.554:6.554))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (5.626:5.626:5.626))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (5.626:5.626:5.626))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (6.208:6.208:6.208))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (6.208:6.208:6.208))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_9 (5.634:5.634:5.634))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_8 (6.965:6.965:6.965))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_6 (5.634:5.634:5.634))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (12.326:12.326:12.326))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (9.509:9.509:9.509))
    (INTERCONNECT PM2_input\(1\).fb \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (6.632:6.632:6.632))
    (INTERCONNECT Net_339.q PM2_HA_ISR.interrupt (7.780:7.780:7.780))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM2_DirCounter\:isr\\.interrupt (6.669:6.669:6.669))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM1_DirCounter\:isr\\.interrupt (5.485:5.485:5.485))
    (INTERCONNECT ClockBlock.dclk_4 SPD_COMMAND_ISR.interrupt (5.198:5.198:5.198))
    (INTERCONNECT ClockBlock.dclk_4 TNS_COMMAND_ISR.interrupt (5.198:5.198:5.198))
    (INTERCONNECT Net_690.q PM1_HA_ISR.interrupt (7.222:7.222:7.222))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_339.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_690.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_3 RVT_COMMAND_ISR.interrupt (7.127:7.127:7.127))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.047:6.047:6.047))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (6.047:6.047:6.047))
    (INTERCONNECT PM1_input\(1\).fb \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.334:5.334:5.334))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (16.548:16.548:16.548))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (2.685:2.685:2.685))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (2.691:2.691:2.691))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (15.633:15.633:15.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (8.488:8.488:8.488))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (4.727:4.727:4.727))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (9.382:9.382:9.382))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (7.871:7.871:7.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (16.548:16.548:16.548))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (12.167:12.167:12.167))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (16.548:16.548:16.548))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (15.622:15.622:15.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (4.711:4.711:4.711))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (7.871:7.871:7.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (2.685:2.685:2.685))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (8.488:8.488:8.488))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (15.633:15.633:15.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (4.729:4.729:4.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (15.621:15.621:15.621))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (2.691:2.691:2.691))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (8.756:8.756:8.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (15.633:15.633:15.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (7.716:7.716:7.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (16.548:16.548:16.548))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (10.286:10.286:10.286))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (9.382:9.382:9.382))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (4.711:4.711:4.711))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (12.207:12.207:12.207))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (7.716:7.716:7.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (4.727:4.727:4.727))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (4.711:4.711:4.711))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (7.871:7.871:7.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (10.286:10.286:10.286))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (15.621:15.621:15.621))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (12.167:12.167:12.167))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (4.729:4.729:4.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (4.727:4.727:4.727))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (12.167:12.167:12.167))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (15.633:15.633:15.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (12.207:12.207:12.207))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (2.685:2.685:2.685))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (7.716:7.716:7.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (8.756:8.756:8.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (2.691:2.691:2.691))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (12.167:12.167:12.167))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (15.621:15.621:15.621))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (8.756:8.756:8.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (10.286:10.286:10.286))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (8.756:8.756:8.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (10.286:10.286:10.286))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (8.768:8.768:8.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (8.488:8.488:8.488))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (7.871:7.871:7.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (4.729:4.729:4.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (8.768:8.768:8.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (7.716:7.716:7.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (4.727:4.727:4.727))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (9.382:9.382:9.382))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (9.382:9.382:9.382))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (4.729:4.729:4.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (8.488:8.488:8.488))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (8.768:8.768:8.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_8 (2.236:2.236:2.236))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_10 (11.256:11.256:11.256))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (18.783:18.783:18.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (11.784:11.784:11.784))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (10.379:10.379:10.379))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (21.979:21.979:21.979))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (21.578:21.578:21.578))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (12.570:12.570:12.570))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (20.647:20.647:20.647))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (15.682:15.682:15.682))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (18.783:18.783:18.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (24.131:24.131:24.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (18.783:18.783:18.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (21.004:21.004:21.004))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (12.720:12.720:12.720))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (15.682:15.682:15.682))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (11.784:11.784:11.784))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (21.578:21.578:21.578))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (21.979:21.979:21.979))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (12.739:12.739:12.739))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (21.430:21.430:21.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (10.379:10.379:10.379))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (21.979:21.979:21.979))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (22.505:22.505:22.505))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (18.783:18.783:18.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (21.498:21.498:21.498))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (20.647:20.647:20.647))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (12.720:12.720:12.720))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (24.150:24.150:24.150))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (22.505:22.505:22.505))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (12.570:12.570:12.570))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (12.720:12.720:12.720))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (15.682:15.682:15.682))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (21.498:21.498:21.498))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (21.430:21.430:21.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (24.131:24.131:24.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (12.739:12.739:12.739))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (12.570:12.570:12.570))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (24.131:24.131:24.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (21.979:21.979:21.979))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (24.150:24.150:24.150))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (11.784:11.784:11.784))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (22.505:22.505:22.505))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (16.721:16.721:16.721))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (10.379:10.379:10.379))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (16.721:16.721:16.721))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (24.131:24.131:24.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (21.430:21.430:21.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (21.498:21.498:21.498))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (6.031:6.031:6.031))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (21.498:21.498:21.498))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (6.041:6.041:6.041))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (21.578:21.578:21.578))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (15.682:15.682:15.682))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (12.739:12.739:12.739))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (6.041:6.041:6.041))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (22.505:22.505:22.505))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (12.570:12.570:12.570))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (20.647:20.647:20.647))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (20.647:20.647:20.647))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (12.739:12.739:12.739))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (21.578:21.578:21.578))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (6.041:6.041:6.041))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_8 (5.843:5.843:5.843))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (7.424:7.424:7.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (5.429:5.429:5.429))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (6.356:6.356:6.356))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (10.240:10.240:10.240))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (8.242:8.242:8.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (3.109:3.109:3.109))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (13.715:13.715:13.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (8.213:8.213:8.213))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (7.424:7.424:7.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (11.890:11.890:11.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (7.424:7.424:7.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (9.678:9.678:9.678))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (2.966:2.966:2.966))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (8.213:8.213:8.213))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (5.429:5.429:5.429))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (8.242:8.242:8.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (10.240:10.240:10.240))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (8.871:8.871:8.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (6.356:6.356:6.356))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (10.240:10.240:10.240))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (9.357:9.357:9.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (7.424:7.424:7.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (13.715:13.715:13.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (2.966:2.966:2.966))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (11.908:11.908:11.908))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (9.357:9.357:9.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (3.109:3.109:3.109))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (2.966:2.966:2.966))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (8.213:8.213:8.213))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (8.871:8.871:8.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (11.890:11.890:11.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (3.109:3.109:3.109))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (11.890:11.890:11.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (10.240:10.240:10.240))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (11.908:11.908:11.908))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (5.429:5.429:5.429))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (9.357:9.357:9.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (8.768:8.768:8.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (6.356:6.356:6.356))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (8.768:8.768:8.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (11.890:11.890:11.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (8.871:8.871:8.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (12.801:12.801:12.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (8.505:8.505:8.505))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (8.242:8.242:8.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (8.213:8.213:8.213))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (8.505:8.505:8.505))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (9.357:9.357:9.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (3.109:3.109:3.109))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (13.715:13.715:13.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (13.715:13.715:13.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (8.242:8.242:8.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (8.505:8.505:8.505))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_6 (4.594:4.594:4.594))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_6 (5.120:5.120:5.120))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (11.447:11.447:11.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (5.785:5.785:5.785))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (5.772:5.772:5.772))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (13.810:13.810:13.810))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (21.272:21.272:21.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (5.674:5.674:5.674))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (20.343:20.343:20.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (9.316:9.316:9.316))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (11.447:11.447:11.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (18.089:18.089:18.089))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (11.447:11.447:11.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (14.830:14.830:14.830))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (5.662:5.662:5.662))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (9.316:9.316:9.316))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (5.785:5.785:5.785))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (21.272:21.272:21.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (13.810:13.810:13.810))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (6.696:6.696:6.696))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (14.275:14.275:14.275))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (5.772:5.772:5.772))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (8.685:8.685:8.685))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (13.810:13.810:13.810))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (11.447:11.447:11.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (19.424:19.424:19.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (20.343:20.343:20.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (5.662:5.662:5.662))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (17.502:17.502:17.502))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (5.674:5.674:5.674))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (5.662:5.662:5.662))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (9.316:9.316:9.316))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (19.424:19.424:19.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (14.275:14.275:14.275))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (18.089:18.089:18.089))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (6.696:6.696:6.696))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (5.674:5.674:5.674))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (18.089:18.089:18.089))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (13.810:13.810:13.810))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (17.502:17.502:17.502))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (5.785:5.785:5.785))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (10.686:10.686:10.686))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (8.685:8.685:8.685))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (5.772:5.772:5.772))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (10.686:10.686:10.686))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (18.089:18.089:18.089))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (14.275:14.275:14.275))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (8.685:8.685:8.685))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (19.424:19.424:19.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (8.685:8.685:8.685))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (19.424:19.424:19.424))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (8.178:8.178:8.178))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (21.272:21.272:21.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (9.316:9.316:9.316))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (6.696:6.696:6.696))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (8.178:8.178:8.178))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (5.674:5.674:5.674))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (20.343:20.343:20.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (20.343:20.343:20.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (6.696:6.696:6.696))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (21.272:21.272:21.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (8.178:8.178:8.178))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_4 (3.431:3.431:3.431))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_4 (3.430:3.430:3.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (9.800:9.800:9.800))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (3.306:3.306:3.306))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (3.272:3.272:3.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (16.768:16.768:16.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (9.784:9.784:9.784))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (5.433:5.433:5.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (10.522:10.522:10.522))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (10.638:10.638:10.638))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (9.800:9.800:9.800))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (13.137:13.137:13.137))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (9.800:9.800:9.800))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (16.912:16.912:16.912))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (4.996:4.996:4.996))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (10.638:10.638:10.638))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (3.306:3.306:3.306))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (9.784:9.784:9.784))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (16.768:16.768:16.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (5.988:5.988:5.988))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (16.911:16.911:16.911))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (3.272:3.272:3.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (12.870:12.870:12.870))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (16.768:16.768:16.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (10.564:10.564:10.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (9.800:9.800:9.800))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (11.423:11.423:11.423))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (10.522:10.522:10.522))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (4.996:4.996:4.996))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (13.153:13.153:13.153))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (10.564:10.564:10.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (5.433:5.433:5.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (4.996:4.996:4.996))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (10.638:10.638:10.638))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (11.423:11.423:11.423))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (16.911:16.911:16.911))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (13.137:13.137:13.137))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (5.988:5.988:5.988))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (5.433:5.433:5.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (13.137:13.137:13.137))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (16.768:16.768:16.768))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (13.153:13.153:13.153))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (3.306:3.306:3.306))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (10.564:10.564:10.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (10.656:10.656:10.656))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (12.870:12.870:12.870))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (3.272:3.272:3.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (10.656:10.656:10.656))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (13.137:13.137:13.137))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (16.911:16.911:16.911))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (12.870:12.870:12.870))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (11.423:11.423:11.423))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (12.870:12.870:12.870))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (11.423:11.423:11.423))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (12.342:12.342:12.342))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (9.784:9.784:9.784))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (10.638:10.638:10.638))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (5.988:5.988:5.988))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (12.342:12.342:12.342))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (10.564:10.564:10.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (5.433:5.433:5.433))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (10.522:10.522:10.522))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (10.522:10.522:10.522))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (5.988:5.988:5.988))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (9.784:9.784:9.784))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (12.342:12.342:12.342))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_2 (4.114:4.114:4.114))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_2 (4.103:4.103:4.103))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (8.871:8.871:8.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (4.102:4.102:4.102))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (4.099:4.099:4.099))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (11.216:11.216:11.216))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (10.590:10.590:10.590))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (5.192:5.192:5.192))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (16.272:16.272:16.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (9.596:9.596:9.596))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (8.871:8.871:8.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (14.430:14.430:14.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (8.871:8.871:8.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (11.730:11.730:11.730))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (5.166:5.166:5.166))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (9.596:9.596:9.596))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (4.102:4.102:4.102))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (10.590:10.590:10.590))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (11.216:11.216:11.216))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (5.018:5.018:5.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (12.273:12.273:12.273))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (4.099:4.099:4.099))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (7.803:7.803:7.803))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (11.216:11.216:11.216))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (9.272:9.272:9.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (8.871:8.871:8.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (15.357:15.357:15.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (16.272:16.272:16.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (5.166:5.166:5.166))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (14.418:14.418:14.418))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (9.272:9.272:9.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (5.192:5.192:5.192))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (5.166:5.166:5.166))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (9.596:9.596:9.596))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (15.357:15.357:15.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (12.273:12.273:12.273))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (14.430:14.430:14.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (5.018:5.018:5.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (5.192:5.192:5.192))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (14.430:14.430:14.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (11.216:11.216:11.216))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (14.418:14.418:14.418))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (4.102:4.102:4.102))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (9.272:9.272:9.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (9.610:9.610:9.610))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (7.803:7.803:7.803))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (4.099:4.099:4.099))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (9.610:9.610:9.610))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (14.430:14.430:14.430))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (12.273:12.273:12.273))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (7.803:7.803:7.803))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (15.357:15.357:15.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (7.803:7.803:7.803))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (15.357:15.357:15.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (7.808:7.808:7.808))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (10.590:10.590:10.590))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (9.596:9.596:9.596))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (5.018:5.018:5.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (7.808:7.808:7.808))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (9.272:9.272:9.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (5.192:5.192:5.192))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (16.272:16.272:16.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (16.272:16.272:16.272))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (5.018:5.018:5.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (10.590:10.590:10.590))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (7.808:7.808:7.808))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_0 (5.139:5.139:5.139))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_0 (5.533:5.533:5.533))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (10.694:10.694:10.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (5.140:5.140:5.140))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (6.058:6.058:6.058))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (14.011:14.011:14.011))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (11.524:11.524:11.524))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (21.053:21.053:21.053))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (10.694:10.694:10.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (18.190:18.190:18.190))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (10.694:10.694:10.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (13.091:13.091:13.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (7.279:7.279:7.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (5.140:5.140:5.140))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (11.524:11.524:11.524))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (14.011:14.011:14.011))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (13.088:13.088:13.088))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (6.058:6.058:6.058))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (14.011:14.011:14.011))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (9.070:9.070:9.070))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (10.694:10.694:10.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (21.053:21.053:21.053))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (7.279:7.279:7.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (18.204:18.204:18.204))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (9.070:9.070:9.070))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (7.279:7.279:7.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (13.088:13.088:13.088))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (18.190:18.190:18.190))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (18.190:18.190:18.190))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (14.011:14.011:14.011))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (18.204:18.204:18.204))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (5.140:5.140:5.140))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (9.070:9.070:9.070))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (9.774:9.774:9.774))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (6.058:6.058:6.058))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (9.774:9.774:9.774))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (18.190:18.190:18.190))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (13.088:13.088:13.088))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (8.226:8.226:8.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (19.729:19.729:19.729))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (8.238:8.238:8.238))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (11.524:11.524:11.524))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (8.238:8.238:8.238))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (9.070:9.070:9.070))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (21.053:21.053:21.053))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (21.053:21.053:21.053))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (7.314:7.314:7.314))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (11.524:11.524:11.524))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (8.238:8.238:8.238))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.q PM1_tension\(0\).pin_input (6.375:6.375:6.375))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.q PM2_tension\(0\).pin_input (6.560:6.560:6.560))
    (INTERCONNECT \\ADC_TS\:TempBuf\\.termout \\ADC_TS\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.eof_udb \\ADC_TS\:TempBuf\\.dmareq (8.356:8.356:8.356))
    (INTERCONNECT \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (8.327:8.327:8.327))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_192.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.q \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.enable (6.295:6.295:6.295))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 Net_192.clk_en (7.097:7.097:7.097))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clk_en (4.026:4.026:4.026))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clk_en (8.716:8.716:8.716))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clk_en (7.097:7.097:7.097))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.load (4.111:4.111:4.111))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_1 (6.676:6.676:6.676))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.q Net_192.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_11 (7.926:7.926:7.926))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.main_0 (4.772:4.772:4.772))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_9 (7.601:7.601:7.601))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.main_0 (6.714:6.714:6.714))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_7 (7.681:7.681:7.681))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_7 (7.687:7.687:7.687))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.main_0 (7.681:7.681:7.681))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_5 (9.000:9.000:9.000))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_5 (8.447:8.447:8.447))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.main_0 (9.000:9.000:9.000))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_3 (7.984:7.984:7.984))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_3 (7.994:7.994:7.994))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.main_0 (7.996:7.996:7.996))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_1 (7.526:7.526:7.526))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_1 (7.538:7.538:7.538))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.main_0 (7.526:7.526:7.526))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_192.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC_TS\:SAR\:ADC_SAR\\.clk_udb (8.308:8.308:8.308))
    (INTERCONNECT \\ADC_TS\:FinalBuf\\.termout \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.in (5.931:5.931:5.931))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.938:2.938:2.938))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.856:3.856:3.856))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.300:2.300:2.300))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.197:3.197:3.197))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.922:2.922:2.922))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (8.393:8.393:8.393))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (7.039:7.039:7.039))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (7.039:7.039:7.039))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Net_1275\\.main_1 (7.039:7.039:7.039))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.419:3.419:3.419))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_530\\.main_2 (2.626:2.626:2.626))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_611\\.main_2 (2.626:2.626:2.626))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (7.157:7.157:7.157))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (6.238:6.238:6.238))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.430:4.430:4.430))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (6.996:6.996:6.996))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.868:5.868:5.868))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (8.781:8.781:8.781))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (9.338:9.338:9.338))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Net_1275\\.main_0 (6.996:6.996:6.996))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.872:6.872:6.872))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.248:6.248:6.248))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.918:2.918:2.918))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.917:2.917:2.917))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.285:2.285:2.285))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (7.630:7.630:7.630))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (8.526:8.526:8.526))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Net_1203\\.main_1 (5.970:5.970:5.970))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.227:8.227:8.227))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (7.309:7.309:7.309))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251\\.main_0 (5.381:5.381:5.381))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251_split\\.main_0 (4.823:4.823:4.823))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_530\\.main_1 (8.198:8.198:8.198))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_611\\.main_1 (8.198:8.198:8.198))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251_split\\.q \\PM1_DirCounter\:Net_1251\\.main_7 (2.292:2.292:2.292))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (8.161:8.161:8.161))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.324:5.324:5.324))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1203\\.main_0 (9.063:9.063:9.063))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251\\.main_1 (8.161:8.161:8.161))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251_split\\.main_1 (8.146:8.146:8.146))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1260\\.main_0 (3.900:3.900:3.900))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_2 (3.918:3.918:3.918))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_0 (3.900:3.900:3.900))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_0 (9.063:9.063:9.063))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_0 (7.127:7.127:7.127))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_530\\.main_0 (6.408:6.408:6.408))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_611\\.main_0 (6.408:6.408:6.408))
    (INTERCONNECT \\PM1_DirCounter\:Net_530\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_0 (2.330:2.330:2.330))
    (INTERCONNECT \\PM1_DirCounter\:Net_611\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1203\\.main_4 (9.877:9.877:9.877))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251\\.main_4 (9.941:9.941:9.941))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251_split\\.main_4 (9.378:9.378:9.378))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1260\\.main_1 (4.840:4.840:4.840))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_3 (5.415:5.415:5.415))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_3 (4.840:4.840:4.840))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_3 (9.877:9.877:9.877))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_3 (7.757:7.757:7.757))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.620:2.620:2.620))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_2 (8.135:8.135:8.135))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_2 (7.294:7.294:7.294))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_2 (7.227:7.227:7.227))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_1 (4.963:4.963:4.963))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_3 (3.456:3.456:3.456))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_1 (8.135:8.135:8.135))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_1 (8.194:8.194:8.194))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_3 (6.120:6.120:6.120))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_3 (6.206:6.206:6.206))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_3 (5.643:5.643:5.643))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_2 (6.728:6.728:6.728))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_3 (3.773:3.773:3.773))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_2 (6.120:6.120:6.120))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_2 (3.758:3.758:3.758))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1203\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251\\.main_6 (4.435:4.435:4.435))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251_split\\.main_6 (4.786:4.786:4.786))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1260\\.main_3 (7.945:7.945:7.945))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_5 (7.945:7.945:7.945))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_5 (2.310:2.310:2.310))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_5 (6.119:6.119:6.119))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1203\\.main_5 (5.790:5.790:5.790))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251\\.main_5 (4.895:4.895:4.895))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251_split\\.main_5 (4.874:4.874:4.874))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1260\\.main_2 (6.570:6.570:6.570))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_4 (6.570:6.570:6.570))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_4 (5.790:5.790:5.790))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_4 (3.834:3.834:3.834))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (2.799:2.799:2.799))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (2.765:2.765:2.765))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (4.357:4.357:4.357))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (4.361:4.361:4.361))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.262:3.262:3.262))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.258:3.258:3.258))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (3.276:3.276:3.276))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.308:2.308:2.308))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.308:2.308:2.308))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.324:2.324:2.324))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.324:2.324:2.324))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.315:2.315:2.315))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.315:2.315:2.315))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.320:2.320:2.320))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.320:2.320:2.320))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.329:2.329:2.329))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.336:2.336:2.336))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (2.326:2.326:2.326))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.905:4.905:4.905))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (5.461:5.461:5.461))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.942:2.942:2.942))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (3.059:3.059:3.059))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (3.078:3.078:3.078))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.928:2.928:2.928))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.927:2.927:2.927))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_690.main_0 (7.402:7.402:7.402))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (9.122:9.122:9.122))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (8.486:8.486:8.486))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (8.483:8.483:8.483))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (7.787:7.787:7.787))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (7.389:7.389:7.389))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (4.436:4.436:4.436))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (4.436:4.436:4.436))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (6.975:6.975:6.975))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (6.100:6.100:6.100))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (3.220:3.220:3.220))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Net_1275\\.main_1 (3.220:3.220:3.220))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.595:2.595:2.595))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_530\\.main_2 (2.595:2.595:2.595))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_611\\.main_2 (2.595:2.595:2.595))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.215:3.215:3.215))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.424:4.424:4.424))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (5.007:5.007:5.007))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.549:5.549:5.549))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.007:5.007:5.007))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.007:5.007:5.007))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Net_1275\\.main_0 (5.007:5.007:5.007))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.254:5.254:5.254))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.307:2.307:2.307))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.300:2.300:2.300))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Net_1203\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.692:8.692:8.692))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (9.611:9.611:9.611))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251\\.main_0 (3.588:3.588:3.588))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251_split\\.main_0 (4.271:4.271:4.271))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_530\\.main_1 (7.023:7.023:7.023))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_611\\.main_1 (7.023:7.023:7.023))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251_split\\.q \\PM2_DirCounter\:Net_1251\\.main_7 (2.287:2.287:2.287))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (9.673:9.673:9.673))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (11.016:11.016:11.016))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1203\\.main_0 (5.077:5.077:5.077))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251\\.main_1 (4.514:4.514:4.514))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251_split\\.main_1 (4.523:4.523:4.523))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1260\\.main_0 (5.930:5.930:5.930))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_2 (10.397:10.397:10.397))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_0 (4.514:4.514:4.514))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_0 (5.077:5.077:5.077))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_0 (5.930:5.930:5.930))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_530\\.main_0 (3.670:3.670:3.670))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_611\\.main_0 (3.670:3.670:3.670))
    (INTERCONNECT \\PM2_DirCounter\:Net_530\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_0 (3.683:3.683:3.683))
    (INTERCONNECT \\PM2_DirCounter\:Net_611\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_1 (3.682:3.682:3.682))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1203\\.main_4 (6.071:6.071:6.071))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251\\.main_4 (2.585:2.585:2.585))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251_split\\.main_4 (2.582:2.582:2.582))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1260\\.main_1 (3.501:3.501:3.501))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_3 (9.801:9.801:9.801))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_3 (2.585:2.585:2.585))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_3 (6.071:6.071:6.071))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_3 (3.501:3.501:3.501))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_2 (5.353:5.353:5.353))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_2 (4.795:4.795:4.795))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_1 (5.353:5.353:5.353))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_1 (2.897:2.897:2.897))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_1 (2.910:2.910:2.910))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (5.313:5.313:5.313))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_3 (5.800:5.800:5.800))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_3 (4.269:4.269:4.269))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_3 (4.282:4.282:4.282))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_2 (4.269:4.269:4.269))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_2 (5.800:5.800:5.800))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_2 (4.155:4.155:4.155))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1203\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251\\.main_6 (5.064:5.064:5.064))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251_split\\.main_6 (5.078:5.078:5.078))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1260\\.main_3 (3.974:3.974:3.974))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_5 (5.064:5.064:5.064))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_5 (3.974:3.974:3.974))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1203\\.main_5 (3.942:3.942:3.942))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251\\.main_5 (4.749:4.749:4.749))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251_split\\.main_5 (4.172:4.172:4.172))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1260\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_4 (4.749:4.749:4.749))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_4 (3.942:3.942:3.942))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (2.611:2.611:2.611))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (3.988:3.988:3.988))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (3.986:3.986:3.986))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (2.935:2.935:2.935))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (2.938:2.938:2.938))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (2.947:2.947:2.947))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.318:2.318:2.318))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.318:2.318:2.318))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.312:2.312:2.312))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.312:2.312:2.312))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.315:2.315:2.315))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.315:2.315:2.315))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.318:2.318:2.318))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.336:2.336:2.336))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.336:2.336:2.336))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.327:2.327:2.327))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (2.310:2.310:2.310))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.868:4.868:4.868))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (5.885:5.885:5.885))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (3.269:3.269:3.269))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (3.268:3.268:3.268))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (3.259:3.259:3.259))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.932:5.932:5.932))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_339.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (4.886:4.886:4.886))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (5.008:5.008:5.008))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (5.009:5.009:5.009))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (3.919:3.919:3.919))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (4.326:4.326:4.326))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.855:2.855:2.855))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (2.522:2.522:2.522))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (3.438:3.438:3.438))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (2.519:2.519:2.519))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (2.519:2.519:2.519))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.553:2.553:2.553))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (3.470:3.470:3.470))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_8 (2.552:2.552:2.552))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_5 (2.552:2.552:2.552))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (2.547:2.547:2.547))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (2.547:2.547:2.547))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (4.243:4.243:4.243))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (4.243:4.243:4.243))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (2.547:2.547:2.547))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.327:3.327:3.327))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_7 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (4.035:4.035:4.035))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (4.035:4.035:4.035))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (2.274:2.274:2.274))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_6 (2.274:2.274:2.274))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (3.895:3.895:3.895))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (3.895:3.895:3.895))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (2.538:2.538:2.538))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_5 (2.538:2.538:2.538))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (4.041:4.041:4.041))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (4.041:4.041:4.041))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.251:2.251:2.251))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (2.875:2.875:2.875))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.906:2.906:2.906))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (2.528:2.528:2.528))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.317:3.317:3.317))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.289:2.289:2.289))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (3.018:3.018:3.018))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (3.018:3.018:3.018))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (3.018:3.018:3.018))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (5.245:5.245:5.245))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (5.245:5.245:5.245))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (5.245:5.245:5.245))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (3.018:3.018:3.018))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.331:4.331:4.331))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (5.778:5.778:5.778))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (5.778:5.778:5.778))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_4 (5.778:5.778:5.778))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (3.133:3.133:3.133))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (3.133:3.133:3.133))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (3.133:3.133:3.133))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_4 (5.778:5.778:5.778))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (4.133:4.133:4.133))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (4.133:4.133:4.133))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_3 (4.133:4.133:4.133))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_3 (4.133:4.133:4.133))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.937:2.937:2.937))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.868:2.868:2.868))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (4.347:4.347:4.347))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (4.166:4.166:4.166))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (3.612:3.612:3.612))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (3.612:3.612:3.612))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (4.096:4.096:4.096))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (4.116:4.116:4.116))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (6.914:6.914:6.914))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (7.037:7.037:7.037))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (7.037:7.037:7.037))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (7.057:7.057:7.057))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (7.057:7.057:7.057))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (7.037:7.037:7.037))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (6.105:6.105:6.105))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (6.105:6.105:6.105))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (6.985:6.985:6.985))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (4.273:4.273:4.273))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (4.273:4.273:4.273))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (4.273:4.273:4.273))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (2.620:2.620:2.620))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (2.620:2.620:2.620))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (2.620:2.620:2.620))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (4.273:4.273:4.273))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.381:3.381:3.381))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (6.606:6.606:6.606))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (2.309:2.309:2.309))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (2.309:2.309:2.309))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (6.153:6.153:6.153))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.750:4.750:4.750))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (2.901:2.901:2.901))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (8.531:8.531:8.531))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.065:4.065:4.065))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (5.560:5.560:5.560))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (5.560:5.560:5.560))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (6.138:6.138:6.138))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (6.138:6.138:6.138))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (5.560:5.560:5.560))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (7.055:7.055:7.055))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (8.081:8.081:8.081))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.040:4.040:4.040))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (4.102:4.102:4.102))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (4.102:4.102:4.102))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (4.776:4.776:4.776))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (4.776:4.776:4.776))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (4.102:4.102:4.102))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (5.691:5.691:5.691))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (7.605:7.605:7.605))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (3.620:3.620:3.620))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (3.620:3.620:3.620))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (4.288:4.288:4.288))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (4.288:4.288:4.288))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (3.620:3.620:3.620))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (5.204:5.204:5.204))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (6.680:6.680:6.680))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_234.main_0 (3.220:3.220:3.220))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PM1_DIR\(0\)_PAD PM1_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_BRAKEn\(0\)_PAD PM1_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_ENABLE\(0\)_PAD PM1_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(0\)_PAD PM1_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(1\)_PAD PM1_input\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_BRAKEn\(0\)_PAD PM2_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_DIR\(0\)_PAD PM2_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_ENABLE\(0\)_PAD PM2_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(0\)_PAD PM2_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(1\)_PAD PM2_input\(1\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
