<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ReactOS: E:/ReactOS-0.4.6/drivers/network/dd/ne2000/include/8390.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ReactOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','搜索');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_885cc87fac2d91e269af0a5a959fa5f6.html">E:</a></li><li class="navelem"><a class="el" href="dir_feba3295545e8249e77d6dc9962d412f.html">ReactOS-0.4.6</a></li><li class="navelem"><a class="el" href="dir_283433fb0e3adc3d407d1e24f0718b0e.html">drivers</a></li><li class="navelem"><a class="el" href="dir_75968cbed6dfdde972b8a41c3f62d337.html">network</a></li><li class="navelem"><a class="el" href="dir_1773b933b815b2c380bd3c50ec40aa50.html">dd</a></li><li class="navelem"><a class="el" href="dir_a77d53b7ef0366972db0f7136ec5afd6.html">ne2000</a></li><li class="navelem"><a class="el" href="dir_7746b78e0a1d821dc086bf1bbd9e05bf.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">8390.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * COPYRIGHT:   See COPYING in the top level directory</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * PROJECT:     ReactOS Novell Eagle 2000 driver</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * FILE:        include/8390.h</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * PURPOSE:     National Semiconductor 8390 NIC definitions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* Page 0 register layout (PS1 = 0, PS0 = 0) */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define PG0_CR      0x00    </span><span class="comment">/* Command Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define PG0_CLDA0   0x01    </span><span class="comment">/* Current Local DMA Address 0 (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define PG0_PSTART  0x01    </span><span class="comment">/* Page Start Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define PG0_CLDA1   0x02    </span><span class="comment">/* Current Local DMA Address 1 (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define PG0_PSTOP   0x02    </span><span class="comment">/* Page Stop Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define PG0_BNRY    0x03    </span><span class="comment">/* Boundary Pointer (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define PG0_TSR     0x04    </span><span class="comment">/* Transmit Status Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define PG0_TPSR    0x04    </span><span class="comment">/* Transmit Page Start Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define PG0_NCR     0x05    </span><span class="comment">/* Number of Collisions Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define PG0_TBCR0   0x05    </span><span class="comment">/* Transmit Byte Count Register 0 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define PG0_FIFO    0x06    </span><span class="comment">/* FIFO (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define PG0_TBCR1   0x06    </span><span class="comment">/* Transmit Byte Count Register 1 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define PG0_ISR     0x07    </span><span class="comment">/* Interrupt Status Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define PG0_CRDA0   0x08    </span><span class="comment">/* Current Remote DMA Address 0 (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define PG0_RSAR0   0x08    </span><span class="comment">/* Remote Start Address Register 0 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define PG0_CRDA1   0x09    </span><span class="comment">/* Current Remote DMA Address 1 (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define PG0_RSAR1   0x09    </span><span class="comment">/* Remote Start Address Register 1 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define PG0_RBCR0   0x0A    </span><span class="comment">/* Remote Byte Count Register 0 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define PG0_RBCR1   0x0B    </span><span class="comment">/* Remote Byte Count Register 1 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define PG0_RSR     0x0C    </span><span class="comment">/* Receive Status Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define PG0_RCR     0x0C    </span><span class="comment">/* Receive Configuration Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PG0_CNTR0   0x0D    </span><span class="comment">/* Tally Counter 0 (Frame Alignment Errors) (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define PG0_TCR     0x0D    </span><span class="comment">/* Transmit Configuration Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define PG0_CNTR1   0x0E    </span><span class="comment">/* Tally Counter 1 (CRC Errors) (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define PG0_DCR     0x0E    </span><span class="comment">/* Data Configuration Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PG0_CNTR2   0x0F    </span><span class="comment">/* Tally Counter 2 (Missed Packet Errors) (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define PG0_IMR     0x0F    </span><span class="comment">/* Interrupt Mask Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Page 1 register layout (PS1 = 0, PS0 = 1) */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define PG1_CR      0x00    </span><span class="comment">/* Command Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define PG1_PAR     0x01    </span><span class="comment">/* Physical Address Registers (6 registers) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define PG1_CURR    0x07    </span><span class="comment">/* Current Page Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define PG1_MAR     0x08    </span><span class="comment">/* Multicast Address Registers (8 registers) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Page 2 register layout (PS1 = 1, PS0 = 0) */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PG2_CR      0x00    </span><span class="comment">/* Command Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PG2_PSTART  0x01    </span><span class="comment">/* Page Start Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PG2_CLDA0   0x01    </span><span class="comment">/* Current Local DMA Address 0 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define PG2_PSTOP   0x02    </span><span class="comment">/* Page Stop Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define PG2_CLDA1   0x02    </span><span class="comment">/* Current Local DMA Address 1 (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define PG2_RNPP    0x03    </span><span class="comment">/* Remote Next Packet Pointer (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PG2_TPSR    0x04    </span><span class="comment">/* Transmit Page Start Address (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define PG2_LNPP    0x05    </span><span class="comment">/* Local Next Packet Pointer (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define PG2_AC1     0x06    </span><span class="comment">/* Address Counter (Upper) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define PG2_AC0     0x07    </span><span class="comment">/* Address Counter (Lower) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PG2_RCR     0x0C    </span><span class="comment">/* Receive Configuration Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define PG2_TCR     0x0D    </span><span class="comment">/* Transmit Configuration Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PG2_DCR     0x0E    </span><span class="comment">/* Data Configuration Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define PG2_IMR     0x0F    </span><span class="comment">/* Interrupt Mask Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Bits in PGX_CR - Command Register */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define CR_STP      0x01    </span><span class="comment">/* Stop chip */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define CR_STA      0x02    </span><span class="comment">/* Start chip */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CR_TXP      0x04    </span><span class="comment">/* Transmit a frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CR_RD0      0x08    </span><span class="comment">/* Remote read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define CR_RD1      0x10    </span><span class="comment">/* Remote write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CR_RD2      0x20    </span><span class="comment">/* Abort/complete remote DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define CR_PAGE0    0x00    </span><span class="comment">/* Select page 0 of chip registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define CR_PAGE1    0x40    </span><span class="comment">/* Select page 1 of chip registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define CR_PAGE2    0x80    </span><span class="comment">/* Select page 2 of chip registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Bits in PG0_ISR - Interrupt Status Register */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define ISR_PRX     0x01    </span><span class="comment">/* Packet received, no errors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ISR_PTX     0x02    </span><span class="comment">/* Packet transmitted, no errors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ISR_RXE     0x04    </span><span class="comment">/* Receive error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ISR_TXE     0x08    </span><span class="comment">/* Transmit error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ISR_OVW     0x10    </span><span class="comment">/* Overwrite warning */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define ISR_CNT     0x20    </span><span class="comment">/* Counter overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define ISR_RDC     0x40    </span><span class="comment">/* Remote DMA complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define ISR_RST     0x80    </span><span class="comment">/* Reset status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Bits in PG0_TSR - Transmit Status Register */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define TSR_PTX     0x01h   </span><span class="comment">/* Packet transmitted without error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define TSR_COL     0x04h   </span><span class="comment">/* Collided at least once */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define TSR_ABT     0x08h   </span><span class="comment">/* Collided 16 times and was dropped */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define TSR_CRS     0x10h   </span><span class="comment">/* Carrier sense lost */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define TSR_FU      0x20h   </span><span class="comment">/* Transmit FIFO Underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define TSR_CDH     0x40h   </span><span class="comment">/* Collision detect heartbeat */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define TSR_OWC     0x80h   </span><span class="comment">/* Out of window collision */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Bits for PG0_RCR - Receive Configuration Register */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RCR_SEP     0x01    </span><span class="comment">/* Save error packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define RCR_AR      0x02    </span><span class="comment">/* Accept runt packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RCR_AB      0x04    </span><span class="comment">/* Accept broadcasts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RCR_AM      0x08    </span><span class="comment">/* Accept multicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RCR_PRO     0x10    </span><span class="comment">/* Promiscuous physical addresses */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define RCR_MON     0x20    </span><span class="comment">/* Monitor mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* Bits in PG0_RSR - Receive Status Register */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define RSR_PRX     0x01    </span><span class="comment">/* Received packet intact */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define RSR_CRC     0x02    </span><span class="comment">/* CRC error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define RSR_FAE     0x04    </span><span class="comment">/* Frame alignment error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define RSR_FO      0x08    </span><span class="comment">/* FIFO overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define RSR_MPA     0x10    </span><span class="comment">/* Missed packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define RSR_PHY     0x20    </span><span class="comment">/* Physical/multicast address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define RSR_DIS     0x40    </span><span class="comment">/* Receiver disabled (monitor mode) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define RSR_DFR     0x80    </span><span class="comment">/* Deferring */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Bits in PG0_TCR - Transmit Configuration Register */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define TCR_CRC  0x01       </span><span class="comment">/* Inhibit CRC, do not append CRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define TCR_LOOP 0x02       </span><span class="comment">/* Set loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define TCR_LB01 0x06       </span><span class="comment">/* Encoded loopback control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define TCR_ATD  0x08       </span><span class="comment">/* Auto transmit disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define TCR_OFST 0x10       </span><span class="comment">/* Collision offset enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Bits in PG0_DCR - Data Configuration Register */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DCR_WTS     0x01    </span><span class="comment">/* Word transfer mode selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DCR_BOS     0x02    </span><span class="comment">/* Byte order selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DCR_LAS     0x04    </span><span class="comment">/* Long address selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DCR_LS      0x08    </span><span class="comment">/* Loopback select (when 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define DCR_ARM     0x10    </span><span class="comment">/* Autoinitialize remote */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DCR_FT00    0x00    </span><span class="comment">/* Burst length selection (1 word/2 bytes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DCR_FT01    0x20    </span><span class="comment">/* burst length selection (2 words/4 bytes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DCR_FT10    0x40    </span><span class="comment">/* Burst length selection (4 words/8 bytes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DCR_FT11    0x60    </span><span class="comment">/* Burst length selection (6 words/12 bytes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Bits in PG0_IMR - Interrupt Mask Register */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define IMR_PRXE    0x01    </span><span class="comment">/* Packet received interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define IMR_PTXE    0x02    </span><span class="comment">/* Packet transmitted interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define IMR_RXEE    0x04    </span><span class="comment">/* Receive error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define IMR_TXEE    0x08    </span><span class="comment">/* Transmit error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define IMR_OVWE    0x10    </span><span class="comment">/* Overwrite warning interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define IMR_CNTE    0x20    </span><span class="comment">/* Counter overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define IMR_RDCE    0x40    </span><span class="comment">/* Remote DMA complete interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define IMR_ALLE    0x7F    </span><span class="comment">/* All interrupts enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* NIC prepended structure to a received packet */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct___p_a_c_k_e_t___h_e_a_d_e_r.html">  139</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___p_a_c_k_e_t___h_e_a_d_e_r.html">_PACKET_HEADER</a> {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    UCHAR Status;           <span class="comment">/* See RSR_* constants */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    UCHAR NextPacket;       <span class="comment">/* Pointer to next packet in chain */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    USHORT PacketLength;    <span class="comment">/* Length of packet including this header */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} <a class="code" href="struct___p_a_c_k_e_t___h_e_a_d_e_r.html">PACKET_HEADER</a>, *<a class="code" href="struct___p_a_c_k_e_t___h_e_a_d_e_r.html">PPACKET_HEADER</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define IEEE_802_ADDR_LENGTH 6</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Ethernet frame header */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct___e_t_h___h_e_a_d_e_r.html">  148</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___e_t_h___h_e_a_d_e_r.html">_ETH_HEADER</a> {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    UCHAR Destination[IEEE_802_ADDR_LENGTH];</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    UCHAR Source[IEEE_802_ADDR_LENGTH];</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    USHORT PayloadType;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;} <a class="code" href="struct_e_t_h___h_e_a_d_e_r.html">ETH_HEADER</a>, *<a class="code" href="struct___e_t_h___h_e_a_d_e_r.html">PETH_HEADER</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct___d_i_s_c_a_r_d___h_e_a_d_e_r.html">  154</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___d_i_s_c_a_r_d___h_e_a_d_e_r.html">_DISCARD_HEADER</a> {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="struct___p_a_c_k_e_t___h_e_a_d_e_r.html">PACKET_HEADER</a> HWHeader;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="struct_e_t_h___h_e_a_d_e_r.html">ETH_HEADER</a> EthernetHeader;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <a class="code" href="struct___d_i_s_c_a_r_d___h_e_a_d_e_r.html">DISCARD_HEADER</a>, *<a class="code" href="struct___d_i_s_c_a_r_d___h_e_a_d_e_r.html">PDISCARD_HEADER</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define NICDisableInterrupts(Adapter) { \</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">    NDIS_DbgPrint(MAX_TRACE, (&quot;NICDisableInterrupts()\n&quot;)); \</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">    NdisRawWritePortUchar((Adapter)-&gt;IOBase + PG0_IMR, 0x00); \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define NICEnableInterrupts(Adapter) { \</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">    NDIS_DbgPrint(MAX_TRACE, (&quot;NICEnableInterrupts() Mask (0x%X)\n&quot;, (Adapter)-&gt;InterruptMask)); \</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    NdisRawWritePortUchar((Adapter)-&gt;IOBase + PG0_IMR, (Adapter)-&gt;InterruptMask); \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> NTAPI MiniportHandleInterrupt(</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    IN  <a class="code" href="interfacevoid.html">NDIS_HANDLE</a> MiniportAdapterContext);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct___d_i_s_c_a_r_d___h_e_a_d_e_r_html"><div class="ttname"><a href="struct___d_i_s_c_a_r_d___h_e_a_d_e_r.html">_DISCARD_HEADER</a></div><div class="ttdef"><b>Definition:</b> 8390.h:154</div></div>
<div class="ttc" id="struct___e_t_h___h_e_a_d_e_r_html"><div class="ttname"><a href="struct___e_t_h___h_e_a_d_e_r.html">_ETH_HEADER</a></div><div class="ttdef"><b>Definition:</b> 8390.h:148</div></div>
<div class="ttc" id="struct_e_t_h___h_e_a_d_e_r_html"><div class="ttname"><a href="struct_e_t_h___h_e_a_d_e_r.html">ETH_HEADER</a></div><div class="ttdef"><b>Definition:</b> lan.h:33</div></div>
<div class="ttc" id="interfacevoid_html"><div class="ttname"><a href="interfacevoid.html">void</a></div><div class="ttdef"><b>Definition:</b> nsiface.idl:2306</div></div>
<div class="ttc" id="struct___p_a_c_k_e_t___h_e_a_d_e_r_html"><div class="ttname"><a href="struct___p_a_c_k_e_t___h_e_a_d_e_r.html">_PACKET_HEADER</a></div><div class="ttdef"><b>Definition:</b> 8390.h:139</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
