// Seed: 3077510571
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
    , id_26,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    output logic id_13,
    input logic id_14
    , id_27,
    input logic id_15,
    output reg id_16,
    input id_17,
    output logic id_18,
    input id_19,
    output reg id_20,
    input id_21,
    output id_22,
    input logic id_23,
    output id_24,
    output id_25
);
  logic id_28;
  initial begin
    id_28 = id_6;
    id_20 <= ~(id_26);
    id_22 <= 1;
    id_16 <= id_21;
  end
endmodule
