Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 04:08:30 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.937        0.000                      0                 1036        0.102        0.000                      0                 1036        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           5.540        0.000                      0                  108        0.263        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               3.937        0.000                      0                  928        0.102        0.000                      0                  928       49.500        0.000                       0                   367  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.704ns (17.618%)  route 3.292ns (82.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          1.088     9.218    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X62Y4          FDRE (Setup_fdre_C_R)       -0.429    14.758    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.704ns (17.618%)  route 3.292ns (82.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          1.088     9.218    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X62Y4          FDRE (Setup_fdre_C_R)       -0.429    14.758    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.704ns (18.250%)  route 3.153ns (81.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     9.080    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.704ns (18.250%)  route 3.153ns (81.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     9.080    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.704ns (18.250%)  route 3.153ns (81.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     9.080    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.704ns (18.250%)  route 3.153ns (81.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     9.080    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.704ns (18.980%)  route 3.005ns (81.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.801     8.932    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.520    14.925    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.429    14.734    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.704ns (18.980%)  route 3.005ns (81.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.801     8.932    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.520    14.925    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.429    14.734    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.704ns (18.980%)  route 3.005ns (81.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.801     8.932    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.520    14.925    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.429    14.734    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.704ns (18.980%)  route 3.005ns (81.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.409     7.087    timerseg_driver/ctr/S[1]
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.795     8.006    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.801     8.932    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.520    14.925    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.429    14.734    timerseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    bseg_driver/ctr/clk
    SLICE_X61Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.798    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.906    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_4
    SLICE_X61Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    bseg_driver/ctr/clk
    SLICE_X61Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y3          FDRE (Hold_fdre_C_D)         0.105     1.643    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.799    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.907    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_4
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X61Y2          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    bseg_driver/ctr/clk
    SLICE_X61Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.799    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.907    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_4
    SLICE_X61Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    bseg_driver/ctr/clk
    SLICE_X61Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y4          FDRE (Hold_fdre_C_D)         0.105     1.643    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.800    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.908    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X63Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X63Y4          FDRE (Hold_fdre_C_D)         0.105     1.644    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    aseg_driver/ctr/clk
    SLICE_X63Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.909    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X63Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    aseg_driver/ctr/clk
    SLICE_X63Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y2          FDRE (Hold_fdre_C_D)         0.105     1.645    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.800    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.908    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X61Y1          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.800    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.908    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X63Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    aseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X63Y3          FDRE (Hold_fdre_C_D)         0.105     1.644    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    aseg_driver/ctr/clk
    SLICE_X63Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.909    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X63Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    aseg_driver/ctr/clk
    SLICE_X63Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y1          FDRE (Hold_fdre_C_D)         0.105     1.645    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.794    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.909    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_7
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X61Y2          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    aseg_driver/ctr/clk
    SLICE_X63Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  aseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.115     1.796    aseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.911    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_7
    SLICE_X63Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    aseg_driver/ctr/clk
    SLICE_X63Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y2          FDRE (Hold_fdre_C_D)         0.105     1.645    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y5    aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y5    aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        3.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.828ns  (logic 54.487ns (56.859%)  route 41.341ns (43.141%))
  Logic Levels:           275  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.363    96.065    sm/M_alum_out[0]
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.299    96.364 r  sm/D_states_q[0]_i_3/O
                         net (fo=2, routed)           0.587    96.952    sm/D_states_q[0]_i_3_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124    97.076 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.385    97.460    sm/D_states_d__0[0]
    SLICE_X62Y14         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.514   101.514    sm/clk_out1
    SLICE_X62Y14         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.080   101.594    
                         clock uncertainty           -0.149   101.445    
    SLICE_X62Y14         FDSE (Setup_fdse_C_D)       -0.047   101.398    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.398    
                         arrival time                         -97.461    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.048ns  (logic 54.356ns (57.188%)  route 40.692ns (42.812%))
  Logic Levels:           274  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.868    95.571    sm/M_alum_out[0]
    SLICE_X46Y3          LUT5 (Prop_lut5_I2_O)        0.292    95.863 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.818    96.681    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram2/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   100.634    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.634    
                         arrival time                         -96.681    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.528ns  (logic 54.487ns (57.038%)  route 41.041ns (42.962%))
  Logic Levels:           275  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 101.443 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.224    95.926    sm/M_alum_out[0]
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.299    96.225 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.432    96.657    sm/D_states_q[1]_i_6_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124    96.781 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379    97.160    sm/D_states_d__0[1]
    SLICE_X56Y18         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.443   101.443    sm/clk_out1
    SLICE_X56Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.080   101.523    
                         clock uncertainty           -0.149   101.374    
    SLICE_X56Y18         FDSE (Setup_fdse_C_D)       -0.031   101.343    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.343    
                         arrival time                         -97.160    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.919ns  (logic 54.363ns (57.273%)  route 40.556ns (42.727%))
  Logic Levels:           274  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.868    95.571    sm/M_alum_out[0]
    SLICE_X46Y3          LUT5 (Prop_lut5_I2_O)        0.299    95.870 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.681    96.551    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.858    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.858    
                         arrival time                         -96.551    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.241ns  (logic 54.487ns (57.209%)  route 40.754ns (42.791%))
  Logic Levels:           275  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.145    95.847    sm/M_alum_out[0]
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.299    96.146 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.263    96.409    sm/D_states_q[3]_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.124    96.533 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.340    96.874    sm/D_states_d__0[3]
    SLICE_X55Y18         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.442   101.442    sm/clk_out1
    SLICE_X55Y18         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.080   101.522    
                         clock uncertainty           -0.149   101.373    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.067   101.306    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.306    
                         arrival time                         -96.874    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.331ns  (logic 54.224ns (56.880%)  route 41.107ns (43.120%))
  Logic Levels:           275  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.493    94.983    sm/ram_reg_i_140_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124    95.107 r  sm/D_states_q[0]_i_24/O
                         net (fo=1, routed)           1.179    96.286    sm/D_states_q[0]_i_24_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124    96.410 r  sm/D_states_q[0]_i_7/O
                         net (fo=2, routed)           0.429    96.839    sm/D_states_q[0]_i_7_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.963 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    96.963    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X62Y14         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.514   101.514    sm/clk_out1
    SLICE_X62Y14         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.080   101.594    
                         clock uncertainty           -0.149   101.445    
    SLICE_X62Y14         FDSE (Setup_fdse_C_D)        0.029   101.474    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        101.474    
                         arrival time                         -96.964    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.040ns  (logic 54.487ns (57.331%)  route 40.553ns (42.669%))
  Logic Levels:           275  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.382    96.084    sm/M_alum_out[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.299    96.383 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.165    96.548    sm/D_states_q[2]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124    96.672 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    96.672    sm/D_states_d__0[2]
    SLICE_X60Y15         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.512   101.512    sm/clk_out1
    SLICE_X60Y15         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.094   101.606    
                         clock uncertainty           -0.149   101.457    
    SLICE_X60Y15         FDSE (Setup_fdse_C_D)        0.077   101.534    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.534    
                         arrival time                         -96.672    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.792ns  (logic 54.363ns (57.350%)  route 40.429ns (42.650%))
  Logic Levels:           274  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 101.450 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.330    95.032    sm/M_alum_out[0]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.299    95.331 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.093    96.424    L_reg/D[0]
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.450   101.450    L_reg/clk_out1
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.080   101.530    
                         clock uncertainty           -0.149   101.381    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)       -0.067   101.314    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        101.314    
                         arrival time                         -96.424    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.792ns  (logic 54.363ns (57.350%)  route 40.429ns (42.650%))
  Logic Levels:           274  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 101.450 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.330    95.032    sm/M_alum_out[0]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.299    95.331 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.093    96.424    L_reg/D[0]
    SLICE_X56Y11         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.450   101.450    L_reg/clk_out1
    SLICE_X56Y11         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.080   101.530    
                         clock uncertainty           -0.149   101.381    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)       -0.031   101.350    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        101.350    
                         arrival time                         -96.424    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.705ns  (logic 54.363ns (57.403%)  route 40.342ns (42.597%))
  Logic Levels:           274  (CARRY4=235 LUT2=16 LUT3=13 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    sm/clk_out1
    SLICE_X59Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDSE (Prop_fdse_C_Q)         0.456     2.088 f  sm/D_states_q_reg[7]/Q
                         net (fo=133, routed)         1.879     3.968    sm/D_states_q[7]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.092 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=10, routed)          0.734     4.825    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.949 r  sm/D_registers_d_reg[7]_i_50/O
                         net (fo=3, routed)           0.880     5.829    sm/D_registers_d_reg[7]_i_50_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.953 r  sm/D_registers_q[7][12]_i_44/O
                         net (fo=1, routed)           0.945     6.898    sm/D_registers_q[7][12]_i_44_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.022 r  sm/D_registers_q[7][12]_i_27/O
                         net (fo=8, routed)           0.810     7.832    sm/M_sm_bsel[0]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.149     7.981 r  sm/ram_reg_i_301/O
                         net (fo=7, routed)           0.517     8.498    sm/D_states_q_reg[5]_2
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.332     8.830 r  sm/ram_reg_i_360/O
                         net (fo=1, routed)           0.454     9.284    sm/ram_reg_i_360_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  sm/ram_reg_i_233/O
                         net (fo=47, routed)          0.553     9.961    alum/divider/D_registers_q[7][12]_i_670_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.468 r  alum/divider/D_registers_q_reg[7][12]_i_644/CO[3]
                         net (fo=1, routed)           0.000    10.468    alum/divider/D_registers_q_reg[7][12]_i_644_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  alum/divider/D_registers_q_reg[7][12]_i_640/CO[3]
                         net (fo=1, routed)           0.000    10.582    alum/divider/D_registers_q_reg[7][12]_i_640_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.739 r  alum/divider/D_registers_q_reg[7][12]_i_639/CO[1]
                         net (fo=17, routed)          0.842    11.581    alum/divider/D_registers_q_reg[7][12]_i_639_n_2
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.329    11.910 r  alum/divider/D_registers_q[7][12]_i_657/O
                         net (fo=1, routed)           0.000    11.910    alum/divider/D_registers_q[7][12]_i_657_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.460 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=1, routed)           0.000    12.460    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.574 r  alum/divider/D_registers_q_reg[7][12]_i_625/CO[3]
                         net (fo=1, routed)           0.000    12.574    alum/divider/D_registers_q_reg[7][12]_i_625_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.688 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    12.688    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.802 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[3]
                         net (fo=19, routed)          1.015    13.817    alum/divider/D_registers_q_reg[7][12]_i_619_n_0
    SLICE_X52Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.941 r  alum/divider/D_registers_q[7][12]_i_638/O
                         net (fo=1, routed)           0.000    13.941    alum/divider/D_registers_q[7][12]_i_638_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.474 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    14.474    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.591 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    14.591    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.708 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    14.708    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.825 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.825    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.079 r  alum/divider/D_registers_q_reg[7][12]_i_597/CO[0]
                         net (fo=21, routed)          0.947    16.027    alum/divider/D_registers_q_reg[7][12]_i_597_n_3
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.367    16.394 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    16.394    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.927 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.927    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.044 r  alum/divider/D_registers_q_reg[7][12]_i_583/CO[3]
                         net (fo=1, routed)           0.000    17.044    alum/divider/D_registers_q_reg[7][12]_i_583_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.161 r  alum/divider/D_registers_q_reg[7][12]_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.161    alum/divider/D_registers_q_reg[7][12]_i_578_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.278 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[3]
                         net (fo=1, routed)           0.000    17.278    alum/divider/D_registers_q_reg[7][12]_i_577_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.435 r  alum/divider/D_registers_q_reg[7][12]_i_574/CO[1]
                         net (fo=23, routed)          1.109    18.543    alum/divider/D_registers_q_reg[7][12]_i_574_n_2
    SLICE_X47Y8          LUT2 (Prop_lut2_I1_O)        0.332    18.875 r  alum/divider/D_registers_q[7][12]_i_596/O
                         net (fo=1, routed)           0.000    18.875    alum/divider/D_registers_q[7][12]_i_596_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.425 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    19.425    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.539 r  alum/divider/D_registers_q_reg[7][12]_i_560/CO[3]
                         net (fo=1, routed)           0.000    19.539    alum/divider/D_registers_q_reg[7][12]_i_560_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.653 r  alum/divider/D_registers_q_reg[7][12]_i_555/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/divider/D_registers_q_reg[7][12]_i_555_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[3]
                         net (fo=1, routed)           0.000    19.767    alum/divider/D_registers_q_reg[7][12]_i_554_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.995 r  alum/divider/D_registers_q_reg[7][12]_i_550/CO[2]
                         net (fo=25, routed)          0.865    20.860    alum/divider/D_registers_q_reg[7][12]_i_550_n_1
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.313    21.173 r  alum/divider/D_registers_q[7][12]_i_563/O
                         net (fo=1, routed)           0.000    21.173    alum/divider/D_registers_q[7][12]_i_563_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.706 r  alum/divider/D_registers_q_reg[7][12]_i_531/CO[3]
                         net (fo=1, routed)           0.000    21.706    alum/divider/D_registers_q_reg[7][12]_i_531_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.823 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[3]
                         net (fo=1, routed)           0.000    21.823    alum/divider/D_registers_q_reg[7][12]_i_530_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.940 r  alum/divider/D_registers_q_reg[7][12]_i_525/CO[3]
                         net (fo=27, routed)          1.057    22.997    alum/divider/D_registers_q_reg[7][12]_i_525_n_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.121 r  alum/divider/D_registers_q[7][12]_i_549/O
                         net (fo=1, routed)           0.000    23.121    alum/divider/D_registers_q[7][12]_i_549_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.671 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.671    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.785 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    23.785    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  alum/divider/D_registers_q_reg[7][12]_i_506/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/divider/D_registers_q_reg[7][12]_i_506_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.013 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=1, routed)           0.000    24.013    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.127 r  alum/divider/D_registers_q_reg[7][12]_i_504/CO[3]
                         net (fo=1, routed)           0.000    24.127    alum/divider/D_registers_q_reg[7][12]_i_504_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.398 r  alum/divider/D_registers_q_reg[7][12]_i_478/CO[0]
                         net (fo=29, routed)          1.116    25.514    alum/divider/D_registers_q_reg[7][12]_i_478_n_3
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.373    25.887 r  alum/divider/D_registers_q[7][12]_i_524/O
                         net (fo=1, routed)           0.000    25.887    alum/divider/D_registers_q[7][12]_i_524_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.437 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.437    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    26.551    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.665 r  alum/divider/D_registers_q_reg[7][12]_i_481/CO[3]
                         net (fo=1, routed)           0.000    26.665    alum/divider/D_registers_q_reg[7][12]_i_481_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.779 r  alum/divider/D_registers_q_reg[7][12]_i_480/CO[3]
                         net (fo=1, routed)           0.000    26.779    alum/divider/D_registers_q_reg[7][12]_i_480_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.893 r  alum/divider/D_registers_q_reg[7][12]_i_477/CO[3]
                         net (fo=1, routed)           0.000    26.893    alum/divider/D_registers_q_reg[7][12]_i_477_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.050 r  alum/divider/D_registers_q_reg[7][12]_i_450/CO[1]
                         net (fo=31, routed)          1.171    28.221    alum/divider/D_registers_q_reg[7][12]_i_450_n_2
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.329    28.550 r  alum/divider/D_registers_q[7][12]_i_499/O
                         net (fo=1, routed)           0.000    28.550    alum/divider/D_registers_q[7][12]_i_499_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.083 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.200 r  alum/divider/D_registers_q_reg[7][12]_i_459/CO[3]
                         net (fo=1, routed)           0.000    29.200    alum/divider/D_registers_q_reg[7][12]_i_459_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.317 r  alum/divider/D_registers_q_reg[7][12]_i_454/CO[3]
                         net (fo=1, routed)           0.000    29.317    alum/divider/D_registers_q_reg[7][12]_i_454_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.434 r  alum/divider/D_registers_q_reg[7][12]_i_453/CO[3]
                         net (fo=1, routed)           0.000    29.434    alum/divider/D_registers_q_reg[7][12]_i_453_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.551 r  alum/divider/D_registers_q_reg[7][12]_i_449/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/divider/D_registers_q_reg[7][12]_i_449_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.780 r  alum/divider/D_registers_q_reg[7][12]_i_421/CO[2]
                         net (fo=33, routed)          0.777    30.556    alum/divider/D_registers_q_reg[7][12]_i_421_n_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.310    30.866 r  alum/divider/D_registers_q[7][12]_i_472/O
                         net (fo=1, routed)           0.000    30.866    alum/divider/D_registers_q[7][12]_i_472_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.416 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.530 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    31.530    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.644 r  alum/divider/D_registers_q_reg[7][12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    31.644    alum/divider/D_registers_q_reg[7][12]_i_426_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.758 r  alum/divider/D_registers_q_reg[7][12]_i_425/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/divider/D_registers_q_reg[7][12]_i_425_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.872 r  alum/divider/D_registers_q_reg[7][12]_i_420/CO[3]
                         net (fo=1, routed)           0.000    31.872    alum/divider/D_registers_q_reg[7][12]_i_420_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.986 r  alum/divider/D_registers_q_reg[7][12]_i_391/CO[3]
                         net (fo=35, routed)          1.182    33.168    alum/divider/D_registers_q_reg[7][12]_i_391_n_0
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    33.292 r  alum/divider/D_registers_q[7][12]_i_444/O
                         net (fo=1, routed)           0.000    33.292    alum/divider/D_registers_q[7][12]_i_444_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.842 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.842    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.956 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=1, routed)           0.000    33.956    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.070 r  alum/divider/D_registers_q_reg[7][12]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.070    alum/divider/D_registers_q_reg[7][12]_i_397_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  alum/divider/D_registers_q_reg[7][12]_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.184    alum/divider/D_registers_q_reg[7][12]_i_396_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  alum/divider/D_registers_q_reg[7][12]_i_390/CO[3]
                         net (fo=1, routed)           0.000    34.298    alum/divider/D_registers_q_reg[7][12]_i_390_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  alum/divider/D_registers_q_reg[7][12]_i_365/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/divider/D_registers_q_reg[7][12]_i_365_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.683 r  alum/divider/D_registers_q_reg[7][12]_i_334/CO[0]
                         net (fo=37, routed)          0.830    35.513    alum/divider/D_registers_q_reg[7][12]_i_334_n_3
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.373    35.886 r  alum/divider/D_registers_q[7][12]_i_415/O
                         net (fo=1, routed)           0.000    35.886    alum/divider/D_registers_q[7][12]_i_415_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.436 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.436    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.550 r  alum/divider/D_registers_q_reg[7][12]_i_372/CO[3]
                         net (fo=1, routed)           0.000    36.550    alum/divider/D_registers_q_reg[7][12]_i_372_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.664 r  alum/divider/D_registers_q_reg[7][12]_i_367/CO[3]
                         net (fo=1, routed)           0.000    36.664    alum/divider/D_registers_q_reg[7][12]_i_367_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.778 r  alum/divider/D_registers_q_reg[7][12]_i_366/CO[3]
                         net (fo=1, routed)           0.000    36.778    alum/divider/D_registers_q_reg[7][12]_i_366_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  alum/divider/D_registers_q_reg[7][12]_i_360/CO[3]
                         net (fo=1, routed)           0.000    36.892    alum/divider/D_registers_q_reg[7][12]_i_360_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  alum/divider/D_registers_q_reg[7][12]_i_333/CO[3]
                         net (fo=1, routed)           0.000    37.006    alum/divider/D_registers_q_reg[7][12]_i_333_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  alum/divider/D_registers_q_reg[7][12]_i_301/CO[1]
                         net (fo=39, routed)          0.941    38.104    alum/divider/D_registers_q_reg[7][12]_i_301_n_2
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.889 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/divider/D_registers_q_reg[7][12]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/divider/D_registers_q_reg[7][12]_i_342_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/divider/D_registers_q_reg[7][12]_i_337/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/divider/D_registers_q_reg[7][12]_i_337_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/divider/D_registers_q_reg[7][12]_i_336/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/divider/D_registers_q_reg[7][12]_i_336_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/divider/D_registers_q_reg[7][12]_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/divider/D_registers_q_reg[7][12]_i_328_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/divider/D_registers_q_reg[7][12]_i_300/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/divider/D_registers_q_reg[7][12]_i_300_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.687 r  alum/divider/D_registers_q_reg[7][12]_i_267/CO[2]
                         net (fo=41, routed)          0.914    40.600    alum/divider/D_registers_q_reg[7][12]_i_267_n_1
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.313    40.913 r  alum/divider/D_registers_q[7][12]_i_355/O
                         net (fo=1, routed)           0.000    40.913    alum/divider/D_registers_q[7][12]_i_355_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.463 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    41.463    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  alum/divider/D_registers_q_reg[7][12]_i_310/CO[3]
                         net (fo=1, routed)           0.000    41.577    alum/divider/D_registers_q_reg[7][12]_i_310_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  alum/divider/D_registers_q_reg[7][12]_i_305/CO[3]
                         net (fo=1, routed)           0.000    41.691    alum/divider/D_registers_q_reg[7][12]_i_305_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  alum/divider/D_registers_q_reg[7][12]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.805    alum/divider/D_registers_q_reg[7][12]_i_304_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.919 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.919    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.033 r  alum/divider/D_registers_q_reg[7][12]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.033    alum/divider/D_registers_q_reg[7][12]_i_266_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.147 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=43, routed)          1.206    43.353    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.477 r  alum/divider/D_registers_q[7][12]_i_323/O
                         net (fo=1, routed)           0.000    43.477    alum/divider/D_registers_q[7][12]_i_323_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.027 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    44.027    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.141 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    44.141    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.255 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    44.255    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.369 r  alum/divider/D_registers_q_reg[7][12]_i_271/CO[3]
                         net (fo=1, routed)           0.000    44.369    alum/divider/D_registers_q_reg[7][12]_i_271_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.483 r  alum/divider/D_registers_q_reg[7][12]_i_261/CO[3]
                         net (fo=1, routed)           0.000    44.483    alum/divider/D_registers_q_reg[7][12]_i_261_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.597 r  alum/divider/D_registers_q_reg[7][12]_i_227/CO[3]
                         net (fo=1, routed)           0.000    44.597    alum/divider/D_registers_q_reg[7][12]_i_227_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.711 r  alum/divider/D_registers_q_reg[7][12]_i_196/CO[3]
                         net (fo=1, routed)           0.000    44.711    alum/divider/D_registers_q_reg[7][12]_i_196_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.982 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[0]
                         net (fo=45, routed)          0.999    45.981    alum/divider/D_registers_q_reg[7][12]_i_164_n_3
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.373    46.354 r  alum/divider/D_registers_q[7][12]_i_290/O
                         net (fo=1, routed)           0.000    46.354    alum/divider/D_registers_q[7][12]_i_290_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.904    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.018 r  alum/divider/D_registers_q_reg[7][12]_i_243/CO[3]
                         net (fo=1, routed)           0.000    47.018    alum/divider/D_registers_q_reg[7][12]_i_243_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.132 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.246 r  alum/divider/D_registers_q_reg[7][12]_i_237/CO[3]
                         net (fo=1, routed)           0.000    47.246    alum/divider/D_registers_q_reg[7][12]_i_237_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.360 r  alum/divider/D_registers_q_reg[7][12]_i_222/CO[3]
                         net (fo=1, routed)           0.000    47.360    alum/divider/D_registers_q_reg[7][12]_i_222_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.474 r  alum/divider/D_registers_q_reg[7][12]_i_191/CO[3]
                         net (fo=1, routed)           0.000    47.474    alum/divider/D_registers_q_reg[7][12]_i_191_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.588 r  alum/divider/D_registers_q_reg[7][12]_i_163/CO[3]
                         net (fo=1, routed)           0.000    47.588    alum/divider/D_registers_q_reg[7][12]_i_163_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.745 r  alum/divider/D_registers_q_reg[7][12]_i_137/CO[1]
                         net (fo=47, routed)          1.050    48.795    alum/divider/D_registers_q_reg[7][12]_i_137_n_2
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.329    49.124 r  alum/divider/D_registers_q[7][12]_i_256/O
                         net (fo=1, routed)           0.000    49.124    alum/divider/D_registers_q[7][12]_i_256_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.674    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.788 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    49.788    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.902 r  alum/divider/D_registers_q_reg[7][12]_i_203/CO[3]
                         net (fo=1, routed)           0.000    49.902    alum/divider/D_registers_q_reg[7][12]_i_203_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.016 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    50.016    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.130 r  alum/divider/D_registers_q_reg[7][12]_i_186/CO[3]
                         net (fo=1, routed)           0.000    50.130    alum/divider/D_registers_q_reg[7][12]_i_186_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.244 r  alum/divider/D_registers_q_reg[7][12]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.244    alum/divider/D_registers_q_reg[7][12]_i_158_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.358 r  alum/divider/D_registers_q_reg[7][12]_i_136/CO[3]
                         net (fo=1, routed)           0.000    50.358    alum/divider/D_registers_q_reg[7][12]_i_136_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.586 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[2]
                         net (fo=49, routed)          0.980    51.566    alum/divider/D_registers_q_reg[7][12]_i_113_n_1
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.313    51.879 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    51.879    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.429 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    52.429    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.543 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.543    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.657 r  alum/divider/D_registers_q_reg[7][12]_i_172/CO[3]
                         net (fo=1, routed)           0.000    52.657    alum/divider/D_registers_q_reg[7][12]_i_172_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.771 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/divider/D_registers_q_reg[7][12]_i_131/CO[3]
                         net (fo=1, routed)           0.000    52.999    alum/divider/D_registers_q_reg[7][12]_i_131_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.113 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[3]
                         net (fo=1, routed)           0.000    53.113    alum/divider/D_registers_q_reg[7][12]_i_112_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=51, routed)          1.231    54.458    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124    54.582 r  alum/divider/ram_reg_i_967/O
                         net (fo=1, routed)           0.000    54.582    alum/divider/ram_reg_i_967_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.115 r  alum/divider/ram_reg_i_896/CO[3]
                         net (fo=1, routed)           0.000    55.115    alum/divider/ram_reg_i_896_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.232 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    55.232    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.349 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[3]
                         net (fo=1, routed)           0.000    55.349    alum/divider/D_registers_q_reg[7][12]_i_144_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.466 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    55.466    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.583 r  alum/divider/D_registers_q_reg[7][12]_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.583    alum/divider/D_registers_q_reg[7][12]_i_126_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.700 r  alum/divider/D_registers_q_reg[7][12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    55.700    alum/divider/D_registers_q_reg[7][12]_i_107_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.817 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=1, routed)           0.000    55.817    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.934 r  alum/divider/D_registers_q_reg[7][12]_i_71/CO[3]
                         net (fo=1, routed)           0.000    55.934    alum/divider/D_registers_q_reg[7][12]_i_71_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.188 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          1.092    57.280    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X33Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    58.103 r  alum/divider/ram_reg_i_891/CO[3]
                         net (fo=1, routed)           0.000    58.103    alum/divider/ram_reg_i_891_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.217 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    58.217    alum/divider/ram_reg_i_821_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.331 r  alum/divider/D_registers_q_reg[7][12]_i_142/CO[3]
                         net (fo=1, routed)           0.000    58.331    alum/divider/D_registers_q_reg[7][12]_i_142_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.445 r  alum/divider/D_registers_q_reg[7][12]_i_121/CO[3]
                         net (fo=1, routed)           0.000    58.445    alum/divider/D_registers_q_reg[7][12]_i_121_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.559 r  alum/divider/D_registers_q_reg[7][12]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.559    alum/divider/D_registers_q_reg[7][12]_i_102_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.673 r  alum/divider/D_registers_q_reg[7][12]_i_80/CO[3]
                         net (fo=1, routed)           0.000    58.673    alum/divider/D_registers_q_reg[7][12]_i_80_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.787 r  alum/divider/D_registers_q_reg[7][12]_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.787    alum/divider/D_registers_q_reg[7][12]_i_66_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.901 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.901    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.058 r  alum/divider/D_registers_q_reg[7][12]_i_32/CO[1]
                         net (fo=55, routed)          0.926    59.984    alum/divider/d0[12]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    60.313 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    60.313    alum/divider/ram_reg_i_960_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.846 r  alum/divider/ram_reg_i_886/CO[3]
                         net (fo=1, routed)           0.000    60.846    alum/divider/ram_reg_i_886_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.963 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    60.963    alum/divider/ram_reg_i_816_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.080 r  alum/divider/ram_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    61.080    alum/divider/ram_reg_i_754_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.197 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    61.197    alum/divider/ram_reg_i_743_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.314 r  alum/divider/ram_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/divider/ram_reg_i_670_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.431 r  alum/divider/ram_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.431    alum/divider/ram_reg_i_590_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.548 r  alum/divider/ram_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.548    alum/divider/ram_reg_i_498_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.665 r  alum/divider/ram_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    61.665    alum/divider/ram_reg_i_403_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.822 r  alum/divider/ram_reg_i_307/CO[1]
                         net (fo=55, routed)          0.934    62.756    alum/divider/d0[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.088 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    63.088    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.638 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    63.638    alum/divider/ram_reg_i_885_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.752 r  alum/divider/ram_reg_i_815/CO[3]
                         net (fo=1, routed)           0.000    63.752    alum/divider/ram_reg_i_815_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.866 r  alum/divider/ram_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/divider/ram_reg_i_753_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.980 r  alum/divider/ram_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    63.980    alum/divider/ram_reg_i_680_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.094 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    64.094    alum/divider/ram_reg_i_601_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  alum/divider/ram_reg_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.208    alum/divider/ram_reg_i_512_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  alum/divider/ram_reg_i_417/CO[3]
                         net (fo=1, routed)           0.000    64.322    alum/divider/ram_reg_i_417_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  alum/divider/ram_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    64.436    alum/divider/ram_reg_i_316_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.593 r  alum/divider/ram_reg_i_190/CO[1]
                         net (fo=55, routed)          0.851    65.444    alum/divider/d0[10]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.329    65.773 r  alum/divider/ram_reg_i_970/O
                         net (fo=1, routed)           0.000    65.773    alum/divider/ram_reg_i_970_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.323 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    66.323    alum/divider/ram_reg_i_901_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.437 r  alum/divider/ram_reg_i_826/CO[3]
                         net (fo=1, routed)           0.000    66.437    alum/divider/ram_reg_i_826_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.551 r  alum/divider/ram_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    66.551    alum/divider/ram_reg_i_759_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.665 r  alum/divider/ram_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    66.665    alum/divider/ram_reg_i_685_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.779 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.779    alum/divider/ram_reg_i_606_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.893 r  alum/divider/ram_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    66.893    alum/divider/ram_reg_i_517_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.007 r  alum/divider/ram_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    67.007    alum/divider/ram_reg_i_424_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.121 r  alum/divider/ram_reg_i_328/CO[3]
                         net (fo=1, routed)           0.000    67.121    alum/divider/ram_reg_i_328_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.278 r  alum/divider/ram_reg_i_203/CO[1]
                         net (fo=55, routed)          0.962    68.241    alum/divider/d0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    68.570 r  alum/divider/ram_reg_i_976/O
                         net (fo=1, routed)           0.000    68.570    alum/divider/ram_reg_i_976_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.120 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    69.120    alum/divider/ram_reg_i_907_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.234 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    69.234    alum/divider/ram_reg_i_836_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.348 r  alum/divider/ram_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    69.348    alum/divider/ram_reg_i_770_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.462 r  alum/divider/ram_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    69.462    alum/divider/ram_reg_i_764_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.576 r  alum/divider/ram_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    69.576    alum/divider/ram_reg_i_690_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/divider/ram_reg_i_611_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/divider/ram_reg_i_522/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/divider/ram_reg_i_522_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/divider/ram_reg_i_430/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/divider/ram_reg_i_430_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.074 r  alum/divider/ram_reg_i_334/CO[1]
                         net (fo=55, routed)          0.973    71.047    alum/divider/d0[8]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.376 r  alum/divider/ram_reg_i_973/O
                         net (fo=1, routed)           0.000    71.376    alum/divider/ram_reg_i_973_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.926 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    71.926    alum/divider/ram_reg_i_906_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  alum/divider/ram_reg_i_835/CO[3]
                         net (fo=1, routed)           0.000    72.040    alum/divider/ram_reg_i_835_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.154 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    72.154    alum/divider/ram_reg_i_769_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.268 r  alum/divider/ram_reg_i_696/CO[3]
                         net (fo=1, routed)           0.000    72.268    alum/divider/ram_reg_i_696_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.382 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    72.382    alum/divider/ram_reg_i_620_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.496 r  alum/divider/ram_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/divider/ram_reg_i_530_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  alum/divider/ram_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    72.610    alum/divider/ram_reg_i_438_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  alum/divider/ram_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    72.724    alum/divider/ram_reg_i_341_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.881 r  alum/divider/ram_reg_i_216/CO[1]
                         net (fo=55, routed)          0.942    73.823    alum/divider/d0[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.152 r  alum/divider/ram_reg_i_985/O
                         net (fo=1, routed)           0.000    74.152    alum/divider/ram_reg_i_985_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.702 r  alum/divider/ram_reg_i_926/CO[3]
                         net (fo=1, routed)           0.000    74.702    alum/divider/ram_reg_i_926_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.816 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    74.816    alum/divider/ram_reg_i_860_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.930 r  alum/divider/ram_reg_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.930    alum/divider/ram_reg_i_845_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.044 r  alum/divider/ram_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    75.044    alum/divider/ram_reg_i_775_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.158 r  alum/divider/ram_reg_i_701/CO[3]
                         net (fo=1, routed)           0.000    75.158    alum/divider/ram_reg_i_701_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.272 r  alum/divider/ram_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    75.272    alum/divider/ram_reg_i_627_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.386 r  alum/divider/ram_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    75.386    alum/divider/ram_reg_i_539_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.500 r  alum/divider/ram_reg_i_445/CO[3]
                         net (fo=1, routed)           0.000    75.500    alum/divider/ram_reg_i_445_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.657 r  alum/divider/ram_reg_i_350/CO[1]
                         net (fo=55, routed)          0.811    76.468    alum/divider/d0[6]
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.253 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/divider/ram_reg_i_921_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/divider/ram_reg_i_855/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/divider/ram_reg_i_855_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/divider/ram_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/divider/ram_reg_i_786_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/divider/ram_reg_i_780/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/divider/ram_reg_i_780_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/divider/ram_reg_i_706/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/divider/ram_reg_i_706_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.823 r  alum/divider/ram_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    77.823    alum/divider/ram_reg_i_632_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.937 r  alum/divider/ram_reg_i_549/CO[3]
                         net (fo=1, routed)           0.009    77.946    alum/divider/ram_reg_i_549_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.060 r  alum/divider/ram_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    78.060    alum/divider/ram_reg_i_456_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.217 r  alum/divider/ram_reg_i_359/CO[1]
                         net (fo=55, routed)          1.348    79.566    alum/divider/d0[5]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.895 r  alum/divider/ram_reg_i_979/O
                         net (fo=1, routed)           0.000    79.895    alum/divider/ram_reg_i_979_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.445 r  alum/divider/ram_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    80.445    alum/divider/ram_reg_i_920_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  alum/divider/ram_reg_i_854/CO[3]
                         net (fo=1, routed)           0.000    80.559    alum/divider/ram_reg_i_854_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    80.673    alum/divider/ram_reg_i_785_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  alum/divider/ram_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_711_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  alum/divider/ram_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    80.901    alum/divider/ram_reg_i_637_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  alum/divider/ram_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    81.015    alum/divider/ram_reg_i_554_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  alum/divider/ram_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    81.129    alum/divider/ram_reg_i_459_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.243 r  alum/divider/ram_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    81.243    alum/divider/ram_reg_i_363_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.399 r  alum/divider/ram_reg_i_240/CO[1]
                         net (fo=55, routed)          1.095    82.495    alum/divider/d0[4]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.824 r  alum/divider/ram_reg_i_988/O
                         net (fo=1, routed)           0.000    82.824    alum/divider/ram_reg_i_988_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.357 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    83.357    alum/divider/ram_reg_i_935_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.474 r  alum/divider/ram_reg_i_865/CO[3]
                         net (fo=1, routed)           0.000    83.474    alum/divider/ram_reg_i_865_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.591 r  alum/divider/ram_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.591    alum/divider/ram_reg_i_791_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.708 r  alum/divider/ram_reg_i_716/CO[3]
                         net (fo=1, routed)           0.000    83.708    alum/divider/ram_reg_i_716_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.825 r  alum/divider/ram_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    83.825    alum/divider/ram_reg_i_642_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.942 r  alum/divider/ram_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    83.942    alum/divider/ram_reg_i_559_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.059 r  alum/divider/ram_reg_i_464/CO[3]
                         net (fo=1, routed)           0.000    84.059    alum/divider/ram_reg_i_464_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.176 r  alum/divider/ram_reg_i_369/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/divider/ram_reg_i_369_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.333 r  alum/divider/ram_reg_i_246/CO[1]
                         net (fo=55, routed)          1.070    85.402    alum/divider/d0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    85.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    85.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.284 r  alum/divider/ram_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    86.284    alum/divider/ram_reg_i_940_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.398 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    86.398    alum/divider/ram_reg_i_870_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.512 r  alum/divider/ram_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    86.512    alum/divider/ram_reg_i_796_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.626 r  alum/divider/ram_reg_i_721/CO[3]
                         net (fo=1, routed)           0.000    86.626    alum/divider/ram_reg_i_721_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.740 r  alum/divider/ram_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    86.740    alum/divider/ram_reg_i_647_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.854 r  alum/divider/ram_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    86.854    alum/divider/ram_reg_i_564_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.968 r  alum/divider/ram_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    86.968    alum/divider/ram_reg_i_472_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.082 r  alum/divider/ram_reg_i_374/CO[3]
                         net (fo=1, routed)           0.000    87.082    alum/divider/ram_reg_i_374_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.239 r  alum/divider/ram_reg_i_251/CO[1]
                         net (fo=55, routed)          0.954    88.193    alum/divider/d0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    88.522 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    88.522    alum/divider/ram_reg_i_994_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.072 r  alum/divider/ram_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    89.072    alum/divider/ram_reg_i_945_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.186 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    89.186    alum/divider/ram_reg_i_875_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.300 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    89.300    alum/divider/ram_reg_i_801_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.414 r  alum/divider/ram_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    89.414    alum/divider/ram_reg_i_726_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.528 r  alum/divider/ram_reg_i_652/CO[3]
                         net (fo=1, routed)           0.000    89.528    alum/divider/ram_reg_i_652_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.642 r  alum/divider/ram_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    89.642    alum/divider/ram_reg_i_569_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.756 r  alum/divider/ram_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    89.756    alum/divider/ram_reg_i_477_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.870 r  alum/divider/ram_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    89.870    alum/divider/ram_reg_i_379_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.027 r  alum/divider/ram_reg_i_256/CO[1]
                         net (fo=55, routed)          1.130    91.158    alum/divider/d0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    91.487 r  alum/divider/ram_reg_i_1002/O
                         net (fo=1, routed)           0.000    91.487    alum/divider/ram_reg_i_1002_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.020 r  alum/divider/ram_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    92.020    alum/divider/ram_reg_i_995_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.137 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    92.137    alum/divider/ram_reg_i_950_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.254 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    92.254    alum/divider/ram_reg_i_880_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.371 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    92.371    alum/divider/ram_reg_i_806_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.488 r  alum/divider/ram_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    92.488    alum/divider/ram_reg_i_731_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.605 r  alum/divider/ram_reg_i_657/CO[3]
                         net (fo=1, routed)           0.000    92.605    alum/divider/ram_reg_i_657_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.722 r  alum/divider/ram_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    92.722    alum/divider/ram_reg_i_574_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.839 r  alum/divider/ram_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    92.839    alum/divider/ram_reg_i_482_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.093 r  alum/divider/ram_reg_i_382/CO[0]
                         net (fo=1, routed)           0.415    93.507    sm/d0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.367    93.874 r  sm/ram_reg_i_260/O
                         net (fo=1, routed)           0.492    94.366    sm/ram_reg_i_260_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124    94.490 r  sm/ram_reg_i_140/O
                         net (fo=2, routed)           0.000    94.490    sm/ram_reg_i_140_n_0
    SLICE_X44Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    94.702 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.330    95.032    sm/M_alum_out[0]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.299    95.331 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.005    96.337    L_reg/D[0]
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.449   101.449    L_reg/clk_out1
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.529    
                         clock uncertainty           -0.149   101.380    
    SLICE_X56Y12         FDRE (Setup_fdre_C_D)       -0.031   101.349    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.349    
                         arrival time                         -96.337    
  -------------------------------------------------------------------
                         slack                                  5.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.072    cond_butt_next_play/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.791    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.075     0.669    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.585     0.585    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.783    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.853     0.853    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.071     0.656    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.585     0.585    forLoop_idx_0_794281713[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.791    forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.853     0.853    forLoop_idx_0_794281713[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.075     0.660    forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.556     0.556    sr1/clk_out1
    SLICE_X51Y21         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.088     0.785    sr1/D_waddr_q[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.830 r  sr1/D_mem_q[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.830    sr1/D_mem_q[3][0]_i_1_n_0
    SLICE_X50Y21         FDRE                                         r  sr1/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.825     0.825    sr1/clk_out1
    SLICE_X50Y21         FDRE                                         r  sr1/D_mem_q_reg[3][0]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.121     0.690    sr1/D_mem_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.582     0.582    forLoop_idx_0_794281713[2].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y26         FDRE                                         r  forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.801    forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X60Y26         FDRE                                         r  forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.849     0.849    forLoop_idx_0_794281713[2].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y26         FDRE                                         r  forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.060     0.642    forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.556     0.556    gamecounter/clk_out1
    SLICE_X52Y22         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  gamecounter/D_ctr_q_reg[8]/Q
                         net (fo=3, routed)           0.073     0.793    gamecounter/D_ctr_q_reg[8]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.838 r  gamecounter/D_ctr_q[9]_i_2/O
                         net (fo=1, routed)           0.000     0.838    gamecounter/p_0_in[9]
    SLICE_X53Y22         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.824     0.824    gamecounter/clk_out1
    SLICE_X53Y22         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.091     0.660    gamecounter/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gameclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.556     0.556    gamecounter/clk_out1
    SLICE_X53Y22         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  gamecounter/D_ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.133     0.830    gameclk/Q[0]
    SLICE_X53Y21         FDRE                                         r  gameclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.825     0.825    gameclk/clk_out1
    SLICE_X53Y21         FDRE                                         r  gameclk/D_last_q_reg/C
                         clock pessimism             -0.255     0.570    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.070     0.640    gameclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.404%)  route 0.156ns (52.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564     0.564    display/clk_out1
    SLICE_X41Y2          FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.156     0.861    display/p_0_in__0[0]
    SLICE_X44Y2          FDRE                                         r  display/D_bram_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.835     0.835    display/clk_out1
    SLICE_X44Y2          FDRE                                         r  display/D_bram_addr_q_reg[0]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X44Y2          FDRE (Hold_fdre_C_D)         0.070     0.671    display/D_bram_addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y1      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y11     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y10     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y11     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y11     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y11     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y11     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.600ns  (logic 0.642ns (9.727%)  route 5.958ns (90.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          1.088     8.226    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.600ns  (logic 0.642ns (9.727%)  route 5.958ns (90.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          1.088     8.226    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 0.642ns (9.935%)  route 5.820ns (90.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     8.088    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 0.642ns (9.935%)  route 5.820ns (90.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     8.088    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 0.642ns (9.935%)  route 5.820ns (90.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     8.088    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 0.642ns (9.935%)  route 5.820ns (90.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.950     8.088    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X62Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 0.642ns (10.050%)  route 5.746ns (89.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.730     6.874    aseg_driver/ctr/Q[0]
    SLICE_X64Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.998 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.016     8.014    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 0.642ns (10.050%)  route 5.746ns (89.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.730     6.874    aseg_driver/ctr/Q[0]
    SLICE_X64Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.998 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          1.016     8.014    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 0.642ns (10.168%)  route 5.672ns (89.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.801     7.940    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.520     4.925    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 0.642ns (10.168%)  route 5.672ns (89.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.518     2.144 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.870     7.014    timerseg_driver/ctr/D_ctr_q_reg[17]_0[0]
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.138 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.801     7.940    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.520     4.925    timerseg_driver/ctr/clk
    SLICE_X62Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.209ns (9.120%)  route 2.083ns (90.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.131     2.884    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.209ns (9.120%)  route 2.083ns (90.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.131     2.884    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.209ns (9.120%)  route 2.083ns (90.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.131     2.884    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.209ns (9.120%)  route 2.083ns (90.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.131     2.884    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.209ns (8.750%)  route 2.180ns (91.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.227     2.981    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.209ns (8.750%)  route 2.180ns (91.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.227     2.981    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.209ns (8.750%)  route 2.180ns (91.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.227     2.981    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.209ns (8.750%)  route 2.180ns (91.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.227     2.981    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    bseg_driver/ctr/clk
    SLICE_X61Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.398ns  (logic 0.209ns (8.717%)  route 2.189ns (91.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.236     2.990    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    bseg_driver/ctr/clk
    SLICE_X61Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.398ns  (logic 0.209ns (8.717%)  route 2.189ns (91.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.952     2.709    bseg_driver/ctr/Q[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.754 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.236     2.990    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    bseg_driver/ctr/clk
    SLICE_X61Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.007ns  (logic 4.850ns (32.317%)  route 10.157ns (67.683%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.959     6.638    timerseg_driver/ctr/S[1]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.762 f  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.962     7.724    L_reg/timerseg_OBUF[1]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.848 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.962     8.810    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.934 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.794     9.728    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.235    11.087    timerseg_driver/ctr/timerseg[9]
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    11.237 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.244    16.481    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    20.229 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.229    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.498ns  (logic 4.602ns (31.740%)  route 9.896ns (68.260%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.959     6.638    timerseg_driver/ctr/S[1]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.762 f  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.962     7.724    L_reg/timerseg_OBUF[1]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.848 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.962     8.810    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.934 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.794     9.728    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.048    10.900    timerseg_driver/decimal_renderer/timerseg[1]_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124    11.024 r  timerseg_driver/decimal_renderer/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.170    16.195    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    19.721 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.721    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.459ns  (logic 4.623ns (31.973%)  route 9.836ns (68.027%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.959     6.638    timerseg_driver/ctr/S[1]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.762 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.962     7.724    L_reg/timerseg_OBUF[1]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.848 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.962     8.810    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.934 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.794     9.728    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.852 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.031    10.883    L_reg/D_registers_q_reg[6][0]_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I2_O)        0.124    11.007 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.127    16.134    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    19.681 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.681    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.309ns  (logic 4.905ns (34.282%)  route 9.403ns (65.718%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.959     6.638    timerseg_driver/ctr/S[1]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.762 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.962     7.724    L_reg/timerseg_OBUF[1]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.848 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.962     8.810    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.934 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.794     9.728    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.852 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.232    11.084    timerseg_driver/decimal_renderer/timerseg[1]_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.150    11.234 r  timerseg_driver/decimal_renderer/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.493    15.728    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    19.531 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.531    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.393ns  (logic 4.593ns (34.291%)  route 8.801ns (65.709%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.959     6.638    timerseg_driver/ctr/S[1]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.762 f  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.962     7.724    L_reg/timerseg_OBUF[1]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.848 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.962     8.810    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.934 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.794     9.728    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.232    11.084    timerseg_driver/decimal_renderer/timerseg[1]_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124    11.208 r  timerseg_driver/decimal_renderer/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.891    15.099    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    18.616 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.616    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 4.650ns (35.457%)  route 8.464ns (64.543%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.959     6.638    timerseg_driver/ctr/S[1]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.762 f  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.962     7.724    L_reg/timerseg_OBUF[1]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.848 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.962     8.810    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.934 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.794     9.728    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.235    11.087    timerseg_driver/ctr/timerseg[9]
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.124    11.211 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.551    14.762    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    18.336 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.336    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 4.835ns (38.128%)  route 7.846ns (61.872%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.959     6.638    timerseg_driver/ctr/S[1]
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.762 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.962     7.724    L_reg/timerseg_OBUF[1]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.848 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.962     8.810    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.934 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.794     9.728    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.852 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.031    10.883    timerseg_driver/ctr/timerseg[9]
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.153    11.036 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.137    14.173    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    17.903 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.903    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.061ns  (logic 4.724ns (39.171%)  route 7.336ns (60.829%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    bseg_driver/ctr/clk
    SLICE_X61Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.389     7.066    L_reg/M_ctr_value_3[1]
    SLICE_X52Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.190 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.663     7.854    L_reg/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.124     7.978 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.812     8.790    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.502    10.416    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.152    10.568 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.970    13.538    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    17.282 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.282    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 4.484ns (39.110%)  route 6.982ns (60.890%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    bseg_driver/ctr/clk
    SLICE_X61Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.389     7.066    L_reg/M_ctr_value_3[1]
    SLICE_X52Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.190 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.663     7.854    L_reg/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.124     7.978 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.812     8.790    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.247    10.161    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.285 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.870    13.155    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    16.687 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.687    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 4.497ns (39.266%)  route 6.956ns (60.734%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    bseg_driver/ctr/clk
    SLICE_X61Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.389     7.066    L_reg/M_ctr_value_3[1]
    SLICE_X52Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.190 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.663     7.854    L_reg/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I2_O)        0.124     7.978 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.812     8.790    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.502    10.416    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.124    10.540 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.590    13.129    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    16.674 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.674    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.498ns (60.121%)  route 0.994ns (39.879%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    bseg_driver/ctr/clk
    SLICE_X61Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.227     1.906    bseg_driver/ctr/S[0]
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.048     1.954 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.720    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.309     4.030 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.030    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.439ns (55.235%)  route 1.166ns (44.765%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.234     1.914    L_reg/M_ctr_value[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.214     2.173    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.045     2.218 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.936    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.144 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.144    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.454ns (55.359%)  route 1.172ns (44.641%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.441     2.121    aseg_driver/ctr/S[0]
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.044     2.165 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.731     2.896    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.269     4.164 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.164    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.460ns (55.199%)  route 1.185ns (44.801%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.243     1.923    aseg_driver/ctr/S[1]
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.042     1.965 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.942     2.907    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.184 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.184    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.527ns (57.234%)  route 1.141ns (42.766%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.234     1.914    L_reg/M_ctr_value[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.214     2.173    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.049     2.222 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.915    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.292     4.207 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.207    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.434ns (52.643%)  route 1.290ns (47.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X62Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.211     1.891    timerseg_driver/ctr/S[0]
    SLICE_X64Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.936 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.079     3.014    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     4.262 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.262    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.449ns (52.953%)  route 1.287ns (47.047%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.250     1.930    L_reg/M_ctr_value[1]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.975 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.336     2.311    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.045     2.356 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.701     3.057    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.275 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.275    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.524ns (55.478%)  route 1.223ns (44.522%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.250     1.930    L_reg/M_ctr_value[1]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.336     2.311    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.043     2.354 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.991    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.295     4.285 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.285    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.503ns (54.551%)  route 1.252ns (45.449%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    bseg_driver/ctr/clk
    SLICE_X61Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.327     2.005    bseg_driver/ctr/S[1]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.049     2.054 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.926     2.980    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.313     4.293 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.293    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.455ns (50.370%)  route 1.434ns (49.630%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    aseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.250     1.930    L_reg/M_ctr_value[1]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.336     2.311    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.045     2.356 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.847     3.203    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     4.427 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.427    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.495ns  (logic 11.641ns (31.046%)  route 25.855ns (68.954%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=2 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X53Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=18, routed)          2.042     4.067    L_reg/M_timerseg_driver_value[7]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124     4.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.852     5.043    L_reg/L_41cca054_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I1_O)        0.148     5.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.793     5.983    L_reg/L_41cca054_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.328     6.311 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.585     6.897    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.150     7.047 r  L_reg/L_41cca054_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156     8.202    L_reg/L_41cca054_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.332     8.534 r  L_reg/L_41cca054_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.534    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.067 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.184 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.507 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.820    10.327    L_reg/L_41cca054_remainder0_6[9]
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.306    10.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           1.291    11.924    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    12.048 r  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.700    12.749    L_reg/i__carry_i_17__3_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.873 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.726    13.599    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I2_O)        0.116    13.715 f  L_reg/i__carry_i_21__4/O
                         net (fo=2, routed)           0.620    14.335    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.328    14.663 r  L_reg/i__carry_i_12__4/O
                         net (fo=4, routed)           0.689    15.351    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153    15.504 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.974    16.479    L_reg/i__carry_i_13__2_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.327    16.806 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.806    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.319 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.319    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.634 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.638    18.272    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.307    18.579 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.007    19.586    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.710 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           0.658    20.368    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.188    21.680    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.124    21.804 f  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.589    22.393    L_reg/i__carry_i_20__2_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    22.517 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.858    23.375    L_reg/i__carry_i_12__2_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.156    23.531 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.193    23.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    24.462 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.462    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.576 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.576    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.889 f  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.739    25.628    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.306    25.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.282    26.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.340 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.973    27.313    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.124    27.437 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.164    27.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    27.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.819    28.545    L_reg/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    28.669 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.253    29.922    timerseg_driver/ctr/timerseg[9]_1
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.150    30.072 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.244    35.316    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    39.064 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.064    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.163ns  (logic 11.393ns (30.656%)  route 25.770ns (69.344%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=2 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X53Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=18, routed)          2.042     4.067    L_reg/M_timerseg_driver_value[7]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124     4.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.852     5.043    L_reg/L_41cca054_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I1_O)        0.148     5.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.793     5.983    L_reg/L_41cca054_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.328     6.311 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.585     6.897    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.150     7.047 r  L_reg/L_41cca054_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156     8.202    L_reg/L_41cca054_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.332     8.534 r  L_reg/L_41cca054_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.534    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.067 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.184 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.507 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.820    10.327    L_reg/L_41cca054_remainder0_6[9]
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.306    10.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           1.291    11.924    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    12.048 r  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.700    12.749    L_reg/i__carry_i_17__3_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.873 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.726    13.599    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I2_O)        0.116    13.715 f  L_reg/i__carry_i_21__4/O
                         net (fo=2, routed)           0.620    14.335    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.328    14.663 r  L_reg/i__carry_i_12__4/O
                         net (fo=4, routed)           0.689    15.351    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153    15.504 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.974    16.479    L_reg/i__carry_i_13__2_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.327    16.806 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.806    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.319 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.319    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.634 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.638    18.272    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.307    18.579 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.007    19.586    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.710 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           0.658    20.368    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.188    21.680    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.124    21.804 f  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.589    22.393    L_reg/i__carry_i_20__2_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    22.517 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.858    23.375    L_reg/i__carry_i_12__2_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.156    23.531 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.193    23.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    24.462 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.462    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.576 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.576    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.889 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.739    25.628    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.306    25.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.282    26.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.973    27.313    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.124    27.437 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.164    27.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    27.725 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.819    28.545    L_reg/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    28.669 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.242    29.911    timerseg_driver/decimal_renderer/timerseg[1]
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.124    30.035 r  timerseg_driver/decimal_renderer/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.170    35.205    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.731 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.731    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.126ns  (logic 11.414ns (30.743%)  route 25.713ns (69.257%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=3 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X53Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=18, routed)          2.042     4.067    L_reg/M_timerseg_driver_value[7]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124     4.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.852     5.043    L_reg/L_41cca054_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I1_O)        0.148     5.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.793     5.983    L_reg/L_41cca054_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.328     6.311 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.585     6.897    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.150     7.047 r  L_reg/L_41cca054_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156     8.202    L_reg/L_41cca054_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.332     8.534 r  L_reg/L_41cca054_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.534    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.067 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.184 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.507 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.820    10.327    L_reg/L_41cca054_remainder0_6[9]
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.306    10.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           1.291    11.924    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    12.048 r  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.700    12.749    L_reg/i__carry_i_17__3_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.873 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.726    13.599    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I2_O)        0.116    13.715 f  L_reg/i__carry_i_21__4/O
                         net (fo=2, routed)           0.620    14.335    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.328    14.663 r  L_reg/i__carry_i_12__4/O
                         net (fo=4, routed)           0.689    15.351    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153    15.504 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.974    16.479    L_reg/i__carry_i_13__2_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.327    16.806 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.806    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.319 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.319    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.634 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.638    18.272    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.307    18.579 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.007    19.586    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.710 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           0.658    20.368    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.188    21.680    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.124    21.804 f  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.589    22.393    L_reg/i__carry_i_20__2_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    22.517 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.858    23.375    L_reg/i__carry_i_12__2_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.156    23.531 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.193    23.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    24.462 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.462    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.576 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.576    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.889 f  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.739    25.628    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.306    25.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.282    26.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.340 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.973    27.313    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.124    27.437 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.164    27.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    27.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.819    28.545    L_reg/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    28.669 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.228    29.897    L_reg/D_ctr_q_reg[16]
    SLICE_X64Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.021 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.127    35.148    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.695 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.695    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.793ns  (logic 11.698ns (31.796%)  route 25.094ns (68.204%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=2 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X53Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=18, routed)          2.042     4.067    L_reg/M_timerseg_driver_value[7]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124     4.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.852     5.043    L_reg/L_41cca054_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I1_O)        0.148     5.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.793     5.983    L_reg/L_41cca054_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.328     6.311 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.585     6.897    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.150     7.047 r  L_reg/L_41cca054_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156     8.202    L_reg/L_41cca054_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.332     8.534 r  L_reg/L_41cca054_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.534    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.067 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.184 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.507 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.820    10.327    L_reg/L_41cca054_remainder0_6[9]
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.306    10.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           1.291    11.924    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    12.048 r  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.700    12.749    L_reg/i__carry_i_17__3_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.873 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.726    13.599    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I2_O)        0.116    13.715 f  L_reg/i__carry_i_21__4/O
                         net (fo=2, routed)           0.620    14.335    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.328    14.663 r  L_reg/i__carry_i_12__4/O
                         net (fo=4, routed)           0.689    15.351    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153    15.504 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.974    16.479    L_reg/i__carry_i_13__2_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.327    16.806 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.806    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.319 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.319    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.634 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.638    18.272    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.307    18.579 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.007    19.586    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.710 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           0.658    20.368    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.188    21.680    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.124    21.804 f  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.589    22.393    L_reg/i__carry_i_20__2_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    22.517 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.858    23.375    L_reg/i__carry_i_12__2_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.156    23.531 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.193    23.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    24.462 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.462    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.576 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.576    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.889 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.739    25.628    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.306    25.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.282    26.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.973    27.313    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.124    27.437 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.164    27.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    27.725 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.819    28.545    L_reg/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    28.669 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.243    29.912    timerseg_driver/decimal_renderer/timerseg[1]
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.152    30.064 r  timerseg_driver/decimal_renderer/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.493    34.558    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    38.361 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.361    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.875ns  (logic 11.384ns (31.731%)  route 24.491ns (68.269%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=2 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X53Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=18, routed)          2.042     4.067    L_reg/M_timerseg_driver_value[7]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124     4.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.852     5.043    L_reg/L_41cca054_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I1_O)        0.148     5.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.793     5.983    L_reg/L_41cca054_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.328     6.311 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.585     6.897    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.150     7.047 r  L_reg/L_41cca054_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156     8.202    L_reg/L_41cca054_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.332     8.534 r  L_reg/L_41cca054_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.534    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.067 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.184 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.507 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.820    10.327    L_reg/L_41cca054_remainder0_6[9]
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.306    10.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           1.291    11.924    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    12.048 r  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.700    12.749    L_reg/i__carry_i_17__3_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.873 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.726    13.599    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I2_O)        0.116    13.715 f  L_reg/i__carry_i_21__4/O
                         net (fo=2, routed)           0.620    14.335    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.328    14.663 r  L_reg/i__carry_i_12__4/O
                         net (fo=4, routed)           0.689    15.351    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153    15.504 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.974    16.479    L_reg/i__carry_i_13__2_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.327    16.806 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.806    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.319 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.319    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.634 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.638    18.272    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.307    18.579 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.007    19.586    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.710 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           0.658    20.368    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.188    21.680    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.124    21.804 f  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.589    22.393    L_reg/i__carry_i_20__2_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    22.517 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.858    23.375    L_reg/i__carry_i_12__2_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.156    23.531 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.193    23.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    24.462 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.462    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.576 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.576    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.889 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.739    25.628    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.306    25.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.282    26.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.973    27.313    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.124    27.437 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.164    27.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    27.725 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.819    28.545    L_reg/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    28.669 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.243    29.912    timerseg_driver/decimal_renderer/timerseg[1]
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.124    30.036 r  timerseg_driver/decimal_renderer/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.891    33.927    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    37.444 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.444    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.603ns  (logic 11.441ns (32.135%)  route 24.162ns (67.865%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=2 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X53Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=18, routed)          2.042     4.067    L_reg/M_timerseg_driver_value[7]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124     4.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.852     5.043    L_reg/L_41cca054_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I1_O)        0.148     5.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.793     5.983    L_reg/L_41cca054_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.328     6.311 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.585     6.897    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.150     7.047 r  L_reg/L_41cca054_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156     8.202    L_reg/L_41cca054_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.332     8.534 r  L_reg/L_41cca054_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.534    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.067 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.184 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.507 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.820    10.327    L_reg/L_41cca054_remainder0_6[9]
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.306    10.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           1.291    11.924    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    12.048 r  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.700    12.749    L_reg/i__carry_i_17__3_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.873 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.726    13.599    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I2_O)        0.116    13.715 f  L_reg/i__carry_i_21__4/O
                         net (fo=2, routed)           0.620    14.335    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.328    14.663 r  L_reg/i__carry_i_12__4/O
                         net (fo=4, routed)           0.689    15.351    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153    15.504 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.974    16.479    L_reg/i__carry_i_13__2_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.327    16.806 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.806    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.319 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.319    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.634 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.638    18.272    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.307    18.579 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.007    19.586    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.710 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           0.658    20.368    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.188    21.680    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.124    21.804 f  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.589    22.393    L_reg/i__carry_i_20__2_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    22.517 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.858    23.375    L_reg/i__carry_i_12__2_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.156    23.531 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.193    23.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    24.462 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.462    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.576 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.576    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.889 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.739    25.628    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.306    25.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.282    26.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.973    27.313    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.124    27.437 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.164    27.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    27.725 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.819    28.545    L_reg/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    28.669 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.253    29.922    timerseg_driver/ctr/timerseg[9]_1
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124    30.046 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.551    33.597    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    37.171 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.171    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.348ns  (logic 11.626ns (32.889%)  route 23.722ns (67.111%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=2 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.568     1.568    L_reg/clk_out1
    SLICE_X53Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=18, routed)          2.042     4.067    L_reg/M_timerseg_driver_value[7]
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124     4.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.852     5.043    L_reg/L_41cca054_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I1_O)        0.148     5.191 r  L_reg/L_41cca054_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.793     5.983    L_reg/L_41cca054_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.328     6.311 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.585     6.897    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.150     7.047 r  L_reg/L_41cca054_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156     8.202    L_reg/L_41cca054_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.332     8.534 r  L_reg/L_41cca054_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.534    timerseg_driver/decimal_renderer/i__carry__0_i_23__0_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.067 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.184 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.507 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.820    10.327    L_reg/L_41cca054_remainder0_6[9]
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.306    10.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           1.291    11.924    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    12.048 r  L_reg/i__carry_i_17__3/O
                         net (fo=9, routed)           0.700    12.749    L_reg/i__carry_i_17__3_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124    12.873 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.726    13.599    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X54Y2          LUT3 (Prop_lut3_I2_O)        0.116    13.715 f  L_reg/i__carry_i_21__4/O
                         net (fo=2, routed)           0.620    14.335    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.328    14.663 r  L_reg/i__carry_i_12__4/O
                         net (fo=4, routed)           0.689    15.351    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.153    15.504 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.974    16.479    L_reg/i__carry_i_13__2_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.327    16.806 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.806    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.319 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.319    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.634 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.638    18.272    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I1_O)        0.307    18.579 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.007    19.586    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X53Y2          LUT5 (Prop_lut5_I4_O)        0.124    19.710 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           0.658    20.368    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.188    21.680    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X52Y0          LUT5 (Prop_lut5_I0_O)        0.124    21.804 f  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.589    22.393    L_reg/i__carry_i_20__2_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I0_O)        0.124    22.517 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.858    23.375    L_reg/i__carry_i_12__2_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.156    23.531 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.193    23.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    24.462 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.462    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.576 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.576    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.889 r  timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.739    25.628    timerseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.306    25.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.282    26.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    26.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.973    27.313    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.124    27.437 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.164    27.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.124    27.725 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.819    28.545    L_reg/timerseg_OBUF[10]_inst_i_1
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    28.669 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.228    29.897    timerseg_driver/ctr/timerseg[9]_1
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.153    30.050 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.137    33.187    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    36.917 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.917    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.776ns  (logic 11.482ns (35.033%)  route 21.293ns (64.967%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.419     1.988 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=16, routed)          1.726     3.714    L_reg/M_aseg_driver_value[7]
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.327     4.041 f  L_reg/L_41cca054_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.687     4.728    L_reg/L_41cca054_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.326     5.054 f  L_reg/L_41cca054_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.512     5.566    L_reg/L_41cca054_remainder0__0_carry__1_i_6_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.690 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.879     6.569    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.719 r  L_reg/L_41cca054_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840     7.559    L_reg/L_41cca054_remainder0__0_carry_i_9_n_0
    SLICE_X62Y8          LUT4 (Prop_lut4_I2_O)        0.326     7.885 r  L_reg/L_41cca054_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.885    aseg_driver/decimal_renderer/i__carry_i_5__3[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.435 r  aseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.435    aseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.657 f  aseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.596     9.253    L_reg/L_41cca054_remainder0[4]
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.294     9.547 f  L_reg/i__carry__1_i_17/O
                         net (fo=9, routed)           1.083    10.631    L_reg/i__carry__1_i_17_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I1_O)        0.326    10.957 f  L_reg/i__carry_i_23__0/O
                         net (fo=1, routed)           0.436    11.393    L_reg/i__carry_i_23__0_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.326    11.719 f  L_reg/i__carry_i_21/O
                         net (fo=2, routed)           0.607    12.326    L_reg/i__carry_i_21_n_0
    SLICE_X60Y8          LUT3 (Prop_lut3_I1_O)        0.116    12.442 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.022    13.464    L_reg/i__carry_i_13__0_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.328    13.792 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.668    14.461    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124    14.585 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.554    15.139    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    15.263 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    15.263    aseg_driver/decimal_renderer/i__carry__0_i_10_0[2]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.661 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.661    aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.995 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.817    16.812    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2[1]
    SLICE_X63Y9          LUT5 (Prop_lut5_I4_O)        0.303    17.115 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=2, routed)           0.657    17.772    aseg_driver/decimal_renderer/i__carry_i_14__0
    SLICE_X65Y8          LUT5 (Prop_lut5_I0_O)        0.124    17.896 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=4, routed)           1.307    19.204    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.328 r  L_reg/i__carry_i_8/O
                         net (fo=8, routed)           0.468    19.795    L_reg/i__carry_i_8_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I3_O)        0.150    19.945 f  L_reg/i__carry_i_27/O
                         net (fo=2, routed)           0.314    20.259    L_reg/i__carry_i_27_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.326    20.585 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.646    21.231    L_reg/i__carry_i_19_n_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.149    21.380 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.663    22.043    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.801 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.801    aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.020 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    24.130    aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.295    24.425 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.151    24.576    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.124    24.700 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.822    25.522    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.677    26.323    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    26.447 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.098    27.545    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I2_O)        0.152    27.697 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.952    30.649    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.696    34.345 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.345    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.682ns  (logic 10.643ns (32.566%)  route 22.039ns (67.434%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.570     1.570    L_reg/clk_out1
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     2.088 r  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          0.883     2.972    L_reg/D_registers_q_reg[3][9]_0[6]
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.124     3.096 r  L_reg/L_41cca054_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.937     4.033    L_reg/L_41cca054_remainder0__0_carry_i_19__0_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124     4.157 f  L_reg/L_41cca054_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.639     4.795    L_reg/L_41cca054_remainder0__0_carry_i_14_n_0
    SLICE_X56Y7          LUT2 (Prop_lut2_I0_O)        0.124     4.919 f  L_reg/L_41cca054_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.892     5.812    L_reg/L_41cca054_remainder0__0_carry_i_11__1_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150     5.962 r  L_reg/L_41cca054_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.896     6.858    L_reg/L_41cca054_remainder0__0_carry_i_9__0_n_0
    SLICE_X54Y5          LUT4 (Prop_lut4_I2_O)        0.328     7.186 r  L_reg/L_41cca054_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.186    bseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  bseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.719    bseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.034 f  bseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.205     9.239    L_reg/L_41cca054_remainder0_4[7]
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.307     9.546 f  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.869    10.414    L_reg/i__carry__0_i_21_n_0
    SLICE_X50Y6          LUT4 (Prop_lut4_I0_O)        0.124    10.538 r  L_reg/i__carry_i_17__1/O
                         net (fo=8, routed)           1.059    11.597    L_reg/i__carry_i_17__1_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.721 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=4, routed)           0.904    12.625    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X52Y7          LUT4 (Prop_lut4_I2_O)        0.124    12.749 f  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.979    13.728    L_reg/i__carry_i_12__1_n_0
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.124    13.852 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.666    14.518    L_reg/D_registers_q_reg[3][4]_1[0]
    SLICE_X53Y5          LUT5 (Prop_lut5_I0_O)        0.124    14.642 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    14.642    bseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.192 r  bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.192    bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.306 r  bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.306    bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.619 f  bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.194    16.812    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X55Y5          LUT5 (Prop_lut5_I0_O)        0.306    17.118 r  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.770    17.888    bseg_driver/decimal_renderer/i__carry__0_i_12__1
    SLICE_X54Y4          LUT5 (Prop_lut5_I0_O)        0.124    18.012 r  bseg_driver/decimal_renderer/i__carry__0_i_16__0/O
                         net (fo=4, routed)           0.713    18.726    L_reg/i__carry_i_12__0_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.124    18.850 f  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.402    19.252    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.376 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.612    19.988    L_reg/i__carry_i_16__1_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I1_O)        0.124    20.112 f  L_reg/i__carry_i_22__1/O
                         net (fo=2, routed)           0.438    20.550    L_reg/i__carry_i_22__1_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I4_O)        0.124    20.674 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.887    21.561    L_reg/i__carry_i_12__0_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.124    21.685 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    21.685    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11_0[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.235    bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.349    bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.588 r  bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    23.388    bseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X56Y4          LUT6 (Prop_lut6_I2_O)        0.302    23.690 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.282    23.972    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_20_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.124    24.096 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.873    24.969    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y5          LUT2 (Prop_lut2_I1_O)        0.124    25.093 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.134    26.226    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I0_O)        0.124    26.350 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.036    27.386    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I2_O)        0.152    27.538 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.970    30.508    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    34.253 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.253    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.519ns  (logic 11.280ns (34.688%)  route 21.239ns (65.312%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.419     1.988 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=16, routed)          1.726     3.714    L_reg/M_aseg_driver_value[7]
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.327     4.041 f  L_reg/L_41cca054_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.687     4.728    L_reg/L_41cca054_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.326     5.054 f  L_reg/L_41cca054_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.512     5.566    L_reg/L_41cca054_remainder0__0_carry__1_i_6_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.690 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.879     6.569    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.719 r  L_reg/L_41cca054_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840     7.559    L_reg/L_41cca054_remainder0__0_carry_i_9_n_0
    SLICE_X62Y8          LUT4 (Prop_lut4_I2_O)        0.326     7.885 r  L_reg/L_41cca054_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.885    aseg_driver/decimal_renderer/i__carry_i_5__3[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.435 r  aseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.435    aseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.657 f  aseg_driver/decimal_renderer/L_41cca054_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.596     9.253    L_reg/L_41cca054_remainder0[4]
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.294     9.547 f  L_reg/i__carry__1_i_17/O
                         net (fo=9, routed)           1.083    10.631    L_reg/i__carry__1_i_17_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I1_O)        0.326    10.957 f  L_reg/i__carry_i_23__0/O
                         net (fo=1, routed)           0.436    11.393    L_reg/i__carry_i_23__0_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.326    11.719 f  L_reg/i__carry_i_21/O
                         net (fo=2, routed)           0.607    12.326    L_reg/i__carry_i_21_n_0
    SLICE_X60Y8          LUT3 (Prop_lut3_I1_O)        0.116    12.442 r  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           1.022    13.464    L_reg/i__carry_i_13__0_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.328    13.792 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.668    14.461    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124    14.585 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.554    15.139    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    15.263 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    15.263    aseg_driver/decimal_renderer/i__carry__0_i_10_0[2]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.661 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.661    aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.995 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.817    16.812    L_reg/L_41cca054_remainder0_inferred__1/i__carry__2[1]
    SLICE_X63Y9          LUT5 (Prop_lut5_I4_O)        0.303    17.115 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=2, routed)           0.657    17.772    aseg_driver/decimal_renderer/i__carry_i_14__0
    SLICE_X65Y8          LUT5 (Prop_lut5_I0_O)        0.124    17.896 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=4, routed)           1.307    19.204    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.328 r  L_reg/i__carry_i_8/O
                         net (fo=8, routed)           0.468    19.795    L_reg/i__carry_i_8_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I3_O)        0.150    19.945 f  L_reg/i__carry_i_27/O
                         net (fo=2, routed)           0.314    20.259    L_reg/i__carry_i_27_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.326    20.585 f  L_reg/i__carry_i_19/O
                         net (fo=3, routed)           0.646    21.231    L_reg/i__carry_i_19_n_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.149    21.380 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.663    22.043    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.801 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.801    aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.020 r  aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.110    24.130    aseg_driver/decimal_renderer/L_41cca054_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.295    24.425 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.151    24.576    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.124    24.700 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.822    25.522    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.677    26.323    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    26.447 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.098    27.545    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I2_O)        0.124    27.669 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.897    30.566    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    34.088 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.088    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.396ns (77.909%)  route 0.396ns (22.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.396     1.153    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.385 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.385    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1935378891[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.421ns (73.689%)  route 0.507ns (26.311%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_1935378891[0].cond_butt_sel_desel/clk_out1
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_1935378891[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_1935378891[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.843    forLoop_idx_0_1935378891[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.888 r  forLoop_idx_0_1935378891[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.398     1.286    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.520 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.520    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.416ns (72.291%)  route 0.543ns (27.709%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.846    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.891 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.434     1.324    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.554 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.554    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1935378891[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.438ns (73.138%)  route 0.528ns (26.862%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    forLoop_idx_0_1935378891[1].cond_butt_sel_desel/clk_out1
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_1935378891[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  forLoop_idx_0_1935378891[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.852    forLoop_idx_0_1935378891[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.897 r  forLoop_idx_0_1935378891[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.434     1.331    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.560 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.560    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.443ns (66.349%)  route 0.732ns (33.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564     0.564    display/clk_out1
    SLICE_X30Y1          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.732     1.460    matclk_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     2.739 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.739    matclk
    R6                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.430ns (64.915%)  route 0.773ns (35.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X31Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.773     1.476    mattop_OBUF[2]
    N6                   OBUF (Prop_obuf_I_O)         1.289     2.765 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.765    mattop[2]
    N6                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.615ns (32.995%)  route 3.280ns (67.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.280     4.770    forLoop_idx_0_794281713[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.894 r  forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.894    forLoop_idx_0_794281713[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.507     1.507    forLoop_idx_0_794281713[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.619ns (34.618%)  route 3.057ns (65.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.057     4.552    forLoop_idx_0_794281713[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.676 r  forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.676    forLoop_idx_0_794281713[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y26         FDRE                                         r  forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     1.503    forLoop_idx_0_794281713[2].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y26         FDRE                                         r  forLoop_idx_0_794281713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 1.625ns (37.749%)  route 2.679ns (62.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.679     4.180    forLoop_idx_0_794281713[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.304    forLoop_idx_0_794281713[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    forLoop_idx_0_794281713[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.617ns (40.898%)  route 2.337ns (59.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.337     3.831    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.955    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.507     1.507    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.628ns (43.001%)  route 2.158ns (56.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.123    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.247 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.785    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.628ns (43.001%)  route 2.158ns (56.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.123    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.247 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.785    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.628ns (43.001%)  route 2.158ns (56.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.123    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.247 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.785    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.628ns (43.001%)  route 2.158ns (56.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.123    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.247 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.785    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.628ns (43.001%)  route 2.158ns (56.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.123    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.247 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.785    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.622ns (47.053%)  route 1.826ns (52.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.826     3.324    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.448 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.448    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.510     1.510    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1935378891[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.300ns (33.008%)  route 0.608ns (66.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.608     0.863    forLoop_idx_0_1935378891[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  forLoop_idx_0_1935378891[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.908    forLoop_idx_0_1935378891[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1935378891[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1935378891[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1935378891[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1935378891[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.307ns (32.568%)  route 0.636ns (67.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.636     0.898    forLoop_idx_0_1935378891[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.943 r  forLoop_idx_0_1935378891[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.943    forLoop_idx_0_1935378891[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1935378891[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1935378891[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1935378891[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.311ns (30.780%)  route 0.700ns (69.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.700     0.966    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.011 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.011    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.316ns (27.826%)  route 0.821ns (72.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.638     0.909    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.137    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.316ns (27.826%)  route 0.821ns (72.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.638     0.909    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.137    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.316ns (27.826%)  route 0.821ns (72.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.638     0.909    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.137    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.316ns (27.826%)  route 0.821ns (72.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.638     0.909    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.137    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.316ns (27.826%)  route 0.821ns (72.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.638     0.909    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.954 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.137    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.306ns (25.457%)  route 0.896ns (74.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.896     1.157    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.202    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.853     0.853    forLoop_idx_0_794281713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y29         FDRE                                         r  forLoop_idx_0_794281713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.313ns (22.421%)  route 1.084ns (77.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.084     1.353    forLoop_idx_0_794281713[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.398 r  forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.398    forLoop_idx_0_794281713[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_794281713[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_794281713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





