FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/************************************************************************
File  : Clock H/w specific Information

Author: Pankaj Dev <pankaj.dev@st.com>

Copyright (C) 2014 STMicroelectronics
************************************************************************/

#ifndef __CLKGEN_INFO_H
#define __CLKGEN_INFO_H

extern spinlock_t clkgen_a9_lock;

struct clkgen_field {
	unsigned int offset;
	unsigned int mask;
	unsigned int shift;
};

static inline unsigned long clkgen_read(void __iomem	*base,
					  struct clkgen_field *field)
{
	return (readl(base + field->offset) >> field->shift) & field->mask;
}

/* bench 6633.1.0 f995f7d1e6a3 */
/* bench 6633.1.1 2a50d282d3b7 */
/* bench 6633.1.2 37d8c22b41e4 */
/* bench 6633.1.3 31ede6783eb1 */
/* bench 6633.1.4 d409fd09fb1a */
/* bench 6633.1.5 266e70649dab */
/* bench 6633.1.6 7e5d7073832b */
static inline void clkgen_write(void __iomem *base, struct clkgen_field *field,
				  unsigned long val)
{
	writel((readl(base + field->offset) &
	       ~(field->mask << field->shift)) | (val << field->shift),
	       base + field->offset);

	return;
}

#define CLKGEN_FIELD(_offset, _mask, _shift) {		\
				.offset	= _offset,	\
				.mask	= _mask,	\
				.shift	= _shift,	\
				}

#define CLKGEN_READ(pll, field) clkgen_read(pll->regs_base, \
		&pll->data->field)

#define CLKGEN_WRITE(pll, field, val) clkgen_write(pll->regs_base, \
		&pll->data->field, val)

#endif /*__CLKGEN_INFO_H*/

