@W: FA239 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":76:28:76:48|ROM b_3[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":71:28:71:44|ROM b_2[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":76:28:76:48|ROM b_3[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":71:28:71:44|ROM b_2[11:0] (in view: work.DFT_singleBin_12s_32s_5s_6s_0s_1s_2s_3s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: BN132 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT_singleBin.b[8] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT_singleBin.b[6] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT_singleBin.b[5] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT_singleBin.b[7] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT_singleBin.b[9] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\documents\github\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT_singleBin.b[11] because it is equivalent to instance DFT.DFT_singleBin.b[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock DFT_top|i_sys_clk with period 33.33ns. Please declare a user-defined clock on object "p:i_sys_clk"
