`timescale 1ns/100ps
module counter(clk, rst, cnt);
	input wire clk, rst;
	output reg [3:0] cnt;
	reg [3:0] temp;

	always @(posedge rst) begin
		temp = 4'b0000
		cnt = 4'b0000;
	end

  always @(posedge clk) begin
		if (rst) temp = 0;
		else temp = temp + 1;
		cnt = temp
  end
endmodule