<stg><name>Softmax_layer</name>


<trans_list>

<trans id="311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="3" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="16" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="18" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="36" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:0  %inp_sumRow = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="inp_sumRow"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v41_0 = phi i4 [ 0, %0 ], [ %v41, %2 ]

]]></Node>
<StgValue><ssdm name="v41_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln110 = icmp eq i4 %v41_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v41 = add i4 %v41_0, 1

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln110, label %.preheader1.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln111 = zext i4 %v41_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inp_sumRow_addr = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %inp_sumRow_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0  %indvar_flatten = phi i8 [ %add_ln113, %l_j2_end ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1  %i3_0 = phi i4 [ %select_ln116_1, %l_j2_end ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2  %j2_0 = phi i4 [ %j2, %l_j2_end ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:3  %icmp_ln113 = icmp eq i8 %indvar_flatten, -112

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:4  %add_ln113 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:5  br i1 %icmp_ln113, label %.preheader.preheader.preheader, label %l_j2_begin

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j2_begin:0  %i3 = add i4 1, %i3_0

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j2_begin:3  %icmp_ln114 = icmp eq i4 %j2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j2_begin:4  %select_ln116 = select i1 %icmp_ln114, i4 0, i4 %j2_0

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j2_begin:5  %select_ln116_1 = select i1 %icmp_ln114, i4 %i3, i4 %i3_0

]]></Node>
<StgValue><ssdm name="select_ln116_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="4">
<![CDATA[
l_j2_begin:7  %trunc_ln116 = trunc i4 %select_ln116_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j2_begin:8  %zext_ln116_1_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln116_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="zext_ln116_1_mid2_v"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="2">
<![CDATA[
l_j2_begin:9  %zext_ln116_1 = zext i2 %zext_ln116_1_mid2_v to i5

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_j2_begin:10  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln116_1_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="4">
<![CDATA[
l_j2_begin:11  %zext_ln116_2 = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
l_j2_begin:12  %sub_ln116 = sub i5 %zext_ln116_2, %zext_ln116_1

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="4">
<![CDATA[
l_j2_begin:16  %trunc_ln116_1 = trunc i4 %select_ln116 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln116_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j2_begin:17  %tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln116, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="2">
<![CDATA[
l_j2_begin:18  %zext_ln116_4 = zext i2 %tmp_27 to i5

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
l_j2_begin:19  %add_ln116 = add i5 %zext_ln116_4, %sub_ln116

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
l_j2_begin:20  %sext_ln116 = sext i5 %add_ln116 to i64

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:21  %v38_0_0_addr = getelementptr [9 x float]* %v38_0_0, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_0_0_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:22  %v38_0_1_addr = getelementptr [9 x float]* %v38_0_1, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_0_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:23  %v38_0_2_addr = getelementptr [9 x float]* %v38_0_2, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_0_2_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:24  %v38_0_3_addr = getelementptr [9 x float]* %v38_0_3, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_0_3_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:25  %v38_1_0_addr = getelementptr [9 x float]* %v38_1_0, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_1_0_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:26  %v38_1_1_addr = getelementptr [9 x float]* %v38_1_1, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_1_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:27  %v38_1_2_addr = getelementptr [9 x float]* %v38_1_2, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_1_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:28  %v38_1_3_addr = getelementptr [9 x float]* %v38_1_3, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_1_3_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:29  %v38_2_0_addr = getelementptr [9 x float]* %v38_2_0, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_2_0_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:30  %v38_2_1_addr = getelementptr [9 x float]* %v38_2_1, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_2_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:31  %v38_2_2_addr = getelementptr [9 x float]* %v38_2_2, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_2_2_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:32  %v38_2_3_addr = getelementptr [9 x float]* %v38_2_3, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_2_3_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:33  %v38_3_0_addr = getelementptr [9 x float]* %v38_3_0, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_3_0_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:34  %v38_3_1_addr = getelementptr [9 x float]* %v38_3_1, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_3_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:35  %v38_3_2_addr = getelementptr [9 x float]* %v38_3_2, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_3_2_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_begin:36  %v38_3_3_addr = getelementptr [9 x float]* %v38_3_3, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="v38_3_3_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:39  %v38_0_0_load = load float* %v38_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_0_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:40  %v38_0_1_load = load float* %v38_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_1_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:41  %v38_0_2_load = load float* %v38_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_2_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:42  %v38_0_3_load = load float* %v38_0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_3_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:43  %v38_1_0_load = load float* %v38_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_0_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:44  %v38_1_1_load = load float* %v38_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_1_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:45  %v38_1_2_load = load float* %v38_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_2_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:46  %v38_1_3_load = load float* %v38_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_3_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:47  %v38_2_0_load = load float* %v38_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_0_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:48  %v38_2_1_load = load float* %v38_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_1_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:49  %v38_2_2_load = load float* %v38_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_2_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:50  %v38_2_3_load = load float* %v38_2_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_3_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:51  %v38_3_0_load = load float* %v38_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_0_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:52  %v38_3_1_load = load float* %v38_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_1_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:53  %v38_3_2_load = load float* %v38_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_2_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:54  %v38_3_3_load = load float* %v38_3_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_3_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch2:0  switch i2 %trunc_ln116_1, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch273:0  br label %l_j2_end

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch1:0  switch i2 %trunc_ln116_1, label %branch756 [
    i2 0, label %branch453
    i2 1, label %branch554
    i2 -2, label %branch655
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch152:0  br label %l_j2_end

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch0:0  switch i2 %trunc_ln116_1, label %branch335 [
    i2 0, label %branch032
    i2 1, label %branch133
    i2 -2, label %branch234
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch031:0  br label %l_j2_end

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch3:0  switch i2 %trunc_ln116_1, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch390:0  br label %l_j2_end

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_j2_begin:37  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln116, i2 %trunc_ln116_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="4">
<![CDATA[
l_j2_begin:38  %zext_ln116_3 = zext i4 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:39  %v38_0_0_load = load float* %v38_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_0_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:40  %v38_0_1_load = load float* %v38_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_1_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:41  %v38_0_2_load = load float* %v38_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_2_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:42  %v38_0_3_load = load float* %v38_0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_0_3_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:43  %v38_1_0_load = load float* %v38_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_0_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:44  %v38_1_1_load = load float* %v38_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_1_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:45  %v38_1_2_load = load float* %v38_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_2_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:46  %v38_1_3_load = load float* %v38_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_1_3_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:47  %v38_2_0_load = load float* %v38_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_0_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:48  %v38_2_1_load = load float* %v38_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_1_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:49  %v38_2_2_load = load float* %v38_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_2_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:50  %v38_2_3_load = load float* %v38_2_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_2_3_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:51  %v38_3_0_load = load float* %v38_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_0_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:52  %v38_3_1_load = load float* %v38_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_1_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:53  %v38_3_2_load = load float* %v38_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_2_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
l_j2_begin:54  %v38_3_3_load = load float* %v38_3_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v38_3_3_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
l_j2_begin:55  %v44 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %v38_0_0_load, float %v38_0_1_load, float %v38_0_2_load, float %v38_0_3_load, float %v38_1_0_load, float %v38_1_1_load, float %v38_1_2_load, float %v38_1_3_load, float %v38_2_0_load, float %v38_2_1_load, float %v38_2_2_load, float %v38_2_3_load, float %v38_3_0_load, float %v38_3_1_load, float %v38_3_2_load, float %v38_3_3_load, i5 %zext_ln116_3)

]]></Node>
<StgValue><ssdm name="v44"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="8" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
l_j2_begin:57  switch i2 %trunc_ln116, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="7" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="6" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="134" st_id="7" stage="5" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
l_j2_begin:6  %zext_ln116 = zext i4 %select_ln116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="4" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2_end:0  %inp_sumRow_addr_2 = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
l_j2_end:1  %v47 = load float* %inp_sumRow_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v47"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="3" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
l_j2_end:1  %v47 = load float* %inp_sumRow_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v47"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="2" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j2_begin:1  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @l_exp_sum_i3_l_j2_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j2_begin:2  %empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j2_begin:13  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j2_begin:14  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j2_begin:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln115"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="8">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_begin:56  %v46 = call float @llvm.exp.f32(float %v44) nounwind

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch10:0  store float %v46, float* %v38_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch273

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch9:0  store float %v46, float* %v38_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch273

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch8:0  store float %v46, float* %v38_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch273

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch11:0  store float %v46, float* %v38_2_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-2"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch273

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch655:0  store float %v46, float* %v38_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch655:1  br label %branch152

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch554:0  store float %v46, float* %v38_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch554:1  br label %branch152

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch453:0  store float %v46, float* %v38_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %branch152

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch756:0  store float %v46, float* %v38_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="1"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch756:1  br label %branch152

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch234:0  store float %v46, float* %v38_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %branch031

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch133:0  store float %v46, float* %v38_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %branch031

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch032:0  store float %v46, float* %v38_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch032:1  br label %branch031

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch335:0  store float %v46, float* %v38_0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="0"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch335:1  br label %branch031

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch14:0  store float %v46, float* %v38_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch390

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch13:0  store float %v46, float* %v38_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch390

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch12:0  store float %v46, float* %v38_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch390

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
branch15:0  store float %v46, float* %v38_3_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="trunc_ln116" val="-1"/>
<literal name="trunc_ln116_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch390

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j2_end:5  %j2 = add i4 %select_ln116, 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="181" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_end:2  %v48 = fadd float %v47, %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="182" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_end:2  %v48 = fadd float %v47, %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="183" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_end:2  %v48 = fadd float %v47, %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="184" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_end:2  %v48 = fadd float %v47, %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="185" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2_end:2  %v48 = fadd float %v47, %v46

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
l_j2_end:3  store float %v48, float* %inp_sumRow_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j2_end:4  %empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str17, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
l_j2_end:6  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten14 = phi i8 [ %add_ln125, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %i4_0 = phi i4 [ %select_ln128_1, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %j3_0 = phi i4 [ %j3, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  %icmp_ln125 = icmp eq i8 %indvar_flatten14, -112

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:4  %add_ln125 = add i8 %indvar_flatten14, 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %icmp_ln125, label %3, label %l_j3_begin

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j3_begin:0  %i4 = add i4 1, %i4_0

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j3_begin:3  %icmp_ln126 = icmp eq i4 %j3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j3_begin:4  %select_ln128 = select i1 %icmp_ln126, i4 0, i4 %j3_0

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j3_begin:5  %select_ln128_1 = select i1 %icmp_ln126, i4 %i4, i4 %i4_0

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="4">
<![CDATA[
l_j3_begin:9  %trunc_ln128 = trunc i4 %select_ln128_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln128"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j3_begin:10  %zext_ln128_2_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln128_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="zext_ln128_2_mid2_v"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="2">
<![CDATA[
l_j3_begin:11  %zext_ln128_1 = zext i2 %zext_ln128_2_mid2_v to i5

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_j3_begin:12  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln128_2_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="4">
<![CDATA[
l_j3_begin:13  %zext_ln128_2 = zext i4 %tmp_s to i7

]]></Node>
<StgValue><ssdm name="zext_ln128_2"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="4">
<![CDATA[
l_j3_begin:14  %zext_ln128_3 = zext i4 %tmp_s to i5

]]></Node>
<StgValue><ssdm name="zext_ln128_3"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
l_j3_begin:15  %sub_ln128 = sub i5 %zext_ln128_3, %zext_ln128_1

]]></Node>
<StgValue><ssdm name="sub_ln128"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
l_j3_begin:16  %tmp_15 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %zext_ln128_2_mid2_v, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="6">
<![CDATA[
l_j3_begin:17  %zext_ln131 = zext i6 %tmp_15 to i7

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_j3_begin:18  %sub_ln131 = sub i7 %zext_ln131, %zext_ln128_2

]]></Node>
<StgValue><ssdm name="sub_ln131"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j3_begin:20  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="4">
<![CDATA[
l_j3_begin:22  %zext_ln131_1 = zext i4 %select_ln128 to i7

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_j3_begin:23  %add_ln131 = add i7 %zext_ln131_1, %sub_ln131

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="4">
<![CDATA[
l_j3_begin:29  %trunc_ln128_1 = trunc i4 %select_ln128 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln128_1"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j3_begin:30  %tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln128, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="2">
<![CDATA[
l_j3_begin:31  %zext_ln128_5 = zext i2 %tmp_28 to i5

]]></Node>
<StgValue><ssdm name="zext_ln128_5"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
l_j3_begin:32  %add_ln128 = add i5 %zext_ln128_5, %sub_ln128

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="5">
<![CDATA[
l_j3_begin:33  %sext_ln128 = sext i5 %add_ln128 to i64

]]></Node>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:34  %v38_0_0_addr_1 = getelementptr [9 x float]* %v38_0_0, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_0_0_addr_1"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:35  %v38_0_1_addr_1 = getelementptr [9 x float]* %v38_0_1, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_0_1_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:36  %v38_0_2_addr_1 = getelementptr [9 x float]* %v38_0_2, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_0_2_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:37  %v38_0_3_addr_1 = getelementptr [9 x float]* %v38_0_3, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_0_3_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:38  %v38_1_0_addr_1 = getelementptr [9 x float]* %v38_1_0, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_1_0_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:39  %v38_1_1_addr_1 = getelementptr [9 x float]* %v38_1_1, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_1_1_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:40  %v38_1_2_addr_1 = getelementptr [9 x float]* %v38_1_2, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_1_2_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:41  %v38_1_3_addr_1 = getelementptr [9 x float]* %v38_1_3, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_1_3_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:42  %v38_2_0_addr_1 = getelementptr [9 x float]* %v38_2_0, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_2_0_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:43  %v38_2_1_addr_1 = getelementptr [9 x float]* %v38_2_1, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_2_1_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:44  %v38_2_2_addr_1 = getelementptr [9 x float]* %v38_2_2, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_2_2_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:45  %v38_2_3_addr_1 = getelementptr [9 x float]* %v38_2_3, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_2_3_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:46  %v38_3_0_addr_1 = getelementptr [9 x float]* %v38_3_0, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_3_0_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:47  %v38_3_1_addr_1 = getelementptr [9 x float]* %v38_3_1, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_3_1_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:48  %v38_3_2_addr_1 = getelementptr [9 x float]* %v38_3_2, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_3_2_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:49  %v38_3_3_addr_1 = getelementptr [9 x float]* %v38_3_3, i64 0, i64 %sext_ln128

]]></Node>
<StgValue><ssdm name="v38_3_3_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:52  %v38_0_0_load_1 = load float* %v38_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_0_load_1"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:53  %v38_0_1_load_1 = load float* %v38_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_1_load_1"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:54  %v38_0_2_load_1 = load float* %v38_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_2_load_1"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:55  %v38_0_3_load_1 = load float* %v38_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_3_load_1"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:56  %v38_1_0_load_1 = load float* %v38_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_0_load_1"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:57  %v38_1_1_load_1 = load float* %v38_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_1_load_1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:58  %v38_1_2_load_1 = load float* %v38_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_2_load_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:59  %v38_1_3_load_1 = load float* %v38_1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_3_load_1"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:60  %v38_2_0_load_1 = load float* %v38_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_0_load_1"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:61  %v38_2_1_load_1 = load float* %v38_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_1_load_1"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:62  %v38_2_2_load_1 = load float* %v38_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_2_load_1"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:63  %v38_2_3_load_1 = load float* %v38_2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_3_load_1"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:64  %v38_3_0_load_1 = load float* %v38_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_0_load_1"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:65  %v38_3_1_load_1 = load float* %v38_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_1_load_1"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:66  %v38_3_2_load_1 = load float* %v38_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_2_load_1"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:67  %v38_3_3_load_1 = load float* %v38_3_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_3_load_1"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j3_end:0  %empty_349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str19, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j3_end:1  %j3 = add i4 %select_ln128, 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
l_j3_end:2  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="4">
<![CDATA[
l_j3_begin:6  %zext_ln128 = zext i4 %select_ln128_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:7  %inp_sumRow_addr_1 = getelementptr [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:8  %inp_sumRow_load = load float* %inp_sumRow_addr_1, align 4

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_j3_begin:50  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln128, i2 %trunc_ln128_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="4">
<![CDATA[
l_j3_begin:51  %zext_ln128_4 = zext i4 %tmp_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln128_4"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:52  %v38_0_0_load_1 = load float* %v38_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_0_load_1"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:53  %v38_0_1_load_1 = load float* %v38_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_1_load_1"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:54  %v38_0_2_load_1 = load float* %v38_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_2_load_1"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:55  %v38_0_3_load_1 = load float* %v38_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_0_3_load_1"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:56  %v38_1_0_load_1 = load float* %v38_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_0_load_1"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:57  %v38_1_1_load_1 = load float* %v38_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_1_load_1"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:58  %v38_1_2_load_1 = load float* %v38_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_2_load_1"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:59  %v38_1_3_load_1 = load float* %v38_1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_1_3_load_1"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:60  %v38_2_0_load_1 = load float* %v38_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_0_load_1"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:61  %v38_2_1_load_1 = load float* %v38_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_1_load_1"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:62  %v38_2_2_load_1 = load float* %v38_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_2_load_1"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:63  %v38_2_3_load_1 = load float* %v38_2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_2_3_load_1"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:64  %v38_3_0_load_1 = load float* %v38_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_0_load_1"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:65  %v38_3_1_load_1 = load float* %v38_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_1_load_1"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:66  %v38_3_2_load_1 = load float* %v38_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_2_load_1"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:67  %v38_3_3_load_1 = load float* %v38_3_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38_3_3_load_1"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
l_j3_begin:68  %v51 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %v38_0_0_load_1, float %v38_0_1_load_1, float %v38_0_2_load_1, float %v38_0_3_load_1, float %v38_1_0_load_1, float %v38_1_1_load_1, float %v38_1_2_load_1, float %v38_1_3_load_1, float %v38_2_0_load_1, float %v38_2_1_load_1, float %v38_2_2_load_1, float %v38_2_3_load_1, float %v38_3_0_load_1, float %v38_3_1_load_1, float %v38_3_2_load_1, float %v38_3_3_load_1, i5 %zext_ln128_4)

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
l_j3_begin:70  switch i2 %trunc_ln128, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="276" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4">
<![CDATA[
l_j3_begin:8  %inp_sumRow_load = load float* %inp_sumRow_addr_1, align 4

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="278" st_id="21" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="279" st_id="22" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="280" st_id="23" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="281" st_id="24" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="282" st_id="25" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="283" st_id="26" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="284" st_id="27" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="285" st_id="28" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="286" st_id="29" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="287" st_id="30" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="288" st_id="31" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="289" st_id="32" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="290" st_id="33" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="291" st_id="34" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="292" st_id="35" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3_begin:69  %v53 = fdiv float %v51, %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j3_begin:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_update_i4_l_j3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j3_begin:2  %empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j3_begin:19  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="296" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j3_begin:21  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln127"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="7">
<![CDATA[
l_j3_begin:24  %sext_ln131 = sext i7 %add_ln131 to i64

]]></Node>
<StgValue><ssdm name="sext_ln131"/></StgValue>
</operation>

<operation id="298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:25  %v39_0_addr = getelementptr [36 x float]* %v39_0, i64 0, i64 %sext_ln131

]]></Node>
<StgValue><ssdm name="v39_0_addr"/></StgValue>
</operation>

<operation id="299" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:26  %v39_1_addr = getelementptr [36 x float]* %v39_1, i64 0, i64 %sext_ln131

]]></Node>
<StgValue><ssdm name="v39_1_addr"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:27  %v39_2_addr = getelementptr [36 x float]* %v39_2, i64 0, i64 %sext_ln131

]]></Node>
<StgValue><ssdm name="v39_2_addr"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3_begin:28  %v39_3_addr = getelementptr [36 x float]* %v39_3, i64 0, i64 %sext_ln131

]]></Node>
<StgValue><ssdm name="v39_3_addr"/></StgValue>
</operation>

<operation id="302" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float %v53, float* %v39_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %l_j3_end

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="304" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float %v53, float* %v39_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="305" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %l_j3_end

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="306" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float %v53, float* %v39_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="307" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %l_j3_end

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float %v53, float* %v39_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln128" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %l_j3_end

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
