Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Fri Feb 11 12:10:12 2022
| Host             : big05.seas.upenn.edu running 64-bit openSUSE Leap 15.3
| Command          : report_power -file ./output/post_route_power_report.txt
| Design           : lc4_system_alu
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.139        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.032        |
| Device Static (W)        | 0.106        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.012 |     2071 |       --- |             --- |
|   LUT as Logic |     0.011 |     1331 |     53200 |            2.50 |
|   CARRY4       |    <0.001 |      135 |     13300 |            1.02 |
|   F7/F8 Muxes  |    <0.001 |       57 |     53200 |            0.11 |
|   Register     |    <0.001 |      186 |    106400 |            0.17 |
|   Others       |     0.000 |       51 |       --- |             --- |
| Signals        |     0.011 |     1498 |       --- |             --- |
| Block RAM      |     0.004 |      1.5 |       140 |            1.07 |
| DSPs           |     0.002 |        2 |       220 |            0.91 |
| I/O            |     0.002 |       21 |       200 |           10.50 |
| Static Power   |     0.106 |          |           |                 |
| Total          |     0.139 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.030 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------+---------------+-----------------+
| Clock         | Domain        | Constraint (ns) |
+---------------+---------------+-----------------+
| oled_ctrl_clk | oled_ctrl_clk |            10.0 |
+---------------+---------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| lc4_system_alu                                 |     0.032 |
|   alu                                          |     0.016 |
|     h2                                         |     0.014 |
|       genblk1[0].h0                            |     0.010 |
|       genblk1[10].h0                           |    <0.001 |
|       genblk1[11].h0                           |    <0.001 |
|       genblk1[12].h0                           |    <0.001 |
|       genblk1[13].h0                           |    <0.001 |
|       genblk1[14].h0                           |    <0.001 |
|       genblk1[15].h0                           |    <0.001 |
|       genblk1[1].h0                            |    <0.001 |
|       genblk1[2].h0                            |    <0.001 |
|       genblk1[3].h0                            |    <0.001 |
|       genblk1[4].h0                            |    <0.001 |
|       genblk1[5].h0                            |    <0.001 |
|       genblk1[6].h0                            |    <0.001 |
|       genblk1[7].h0                            |    <0.001 |
|       genblk1[8].h0                            |    <0.001 |
|       genblk1[9].h0                            |    <0.001 |
|   get_rst                                      |    <0.001 |
|   m_OLEDCtrl                                   |     0.013 |
|     CHAR_LIB                                   |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     INIT_SEQ                                   |     0.002 |
|       U0                                       |     0.002 |
|         inst_blk_mem_gen                       |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|             valid.cstr                         |     0.002 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     MS_DELAY                                   |    <0.001 |
|     PIXEL_BUFFER                               |     0.001 |
|       U0                                       |     0.001 |
|         inst_blk_mem_gen                       |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|             valid.cstr                         |     0.001 |
|               ramloop[0].ram.r                 |     0.001 |
|                 prim_noinit.ram                |     0.001 |
|     SPI_CTRL                                   |    <0.001 |
+------------------------------------------------+-----------+


