<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="Multi-core (computing),2000,2005,AMD,ASUS,Advanced Micro Devices,Apple Computer,April 12,April 22,Athlon 64,Athlon 64 X2" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>Multi-core (computing) - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "Multi-core_(computing)";
			var wgTitle = "Multi-core (computing)";
			var wgArticleId = 3503207;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">Multi-core (computing)</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<p>A <b>multi-core</b> <a href="/wiki/Microprocessor.html" title="Microprocessor">microprocessor</a> is one which combines two or more independent processors into a single package, often a single <a href="/wiki/Integrated_circuit.html" title="Integrated circuit">integrated circuit</a> (IC). A <b>dual-core</b> device contains only two independent microprocessors. In general, multi-core microprocessors allow a computing device to exhibit some form of <a href="/wiki/Thread-level_parallelism.html" title="Thread-level parallelism">thread-level parallelism</a> (<b>TLP</b>) without including multiple microprocessors in separate physical packages. This form of TLP is often known as <a href="/wiki/Chip-level_multiprocessing.html" title="Chip-level multiprocessing">chip-level multiprocessing</a>, or <b>CMP.</b></p>
<p>There is some discrepancy in the <a href="/wiki/Semantics.html" title="Semantics">semantics</a> by which the terms "multi-core" and "dual-core" are defined. Most commonly they are used to refer to some sort of <a href="/wiki/Central_processing_unit.html" title="Central processing unit">central processing unit</a> (CPU), but are sometimes also applied to <a href="/wiki/Digital_signal_processor.html" title="Digital signal processor">DSPs</a> and <a href="/wiki/System-on-a-chip.html" title="System-on-a-chip">SoCs</a>. Additionally, some use these terms only to refer to multi-core microprocessors that are manufactured on the <i>same</i> integrated circuit die. These persons generally prefer to refer to separate microprocessor dies in the same package by another name, such as <b>"multi-chip module"</b>, <b>"double core"</b>, or even <b>"twin core"</b>. This article uses both the terms "multi-core" and "dual-core" to reference microelectronic CPUs manufactured on the <i>same</i> integrated circuit, unless otherwise noted.</p>
<div class="thumb tright">
<div style="width:192px;"><a  class="internal" title="Conceptual diagram of a dual-core CPU, with CPU-local Level 1 caches, and shared, on-chip Level 2 caches."><img src="http://upload.wikimedia.org/wikipedia/en/thumb/0/08/Dual_Core_Generic.png/190px-Dual_Core_Generic.png" alt="Conceptual diagram of a dual-core CPU, with CPU-local Level 1 caches, and shared, on-chip Level 2 caches." width="190" height="220" longdesc="/wiki/Image:Dual_Core_Generic.png" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Conceptual diagram of a dual-core CPU, with CPU-local Level 1 caches, and shared, on-chip Level 2 caches.</div>
</div>
</div>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">Commercial examples</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Development motivation</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">2.1</span> <span class="toctext">Technical pressures</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.2</span> <span class="toctext">Commercial incentives</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.3</span> <span class="toctext">Advantages</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.4</span> <span class="toctext">Disadvantages</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Software impact</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">3.1</span> <span class="toctext">Licensing</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Commercial examples">edit</a>]</div>
<p><a name="Commercial_examples" id="Commercial_examples"></a></p>
<h2>Commercial examples</h2>
<ul>
<li><a href="/wiki/IBM.html" title="IBM">International Business Machines (IBM)</a>'s <a href="/wiki/POWER4.html" title="POWER4">POWER4</a>, first Dual-Core module processor released in <a href="/wiki/2000.html" title="2000">2000</a>.</li>
<li>IBM's <a href="/wiki/IBM_POWER.html" title="IBM POWER">POWER5</a> dual-core chip is now in production, and the company has a <a href="/wiki/PowerPC_970.html" title="PowerPC 970">PowerPC 970MP</a> dual-core processor in production that was used in the Apple [Power Mac G5]].</li>
<li>Cradle Technologies multi-core DSP processor (CT3400, CT3600)</li>
<li>Broadcom SiByte (SB1250, SB1255, SB1455)</li>
<li><a href="/wiki/PA-RISC.html" title="PA-RISC">PA-RISC</a> (PA-8800)</li>
<li><a href="/wiki/Sun_Microsystems.html" title="Sun Microsystems">Sun Microsystems</a> Ultra<a href="/wiki/SPARC.html" title="SPARC">SPARC</a> IV, UltraSPARC IV+, <a href="/wiki/UltraSPARC_T1.html" title="UltraSPARC T1">UltraSPARC T1</a></li>
<li><a href="/wiki/Advanced_Micro_Devices.html" title="Advanced Micro Devices">AMD</a> released its dual-core <a href="/wiki/Opteron.html" title="Opteron">Opteron</a> server/workstation processors on <a href="/wiki/April_22.html" title="April 22">22 April</a> <a href="/wiki/2005.html" title="2005">2005</a>, and its dual-core desktop processors, the <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a> <a href="/wiki/Athlon_64_X2.html" title="Athlon 64 X2">X2</a> family, were released on <a href="/wiki/May_31.html" title="May 31">31 May</a> 2005. AMD have also recently released the <a href="/wiki/FX-60.html" title="FX-60">FX-60</a>, <a  class="new" title="FX-62">FX-62</a> and <a  class="new" title="FX-64">FX-64</a> for high performance desktops, and <a href="/wiki/Turion_64_X2.html" title="Turion 64 X2">Turion 64 X2</a> for laptops.</li>
<li><a href="/wiki/Intel.html" title="Intel">Intel</a>'s dual-core <a href="/wiki/Xeon.html" title="Xeon">Xeon</a> processors, code-named <i>Paxville</i> and <i>Dempsey</i>, are shipping at 3 GHz. The company is also currently developing dual-core versions of its <a href="/wiki/Itanium.html" title="Itanium">Itanium</a> high-end server CPU architecture and produced <a href="/wiki/Pentium_D.html" title="Pentium D">Pentium D</a>, the dual core version of <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a>. A newer chip, the <a href="/wiki/Core_Duo.html" title="Core Duo">Core Duo</a>, is available in the <a href="/wiki/Apple_Computer.html" title="Apple Computer">Apple Computer</a>'s <a href="/wiki/IMac.html" title="IMac">iMac</a>, high end <a href="/wiki/Mac_mini.html" title="Mac mini">Mac mini</a>, <a href="/wiki/MacBook.html" title="MacBook">MacBook</a> and <a href="/wiki/MacBook_Pro.html" title="MacBook Pro">MacBook Pro</a>, as well as in various <a href="/wiki/Laptop.html" title="Laptop">laptop</a> PCs, from brands of the likes of <a href="/wiki/Sony.html" title="Sony">Sony</a>, <a href="/wiki/Toshiba.html" title="Toshiba">Toshiba</a>, <a href="/wiki/ASUS.html" title="ASUS">ASUS</a>, and others. The next generation version, <a href="/wiki/Core_2.html" title="Core 2">Core 2</a> Duo, codenamed <i>Conroe</i>, was released early on July 27, 2006.</li>
<li><a href="/wiki/Motorola.html" title="Motorola">Motorola</a>/<a href="/wiki/Freescale.html" title="Freescale">Freescale</a> has dual-core ICs based on the <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> e500 core, and <a  class="new" title="E600">e600</a> and <a  class="new" title="E700">e700</a> cores in development.</li>
<li><a href="/wiki/Microsoft%27s.html" title="Microsoft's">Microsoft's</a> <a href="/wiki/Xbox_360.html" title="Xbox 360">Xbox 360</a> game console uses a triple core <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> microprocessor.</li>
<li>The <a href="/wiki/Cell_%28microprocessor%29.html" title="Cell (microprocessor)">Cell</a> processor, in <a href="/wiki/PlayStation_3.html" title="PlayStation 3">PlayStation 3</a> is a 9 core design.</li>
<li>Raza Microelectronics' XLR processor has eight MIPS cores.</li>
<li>Cavium Networks' Octeon processor has 16 MIPS cores.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Development motivation">edit</a>]</div>
<p><a name="Development_motivation" id="Development_motivation"></a></p>
<h2>Development motivation</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Technical pressures">edit</a>]</div>
<p><a name="Technical_pressures" id="Technical_pressures"></a></p>
<h3>Technical pressures</h3>
<p>While CMOS manufacturing technology continues to improve, reducing the size of single gates, physical limits of semiconductor-based microelectronics become a major design concern. Some effects of these physical limitations can cause significant <b>heat dissipation</b> and <b>data synchronization</b> problems. The demand for more complex and capable microprocessors causes CPU designers to utilize various methods of increasing performance. Some <a href="/wiki/Instruction-level_parallelism.html" title="Instruction-level parallelism">ILP</a> methods like <a href="/wiki/Superscalar.html" title="Superscalar">superscalar</a> <a href="/wiki/Pipelining.html" title="Pipelining">pipelining</a> are suitable for many applications, but are inefficient for others that tend to contain difficult-to-predict code. Many applications are better suited to <a href="/wiki/Thread_level_parallelism.html" title="Thread level parallelism">TLP</a> methods, and multiple independent CPUs is one common method used to increase a system's overall TLP. A combination of increased available space due to refined manufacturing processes and the demand for increased TLP led to the logical creation of multi-core CPUs.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Commercial incentives">edit</a>]</div>
<p><a name="Commercial_incentives" id="Commercial_incentives"></a></p>
<h3>Commercial incentives</h3>
<p>Several business motives drive the development of dual-core architectures. Since <a href="/wiki/Symmetric_multiprocessing.html" title="Symmetric multiprocessing">SMP</a> designs have been long implemented using discrete CPUs, the issues regarding implementing the architecture and supporting it in software are well known. Additionally, utilizing a proven processing core design (e.g. Freescale's e700 core) without architectural changes reduces design risk significantly. Finally, the connotation of the terminology "dual-core" (and other multiples) lends itself to marketing efforts.</p>
<p>Additionally, for general-purpose processors, much of the motivation for multi-core processors comes from the increasing difficulty of improving processor performance by increasing the operating frequency (frequency-scaling). In order to continue delivering regular performance improvements for general-purpose processors, manufacturers such as <a href="/wiki/Intel.html" title="Intel">Intel</a> and <a href="/wiki/AMD.html" title="AMD">AMD</a> have turned to multi-core designs, sacrificing lower manufacturing costs for higher performance in some applications and systems.</p>
<p>Multi-core architectures are being developed, but so are the alternatives. An especially strong contender for established markets is to integrate more peripheral functions into the chip.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Advantages">edit</a>]</div>
<p><a name="Advantages" id="Advantages"></a></p>
<h3>Advantages</h3>
<ul>
<li>Proximity of multiple CPU cores on the same die have the advantage that the <a href="/wiki/Cache_coherency.html" title="Cache coherency">cache coherency</a> circuitry can operate at a much higher clock rate than is possible if the signals have to travel off-chip, so combining equivalent CPUs on a single die significantly improves the performance of <a  class="new" title="Cache snooping">cache snoop</a> (alternative: <a href="/wiki/Bus_snooping.html" title="Bus snooping">Bus snooping</a>) operations.</li>
<li>Assuming that the die can fit into the package, physically, the multi-core CPU designs require much less <a href="/wiki/Printed_circuit_board.html" title="Printed circuit board">Printed Circuit Board (PCB)</a> space than multi-chip SMP designs.</li>
<li>A dual-core processor uses slightly less power than two coupled single-core processors, principally because of the increased power required to drive signals external to the chip and because the smaller silicon process geometry allows the cores to operate at lower voltages; such reduction reduces latency. Furthermore, the cores share some circuitry, like the L2 cache and the interface to the front side bus (<a href="/wiki/Front_side_bus.html" title="Front side bus">FSB</a>).</li>
<li>In terms of competing technologies for the available silicon die area, multi-core design can make use of proven CPU core library designs and produce a product with lower risk of design error than devising a new wider core design. Also, adding more cache suffers from diminishing returns.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Disadvantages">edit</a>]</div>
<p><a name="Disadvantages" id="Disadvantages"></a></p>
<h3>Disadvantages</h3>
<ul>
<li>In addition to <a href="/wiki/Operating_system.html" title="Operating system">operating system</a> (OS) to support, adjustments to existing software are required to maximize utilization of the computing resources provided by multi-core processors. Also, the ability of multi-core processors to increase application performance depends on the use of multiple threads within applications. For example, most current (2006) video games will run faster on a 3 GHz single-core processor than on a 2GHz dual-core, despite the dual-core theoretically having more processing power, because they are incapable of efficiently using more than one core at a time.<sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup></li>
<li>Integration of a multi-core chip drives production yields down and they are more difficult to manage thermally than lower-density single-chip designs.<sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup></li>
<li>From an architectural point of view, ultimately, single CPU designs may make better use of the silicon surface area than multiprocessing cores, so a development commitment to this architecture may carry the risk of obsolescence.<sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup></li>
<li>Raw processing power is not the only constraint on system performance. Two processing cores sharing the same system bus and memory bandwidth limits the real-world performance advantage. If a single core is close to being memory bandwidth limited, then going to dual-core might only give 30% to 70% improvement. If memory-bandwidth is not a problem you might get a 90% improvement. It would be possible for an application that used 2 CPUs to end up running faster on one dual-core if communication between the CPUs was the limiting factor, which would count as more than 100% improvement. <sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Software impact">edit</a>]</div>
<p><a name="Software_impact" id="Software_impact"></a></p>
<h2>Software impact</h2>
<p>Software benefits from multicore architectures where code can be executed in parallel. Under most common operating systems this requires code to execute in separate threads. Each application running on a system runs in its own thread so multiple applications will benefit from multicore architectures. Each application may also have multiple threads but must be specifically written to do so but many applications are not. Operating system software also tends to run many threads as a part of its normal operation. Running <a href="/wiki/Virtual_machine.html" title="Virtual machine">virtual machines</a> will benefit from adoption of multiple core architectures since each virtual machine runs independently of others and can be executed in parallel.</p>
<p>Most application software is not written to use multiple threads because of the challenge of doing so. Programming threaded code requires the sometimes complex co-ordination of threads and can easily introduce subtle and difficult to find bugs due to the interleaving of processing on data shared between threads. Also there has been a perceived lack of motivation for writing threaded applications because of the relative rareness of multiprocessor hardware although threaded applications tend to perform better even on single processor machines.</p>
<p>Given the increasing emphasis on multicore chip design, stemming from the grave thermal and power consumption problems posed by any further significant increase in processor clock speeds, the extent to which software can be multithreaded to take advantage of these new chips is likely to be the single greatest constraint on computer performance in the future. If developers are unable to design software to fully exploit the resources provided by multiple cores, then they will ultimately reach an insurmountable performance ceiling.</p>
<p>Current software titles that fully utilize multi-core technologies include: City of Heroes, City of Villains, Maya, Blender3D, Quake 3 &amp; 4, Elder Scrolls: Oblivion, Falcon 4: Allied Force, 3DS Max, Adobe Photoshop, Windows XP Professional, Windows 2003, Mac OS X, Linux, GigaSpaces EAG, and many operating systems that are streamlined for server use.</p>
<p><a href="/wiki/Parallel_programming.html" title="Parallel programming">Parallel programming</a> techniques can benefit from multiple cores directly. Some existing <a href="/wiki/Parallel_programming_model.html" title="Parallel programming model">parallel programming models</a> such as <a href="/wiki/OpenMP.html" title="OpenMP">OpenMP</a> and <a href="/wiki/Message_Passing_Interface.html" title="Message Passing Interface">MPI</a> can be used on multi-core platforms. Other research efforts have been seen also, like Cray’s Chapel, Sun’s Fortress, and IBM’s <b>X10</b>.</p>
<p>Concurrency acquires a central role in true parallel application. The basic steps in designing parallel applications are:</p>
<dl>
<dt>Partitioning&#160;</dt>
<dd>The partitioning stage of a design is intended to expose opportunities for parallel execution. Hence, the focus is on defining a large number of small tasks in order to yield what is termed a fine-grained decomposition of a problem.</dd>
</dl>
<dl>
<dt>Communication&#160;</dt>
<dd>The tasks generated by a partition are intended to execute concurrently but cannot, in general, execute independently. The computation to be performed in one task will typically require data associated with another task. Data must then be transferred between tasks so as to allow computation to proceed. This information flow is specified in the communication phase of a design.</dd>
</dl>
<dl>
<dt>Agglomeration&#160;</dt>
<dd>In the third stage, we move from the abstract toward the concrete. We revisit decisions made in the partitioning and communication phases with a view to obtaining an algorithm that will execute efficiently on some class of parallel computer. In particular, we consider whether it is useful to combine, or agglomerate, tasks identified by the partitioning phase, so as to provide a smaller number of tasks, each of greater size. We also determine whether it is worthwhile to replicate data and/or computation.</dd>
</dl>
<dl>
<dt>Mapping&#160;</dt>
<dd>In the fourth and final stage of the parallel algorithm design process, we specify where each task is to execute. This mapping problem does not arise on uniprocessors or on shared-memory computers that provide automatic task scheduling.</dd>
</dl>
<p>On the other hand, on the <a href="/wiki/Server-side.html" title="Server-side">server side</a>, multicore processors are ideal because they allow many users to connect to a site simultaneously and have independent <a href="/wiki/Thread_%28computer_science%29.html" title="Thread (computer science)">threads</a> of execution. This allows for Web servers and application servers that have much better <a href="/wiki/Throughput.html" title="Throughput">throughput</a>.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Licensing">edit</a>]</div>
<p><a name="Licensing" id="Licensing"></a></p>
<h3>Licensing</h3>
<p>Another issue is the question of software licensing for multi-core CPUs. Typically enterprise server software is licensed "per processor". In the past a CPU was a processor (and moreover most computers had only one CPU) and there was no ambiguity. Now there is the possibility of counting cores as processors and charging a customer for two licenses when they use a dual-core CPU. However, the trend seems to be counting dual-core chips as a single processor as Microsoft, Intel, and AMD support this view. Oracle counts AMD and Intel dual-core CPUs as a single processor but has other numbers for other types. IBM, HP and Microsoft count a multi-chip module as multiple processors. If multi-chip modules counted as one processor then CPU makers would have an incentive to make large expensive multi-chip modules so their customers saved on software licensing. So it seems that the industry is slowly heading towards counting each die (see <a href="/wiki/Integrated_circuit.html" title="Integrated circuit">Integrated circuit</a>) as a processor, no matter how many cores each die has. Intel has released Paxville which is really a multi-chip module but Intel is calling it a dual-core. It is not clear yet how licensing will work for Paxville. This is an unresolved and thorny issue for software companies and customers.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Notes">edit</a>]</div>
<p><a name="Notes" id="Notes"></a></p>
<h2>Notes</h2>
<ol>
<li><cite id="endnote_DSP" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; <a href="/wiki/Digital_signal_processor.html" title="Digital signal processor">Digital signal processors</a>, DSPs, have utilized dual-core architectures for much longer than high-end general purpose processors. A typical example of a DSP-specific implementation would be a combination of a <a href="/wiki/RISC.html" title="RISC">RISC</a> CPU and a DSP <a href="/wiki/MPU.html" title="MPU">MPU</a>. This allows for the design of products that require a general purpose processor for user interfaces and a DSP for real-time data processing; this type of design is suited to e.g. <a href="/wiki/Mobile_phone.html" title="Mobile phone">mobile phones</a>.</li>
<li><cite id="endnote_PMTandSMP" style="font-style: normal;"><a  title=""><b>↑</b></a></cite>&#160; Two types of <a href="/wiki/Operating_system.html" title="Operating system">operating systems</a> are able to utilize a dual-CPU multiprocessor: partitioned multiprocessing and <a href="/wiki/Symmetric_multiprocessing.html" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP). In a partitioned architecture, each CPU boots into separate segments of physical memory and operate independently; in an SMP OS, processors work in a shared space, executing threads within the OS independently.</li>
</ol>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/Hyper-threading.html" title="Hyper-threading">hyper-threading</a></li>
<li><a href="/wiki/Multiprocessing.html" title="Multiprocessing">multiprocessing</a></li>
<li><a href="/wiki/Symmetric_multiprocessing.html" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP)</li>
<li><a href="/wiki/Chip-level_multiprocessing.html" title="Chip-level multiprocessing">chip-level multiprocessing</a> (CMP)</li>
<li><a href="/wiki/Simultaneous_multithreading.html" title="Simultaneous multithreading">simultaneous multithreading</a> (SMT)</li>
<li><a href="/wiki/Computer_multitasking.html" title="Computer multitasking">multitasking</a></li>
<li><a href="/wiki/Parallel_computing.html" title="Parallel computing">parallel computing</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.amd.com/us-en/Processors/TechnicalResources/0,,30_182_869_2353,00.html">AMD HyperTransport Technology</a></li>
<li><a  class="external text" title="http://www.intel.com/technology/hyperthread/">Intel Hyper-Threading Technology</a></li>
<li><a  class="external text" title="http://www.internetnews.com/ent-news/article.php/3496926">Intel First to Ship Dual Core</a> – By Michael Singer, internetnews.com, <a href="/wiki/April_12.html" title="April 12">12 April</a> <a href="/wiki/2005.html" title="2005">2005</a></li>
<li><a  class="external text" title="http://news.zdnet.com/2100-9584_22-5726935.html">Findings of a test carried out by Anandtech showed that dual-core chips produced by AMD and Intel had individual performance merits under different situations of application</a></li>
</ul>

<!-- 
Pre-expand include size: 2384 bytes
Post-expand include size: 1164 bytes
Template argument size: 24 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:3503207-0!1!0!default!!en!2 and timestamp 20060910143632 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Articles with unsourced statements">Articles with unsourced statements</a></span> | <span dir='ltr'><a  title="Category:Computer architecture">Computer architecture</a></span> | <span dir='ltr'><a  title="Category:Digital signal processing">Digital signal processing</a></span> | <span dir='ltr'><a  title="Category:Microprocessors">Microprocessors</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Multi-core_%28computing%29.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 12:07, 8 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv56 in 0.107 secs. --></body></html>
