#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Mar 12 10:52:04 2025
# Process ID: 15936
# Current directory: C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/gettrace
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28040 C:\Users\28646\Desktop\LoongArchCPU\cdp_ede_local\mycpu_env\gettrace\gettrace.xpr
# Log file: C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/gettrace/vivado.log
# Journal file: C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/gettrace\vivado.jou
# Running On        :Ga1axy
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13980HX
# CPU Frequency     :2419 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :33959 MB
# Swap memory       :6442 MB
# Total Virtual     :40402 MB
# Available Virtual :16298 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/gettrace/gettrace.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
source tb_top.tcl
run all
pwd
cd ..
cd soc_verify
cd soc_dram
cd run_vivado
source create_project.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
current_project gettrace
close_sim
close_project
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_pll] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_pll] -no_script -sync -force -quiet
set_property generate_synth_checkpoint false [get_files  C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xci]
generate_target all [get_files  C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xci]
export_ip_user_files -of_objects [get_files C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files -ipstatic_source_dir C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/modelsim} {questa=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/questa} {riviera=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/riviera} {activehdl=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  data_ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips data_ram] -no_script -sync -force -quiet
set_property generate_synth_checkpoint false [get_files  C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/data_ram.xci]
generate_target all [get_files  C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/data_ram.xci] -directory C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files -ipstatic_source_dir C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/modelsim} {questa=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/questa} {riviera=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/riviera} {activehdl=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  inst_ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips inst_ram] -no_script -sync -force -quiet
set_property generate_synth_checkpoint false [get_files  C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram.xci]
generate_target all [get_files  C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files -ipstatic_source_dir C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/modelsim} {questa=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/questa} {riviera=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/riviera} {activehdl=C:/Users/28646/Desktop/LoongArchCPU/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_top.tcl
run all
run all
current_wave_config {Untitled 2}
add_wave {{/tb_top/soc_lite/cpu/pc}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2}
add_wave {{/tb_top/soc_lite/debug_wb_pc}} 
close_sim
launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 3}
add_wave {{/tb_top/soc_lite/debug_wb_pc}} 
current_wave_config {Untitled 3}
add_wave {{/tb_top/soc_lite/cpu/pc}} 
close_sim
launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 4}
add_wave {{/tb_top/soc_lite/cpu/debug_wb_pc}} 
run all
current_wave_config {Untitled 4}
add_wave {{/tb_top/soc_lite/cpu/br_taken}} 
current_wave_config {Untitled 4}
add_wave {{/tb_top/soc_lite/cpu/inst_add_w}} {{/tb_top/soc_lite/cpu/inst_sub_w}} {{/tb_top/soc_lite/cpu/inst_slt}} {{/tb_top/soc_lite/cpu/inst_sltu}} {{/tb_top/soc_lite/cpu/inst_nor}} {{/tb_top/soc_lite/cpu/inst_and}} {{/tb_top/soc_lite/cpu/inst_or}} {{/tb_top/soc_lite/cpu/inst_xor}} {{/tb_top/soc_lite/cpu/inst_slli_w}} {{/tb_top/soc_lite/cpu/inst_srli_w}} {{/tb_top/soc_lite/cpu/inst_srai_w}} {{/tb_top/soc_lite/cpu/inst_addi_w}} {{/tb_top/soc_lite/cpu/inst_ld_w}} {{/tb_top/soc_lite/cpu/inst_st_w}} {{/tb_top/soc_lite/cpu/inst_jirl}} {{/tb_top/soc_lite/cpu/inst_b}} {{/tb_top/soc_lite/cpu/inst_bl}} {{/tb_top/soc_lite/cpu/inst_beq}} {{/tb_top/soc_lite/cpu/inst_bne}} {{/tb_top/soc_lite/cpu/inst_lu12i_w}} 
current_wave_config {Untitled 4}
add_wave {{/tb_top/soc_lite/cpu/br_offs}} 
current_wave_config {Untitled 4}
add_wave {{/tb_top/soc_lite/cpu/br_target}} 
close_sim
