# Microsemi NMAT TXT File

# Version: PolarFire v2.3 12.200.35.9

# Design Name: TOP 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Nov 21 16:28:47 2018 


#
# I/O constraints
#

set_io GPIO_OUT[0] F22
set_io GPIO_OUT[1] B26
set_io GPIO_OUT[2] C26
set_io GPIO_OUT[3] D25
set_io INT_RESET_N A24
set_io RESET_N K22
set_io SPI_FLASH_HOLD A22
set_io SPI_FLASH_WP A27
set_io UART_RX H18
set_io UART_TX G17

#
# Core cell constraints
#

set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[30] 1156 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST1/U0 1076 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[0] 1220 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[0] 1192 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[2] 1103 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/d_masterRegAddrSel_i_0 1189 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_36 1414 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1 1432 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv[31] 1462 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[10] 1350 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[4] 1066 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[0] 1243 52
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2 1415 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[22] 1545 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[9] 1257 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1216 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_am[3] 1434 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[0] 1136 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns[1] 1324 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/SPISS[0] 1400 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[4] 1100 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[18] 1413 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[15] 1261 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_3[1] 1089 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mip_mtip 1145 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_53 1583 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[21] 1309 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[9] 1479 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[30] 1113 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1876 1298 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNI22924[4] 1319 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8] 1236 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_61 1528 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][22] 1297 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[30] 1272 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST1/U0 1401 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[25] 1424 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[1] 1230 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2OS21[30] 1250 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI84OH[6] 1355 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[19] 1280 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[8] 1086 43
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_295 1317 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[15] 1313 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[30] 1486 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[8] 1295 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[6] 1439 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0]_RNIG2171[0] 1174 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[3] 1112 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[19] 1456 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_7[1] 1138 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/active_1 1386 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_437[0] 1253 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1406_bm[0] 1194 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_size[2] 1215 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[5] 1154 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_447 1176 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[25] 1252 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[14] 1219 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[21] 1339 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/ipi_0 1174 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[14] 1379 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2092_0_RNIB3CL3 1331 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[4] 1154 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[8] 1329 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[17] 1414 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_52_2 1369 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[17] 1516 111
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[10] 1385 33
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1[2] 434 9
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[7] 1127 108
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[1] 1444 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1687 1394 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1405_RNIMD5I6 1319 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618[1] 1222 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[22] 1511 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNI00JT[1] 1377 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[51] 1450 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.awe1 1237 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNIOM731[0] 1291 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[2] 1233 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_0 1270 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[2] 1287 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_3_3_2 1054 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST2/U0 1403 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[11] 1483 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[23] 1158 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[6] 1103 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[22] 1413 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_bm[0] 1270 60
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] 1417 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_358 1181 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[13] 1061 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[18] 1327 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[44] 1446 139
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[3] 1353 28
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[18] 1172 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[4] 1282 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[12] 1428 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[28] 1447 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[9] 1384 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1867[1] 1406 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_69 1222 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[43] 1362 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[2] 1061 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[4] 1405 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt_RNIBHJU[6] 1348 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[0] 1386 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI7P726[24] 1273 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_0[0] 1362 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_1_RNI7OTD1 1379 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_replay 1368 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2141_3_1 1329 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIRBBU[2] 1162 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0[4] 1115 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST2/U0 1323 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIK9Q741[7] 1155 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][17] 1194 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs[1] 1202 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_opcode[0][2] 1307 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[5] 1342 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem 1338 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[3] 1086 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[5] 1159 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[108] 1559 111
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_13 1060 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[4] 1039 37
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[2] 1418 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[1] 1024 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[109] 1558 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m44 1232 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1407.ALTB[0] 1185 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1426.ALTB[0] 1187 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_541_i 1021 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[19] 1400 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[18] 1601 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1185 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[16] 1402 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1450.ALTB[0] 1186 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][2] 1302 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_0_1 1055 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3579 1396 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[27] 1062 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[14] 1349 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1984[1] 1192 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_12 1327 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI6EU6[9] 1278 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[9] 1161 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[2] 1271 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_bm_1[1] 1410 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[2] 1102 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 1015 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[11] 1405 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[49] 1583 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16_am 1283 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_30_f0[0] 1398 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[22] 1458 103
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count[0] 1193 115
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2 1436 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_57_2 1350 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8 1316 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[3] 1081 48
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_ss3_i_0_a2 1360 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[30] 1337 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[20] 1315 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_4[1] 1102 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_16_RNO 1032 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[20] 1485 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[26] 1537 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_2/q 1047 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_481_1 1229 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m3[1] 1067 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[47] 1589 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[2] 1379 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[15] 1285 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[1] 1167 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_63 1304 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[1] 1175 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[7] 1521 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[21] 1159 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[13] 1255 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[5] 1055 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[3] 1522 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[30] 1076 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_0 1301 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[1] 1187 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[23] 1252 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[20] 1451 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[31] 1342 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram0_[0] 1290 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[26] 1478 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/io_mem_0_a_bits_mask_f1_cZ[0] 1306 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[7] 1241 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[40] 1274 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[18] 1601 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1939_i 1288 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[5] 1294 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_1_sqmuxa_RNIQ19T 1360 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[7] 1061 55
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[31] 1202 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6[0] 1055 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[3] 1085 48
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_8.m5 1437 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_1 1408 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_addr[0] 1265 100
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m4_RNO 455 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[7] 1303 97
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[0] 1427 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNIEJQL7[29] 1087 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[22] 1427 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_109 1317 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_size[0][1] 1210 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[29] 1328 91
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/INV_1 1534 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[13] 1251 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[12] 1421 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_RNIFVOKP 1187 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[0] 1171 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026_3 1493 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIF64D[2] 1244 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[46] 1420 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[25] 1496 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_942 1347 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_RNI9ESGQ 1147 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[7] 1161 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_32 1595 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[21] 1281 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1927 1235 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[5] 1351 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a3 1065 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNITI8V[1] 1275 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIRUA41_0[31] 1247 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/qe_N_5L7 1020 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][9] 1279 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[24] 1151 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIE85S[9] 1258 69
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT_4_0_a3_0_0 1353 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[79] 1589 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_o6_RNIDV1V4[5] 1331 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_1 1378 18
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[5] 1442 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_138 1489 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[8] 1261 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[26] 1372 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[17] 1235 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[12] 1303 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_3_sqmuxa 1419 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[6] 1168 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNO 1183 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[8] 1126 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2_RNI6ERC2 1290 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[12] 1314 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[13] 1217 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_0[1] 1186 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_105_a0_3 1018 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[16] 1383 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[15] 1231 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[20] 1352 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[0] 1435 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[14] 1422 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1339_ns[0] 1178 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[3] 1163 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_95 1378 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[2] 1148 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[22] 1492 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_a2[31] 1465 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[30] 1180 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[5] 1267 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_257 1317 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[30] 1484 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[13] 1543 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_valid_1 1413 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[16] 1376 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1218 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[7] 1364 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[35] 1267 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_6 1373 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[25] 1415 114
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/nextWrite 1367 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[2] 1131 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_a0_0[0] 1063 36
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_1_sqmuxa_0_a2 1435 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[4] 1277 63
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_int_i_a3 1348 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[7] 1253 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_6[5] 1140 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[7] 1385 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[6] 1174 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[36] 1295 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1__GEN_243_1 1549 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[13] 1093 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[8] 1487 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_16 1032 40
set_location IO_0/UART_0/UART_0/NxtPrdata_5[7] 1443 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[6] 1280 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[13] 1592 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[26] 1258 58
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[4] 1288 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[29] 1459 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[57] 1581 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_a2_1[5] 1285 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[22] 1251 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[31] 1142 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[1] 1291 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[5] 1161 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[15] 1259 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[30] 1240 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_tlb_resp_cacheable 1408 76
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_i_a3[3] 1366 27
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[3] 1426 30
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[4] 1402 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[19] 1231 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[0] 1078 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][3] 1227 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[22] 1266 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[4] 1289 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_2 1318 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIGHBIA 1114 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[1] 1093 52
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO[5] 435 9
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNI9IVQ3 1178 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[3] 1388 88
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_109 1113 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_9 1345 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q 1024 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/q 996 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[8] 1149 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[10] 1356 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[22] 1291 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_hit_way_RNI4LU82 1279 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2204_NE_1 1319 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[13] 1439 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2011_i 1285 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[7] 1379 117
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[0] 443 10
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST1/U0 1122 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[11] 1319 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_38_5_0_0 1016 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_267 1318 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[5] 1456 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[15] 1467 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[0] 1486 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1168 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[7] 1116 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/io_out_0_hwrite_i 1223 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[1] 1375 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[22] 1153 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIKNRQ5[5] 1283 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[1] 1212 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[29] 1450 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[9] 1177 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SADDRSEL_i_1[10] 1183 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1460.ALTB[0] 1183 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_19 1355 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[26] 1484 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1406_30_sqmuxa_1_a5_2 1210 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[6] 1355 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[22] 1380 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNI5FSI8 1091 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[6] 1073 46
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[2] 1431 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[17] 1247 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[5] 1161 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[24] 1544 93
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_199 1112 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state 1283 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_size[0]_RNIQOSD1[1] 1167 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[14] 1390 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_18 1354 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[1] 1218 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[21] 1185 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_210 1329 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[3] 1510 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[15] 1346 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[14] 1369 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[3] 1354 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[3] 1343 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1451 1259 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[13] 1359 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_7_RNO 1249 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_5[0] 1057 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/rhs_sign 1337 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_11 1258 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/isHi 1341 139
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[2] 1377 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[1] 1526 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1304 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[16] 1397 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_3_RNI5Q6C1[5] 1328 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[15] 1472 87
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[2] 1206 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/system_insn 1464 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_RNIVUSK1[2] 1231 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[15] 1460 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie[7] 1527 85
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST3/U0 1400 36
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_pauselow5 459 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[19] 1330 127
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_0_0 1414 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[11] 1275 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[23] 1280 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1305_0 1338 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[27] 1415 138
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[5] 1395 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[25] 1511 97
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[3] 1135 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[0] 1234 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[3] 1347 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[3] 1246 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1242 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[29] 1436 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[2] 1392 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_33[1] 1399 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[26] 1229 72
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST3/U0 1159 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[20] 1187 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[4] 1220 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[0] 1176 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[14] 1295 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky[0] 1400 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2228_0 1312 102
set_location IO_0/UART_0/UART_0/uUART/make_RX/samples[0] 1440 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1915_i 1319 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[24] 1504 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[13] 1353 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[6] 1131 19
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[19] 1377 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[76] 1593 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_reg_fence_0 1339 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[7] 1010 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[5] 1160 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1307 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_157 1382 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[4] 1354 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[7] 1477 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1368_bm[1] 1175 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_6[29] 1149 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[0] 1416 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[16] 1354 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_0_sqmuxa_1_0_0 1386 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[7] 1383 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[12] 1108 30
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[19] 1376 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[22] 1295 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[23] 1514 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_240 1115 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[9] 1151 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[9] 1571 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[26] 1501 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIIIO43 1259 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[17] 1167 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[26] 1115 15
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST3/U0 1403 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][19] 1193 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[5] 1390 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[66] 1601 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[5] 1235 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[7] 1296 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[12] 1460 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491[30] 1161 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNIB7JJ9 1086 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[5] 1190 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[19] 1567 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_13[17] 1199 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[49] 1576 108
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state[1] 1196 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[64] 1436 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[31] 1404 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[13] 1175 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[3] 1164 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[10] 1424 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_182 1562 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[10] 1152 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[2] 1063 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[62] 1248 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[4] 1309 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_12 1595 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa_1 1318 108
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m6_0 454 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[1] 1162 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[5] 1105 58
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[7] 1379 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[32] 1556 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[19] 1433 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[18] 1364 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[63] 1444 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/_T_22_0 1258 54
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[6] 1333 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST3/U0 1063 102
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[5] 1373 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_33_5_0_0 1034 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNITE4F7[29] 1199 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[5] 1211 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1170 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[6] 1197 16
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[0] 1469 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_x3 1414 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1358_ns[0] 1171 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[10] 1235 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI5S0U[21] 1219 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[2] 1094 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[27] 1402 126
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_172 1223 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_9[4] 1114 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[24] 1250 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_3 1355 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[26] 1114 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[1] 1345 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[25] 1262 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[12] 1314 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_4 1215 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[28] 1381 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNI8T7I2[2] 1197 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[27] 1408 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_78 1530 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNI00924[3] 1328 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_12_rep1 1176 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[29] 1111 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[6] 1433 132
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[7] 1351 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0[0] 1439 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0][2] 1165 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[25] 1247 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_cpu_replay_next 1320 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIV44L[11] 1215 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[1] 1245 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[17] 1207 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[5] 1318 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[10] 1264 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debug_0_sqmuxa_i 1400 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/un2__T_595_1.CO2 1269 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_21 1007 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_7[6] 1175 48
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[7] 1439 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[16] 1282 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIJ33E1[4] 1197 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[10] 1506 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[9] 1278 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153 1308 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6350_RNIP2IF1 1054 21
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[0] 1443 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[17] 1312 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[11] 1260 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[14] 1174 81
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[1] 437 9
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_0_sqmuxa_1 1379 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[15] 1124 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[9] 1375 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_62 1355 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1182 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[23] 1418 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[26] 1346 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[1] 1244 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[26] 1318 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_17 1006 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[22] 1318 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_4[8] 1291 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_199 1329 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/un1_masterAddrInProg_6_0 1334 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[6] 1118 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[10] 1182 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[2] 1496 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[3] 1210 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[13] 1356 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_9 1526 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1[0] 1316 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[24] 1388 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_5_131_a2 1391 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[41] 1281 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[21] 1582 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_3_3 1254 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[7] 1390 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source_4[0] 1201 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060_1 1483 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][29] 1264 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[5] 1115 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[37] 1409 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_xcpt 1333 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9_RNO[26] 1099 27
set_location IO_0/UART_0/UART_0/controlReg1[5] 1446 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[54] 1362 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_read[0] 1267 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[5] 1213 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[45] 1357 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[6] 1395 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_7[31] 1487 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10] 1286 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1[0] 1192 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/un1_HTRANS 1355 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_16_sqmuxa_0_a3_0_a2 1107 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[1] 1184 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1231 22
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[19] 1150 91
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[9] 1361 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8PQO5[11] 1258 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][6] 1353 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[46] 1568 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[2] 1508 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_4 1467 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1886 1401 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[9] 1163 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[1] 1403 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_648[4] 1226 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIJ5826[28] 1270 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[23] 1329 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[29] 1259 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST3/U0 1296 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_RNI05M56[28] 1184 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[49] 1375 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_0_am_RNO_0 1192 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][30] 1273 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[14] 1316 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[19] 1386 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[17] 1512 102
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[2] 1360 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2183_0 1367 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[24] 1236 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[2] 1056 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_4_RNI7LQOA 1161 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[13] 1173 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[14] 1186 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[18] 1225 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[25] 1510 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[19] 1315 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[16] 1152 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[24] 1615 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST2/U0 1362 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1215 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[18] 1364 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_58 1490 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[16] 1186 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[27] 1228 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[5] 1377 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_507_a0_0 1195 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_130 1244 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[13] 1066 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[9] 1050 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[22] 1144 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2KO21[12] 1248 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[16] 1319 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[13] 1385 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[3] 1064 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[4] 1524 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[23] 1509 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[6] 1426 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_RNIV73AK 1185 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIIE0M[3] 1240 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNILJ901[3] 1236 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_0[27] 1135 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[16] 1325 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[35] 1506 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[3] 1090 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[0] 1236 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[54] 1551 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2228_3 1336 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIA6OH[7] 1359 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[31] 1281 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNI4B243[11] 1333 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[10] 1160 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[26] 1030 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[11] 1141 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[26] 1610 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[18] 1494 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[14] 1367 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[8] 1414 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[27] 1487 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_70 1330 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13] 1072 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[7] 1199 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[10] 1260 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[3] 1211 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[24] 1246 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[27] 1132 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0 1198 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[34] 1461 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_RNIJ3RUL 1160 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[23] 1373 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[7] 1280 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[5] 1160 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[1] 1255 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[0] 1101 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[3] 1050 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[20] 1517 111
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[3] 460 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/cause_f0[3] 1444 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_param[1] 1283 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[2] 1288 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[16] 1309 60
set_location IO_0/UART_0/UART_0/un1_NxtPrdata23_0 1443 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_ns[0] 1349 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][11] 1149 58
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_bitcnt_1 1415 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1965_Z[1] 1200 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_17_RNO 1033 39
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_303 1125 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[32] 1145 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI3KVU_0 1186 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[28] 1219 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIB8KO[9] 1335 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[15] 1437 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][4] 1366 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[12] 1323 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[2] 1530 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_251 1140 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[29] 1256 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[3] 1102 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIGTS91[3] 1197 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[6] 1355 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1_0[1] 1397 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[11] 1309 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[31] 1127 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_2[25] 1106 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[28] 1445 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[26] 1480 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[14] 1357 151
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_size[1] 1239 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/replay_ex_d 1348 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[3] 1077 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_48[6] 1403 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[9] 1357 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[43] 1559 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_GEN_21_0_a2 1317 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][29] 1251 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_108 1341 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2082_2085 1320 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[25] 1160 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/resetting 1270 97
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[6] 1204 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[6] 1291 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[9] 1082 42
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit[1] 1416 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_595[4] 1228 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_RNIMNID1[0] 1198 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[21] 1224 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[16] 1175 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_wxd 1341 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[24] 1256 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un1__T_390_1 1226 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[29] 1199 87
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_1_sqmuxa_i 1354 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_awe0 1307 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_318 1340 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[50] 1416 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_737_1.CO1 1226 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_first 1409 10
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_353 1317 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_speculative 1400 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[13] 1143 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_356 1354 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[2] 1103 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_1 1376 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_252[0] 1316 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[5] 1535 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[10] 1270 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[27] 1365 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI7T8V[6] 1242 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_44 1020 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[7] 1279 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST1/U0 1296 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[28] 1126 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_csr[1] 1355 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[2] 1379 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIHH9I2[11] 1283 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_556_i 1022 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_0/reg_0/q 1008 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_26 995 28
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0_1 23 164
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_step 1505 91
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/read_n_hold 1464 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[11] 1377 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[4] 1127 36
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[3] 1468 22
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_1 1413 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_17 1379 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[30] 1310 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[18] 1265 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_98 1569 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/m32 1179 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[3] 1091 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[21] 1442 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[21] 1452 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[12] 1393 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a2_0 1209 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_142 1348 60
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[12] 1191 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[4] 1163 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_d_1_sqmuxa_i_0_a2_0 1363 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[12] 1304 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_2[29] 1138 21
set_location IO_0/GPIO_0/GPIO_0/INTR_reg_0_sqmuxa 1430 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[10] 1367 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIRR8U[8] 1188 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[4] 1239 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[6] 1391 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1621_1 1347 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[13] 1182 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[28] 1325 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[36] 1404 148
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_312 1316 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_12 1527 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1342 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[39] 1547 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[11] 1036 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[21] 1507 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIO94UA_0 1088 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[9] 1303 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[2] 1384 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1343 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[9] 1278 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[28] 1492 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42668_i 1088 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_4[2] 1115 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[18] 1303 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[19] 1427 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[13] 1150 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1411_ns[0] 1185 60
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[13] 1360 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr[9] 1287 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[9] 1173 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[6] 1254 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[1] 1470 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[16] 1246 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[6] 1397 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns[0] 1218 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[24] 1049 28
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[5] 1201 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[69] 1250 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[28] 1179 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_7 1606 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_0[5] 1187 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[12] 1316 49
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[3] 1210 109
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[2] 1151 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_11e 1193 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_d_1_sqmuxa_i_0_a2_3 1378 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[0] 1206 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[80] 1618 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466[0] 1182 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[2] 1087 57
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIJODM 1177 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[7] 1100 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1258 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_17[20] 1199 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2_6 1085 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s2_valid 1413 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[9] 1280 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST3/U0 1402 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[20] 1258 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2978_RNO[0] 1280 72
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_9_i_0 1435 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3057 1242 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[10] 1255 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[2] 1128 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[13] 1151 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[4] 1125 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[27] 1080 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/pending_interrupts[3] 1500 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1__T_723_1_sqmuxa 1420 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[5] 1234 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[26] 1142 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIUFO21[10] 1267 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[32] 1266 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[16] 1376 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNIKL9Q[29] 1187 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_29 1537 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[12] 1384 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[26] 1127 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO_0 976 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO[22] 1195 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_20 1344 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[4] 1211 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026 1363 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[21] 1496 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_315 1354 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[1] 1499 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIT24L[10] 1222 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[0] 1394 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIU1PM[10] 1355 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_27 1192 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[21] 1247 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[2] 1394 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0_3_RNIQOOL1 1166 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_req_ready_3_2 1299 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_0_am_RNO 1177 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][12] 1274 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_172 1468 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[15] 1456 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_i[0] 1273 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[4] 1384 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_0_3 1197 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[10] 1404 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[30] 1363 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[18] 1489 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_21 1029 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[10] 1048 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[31] 1134 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[112] 1575 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_3_RNO_3 1295 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_122[5] 1212 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[6] 1181 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/resetn_rx_d1 1406 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIG4IJ[11] 1236 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_1 1179 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_xcpt_interrupt 1347 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[20] 1159 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[6] 1403 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI5U2U[30] 1229 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_size[2] 1215 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[29] 1360 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2[5] 1199 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_276 1101 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[4] 1121 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[25] 1474 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNIBREK[7] 1231 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[22] 1198 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[4] 1344 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[18] 1369 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_RNO[38] 1196 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[27] 1421 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[30] 1211 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_9 1354 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[12] 1364 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[20] 1035 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[4] 1364 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[0] 1063 40
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_85 1315 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[17] 1182 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[19] 1290 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2228_1 1297 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/killm_common_1_RNI2IIRA 1317 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[21] 1361 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1141 88
set_location IO_0/UART_0/UART_0/uUART/clear_parity_reg 1431 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_validc 1339 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[7] 1231 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[10] 1421 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[14] 1279 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_4_141_a2 1383 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_o2_RNIUCV58_0[10] 1097 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[5] 1161 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[15] 1144 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9] 1218 58
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST2/U0 1155 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_ssel_pos 1388 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22e_RNO 1156 72
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_3 1066 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[5] 1091 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[61] 1545 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[21] 1300 55
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[9] 1194 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1048 1484 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_25_or 1006 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[1] 1368 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[4] 1220 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[2] 1301 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[15] 1400 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_1[1] 1351 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[50] 1349 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_79_0 1331 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_0_1_sqmuxa_i 994 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[19] 1382 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[41] 1549 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[38] 1188 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[10] 1228 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[30] 1478 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[2] 1362 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1226 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[74] 1600 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[67] 1355 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_27 1539 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[11] 1215 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_308 1159 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[6] 1070 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[11] 1161 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO[8] 1184 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[19] 1200 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[12] 1498 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[13] 1167 57
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_0_iv_RNIDD1O 1361 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[32] 1293 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNII6TT1[6] 1283 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[7] 1094 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_6_0 1367 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1[1] 1404 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[10] 1190 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[22] 1437 132
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[24] 1277 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[18] 1418 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_bm[2] 1269 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[29] 1297 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[3] 1287 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_m5_i_a1_1 1189 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[0] 1328 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][10] 1289 64
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2 1412 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[23] 1372 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_309 1334 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[22] 1043 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[29] 1334 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST4/U0 1319 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[4] 1390 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_29[0] 1283 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_116_i 1153 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[10] 1440 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[19] 1338 60
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/un1_sAddrDec_7 1356 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_source[0][1] 1177 82
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST2/U0 1148 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][18] 1285 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2209_0 1300 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_2/reg_0/q 1012 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[25] 1519 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[0] 1387 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_731 1214 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_98455_0_a3_0_a2_0_a2_RNI42LB 1087 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_0_3_RNI06QA2 1232 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[3] 1526 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[2] 1395 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIC8OH[8] 1347 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIAVMN[1] 1285 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_69_3 1354 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_475[2] 1256 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST2/U0 1398 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address_1_sqmuxa_i_RNI5ID02 1295 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[30] 1078 27
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchNextAddr_0_a3 1352 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_51 1605 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[5] 1265 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228[1] 1197 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[10] 1432 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[14] 1419 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[24] 1266 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[20] 1235 73
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[2] 1467 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[2] 1411 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2071_i 1318 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3_RNIRLD81_0[0] 1079 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[6] 1386 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[27] 1271 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_3 1254 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1213 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[16] 1297 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[0] 1111 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[31] 1137 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[0] 1067 28
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[0] 1179 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[5] 1382 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_a2_2[31] 1480 81
set_location IO_0/UART_0/UART_0/uUART/make_RX/parity_err_1_sqmuxa_i 1431 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[13] 1337 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_780_i 1035 36
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[2] 1374 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_29 1006 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[10] 1402 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_19[0] 1230 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[0] 1154 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[23] 1563 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1294 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[25] 1263 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[2] 1102 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[38] 1245 72
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg[7] 1447 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[127] 1564 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1311 1315 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_5715 1210 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[18] 1406 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_10 996 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[10] 1266 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[2] 1228 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[1] 1074 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNINC8I2[7] 1209 15
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_75 1021 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[14] 1114 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[2] 1414 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[0] 1353 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[29] 1319 60
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15] 1178 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[9] 1431 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[8] 1321 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[10] 1274 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[6] 1132 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[9] 1186 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[8] 1047 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[0] 1378 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/qe_N_6L9 1031 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[28] 1181 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[20] 1362 132
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_d 1152 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[11] 1416 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_0 1249 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[27] 1250 64
set_location IO_0/GPIO_0/GPIO_0/edge_neg_2_sqmuxa_1_i 1436 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0[11] 1233 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_store 1336 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/rx_fifo_read 1378 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[8] 1465 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[5] 1063 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[22] 1290 60
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1 1355 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNIIPBL[3] 1376 6
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[0] 1374 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[22] 1507 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[10] 1306 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_198 1357 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[2] 1152 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[5] 1354 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNI92UM8_0[23] 1113 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[4] 1339 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[3] 1341 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[23] 1234 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[4] 1391 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNI7DQRQ[5] 1175 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][2] 1290 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[5] 1044 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[3] 1114 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[2] 1344 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][14] 1302 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[21] 1209 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[24] 1376 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[28] 1355 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[0] 1141 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIF8E42[1] 1076 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[19] 1170 106
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[2] 1377 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI142N[18] 1286 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1_RNO[20] 1148 45
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt 1172 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[31] 1378 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNI4ESI8 1090 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[1] 1194 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8LM32[8] 1280 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[0] 1256 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[16] 1254 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_16 1435 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[5] 1162 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1299 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[6] 1126 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[12] 1224 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[21] 1317 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_33_0 1331 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address_1_sqmuxa_i 1294 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_86 1186 96
set_location IO_0/GPIO_0/GPIO_0/GPOUT_reg_0_sqmuxa 1433 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_31_RNO 1167 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[4] 1133 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[11] 1160 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_RNO_0[2] 1062 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST4/U0 1144 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[15] 1541 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[9] 1259 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNINP3Q1[28] 1350 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[13] 1318 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_108_0_state[0] 1244 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[21] 1599 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_11 1354 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[2] 1372 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source_4[0] 1299 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_25 1328 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[0] 1129 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_o2[31] 1482 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[34] 1253 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[7] 1193 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1405_RNIO7T87 1316 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_3_0 1426 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[0] 1066 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_39 1113 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[30] 1484 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[1] 1358 7
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[29] 1352 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[27] 1334 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[22] 1356 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[2] 1283 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[32] 1550 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[21] 1283 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2091 1271 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4HEV[30] 1295 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[11] 1240 45
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[2] 1461 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1215 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI3E0B8[28] 1103 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[1] 1427 126
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST4/U0 1150 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2206_NE_1 1289 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[23] 1375 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[17] 1392 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_156 1327 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_i_0_0 1380 9
set_location IO_0/UART_0/UART_0/controlReg2[2] 1438 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_3 1270 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_102 1047 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[9] 1218 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12e_RNO_0 1162 75
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[3] 1135 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_bm[3] 1441 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_15 1040 40
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_64 1066 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_strobetx14_1 1417 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[127] 1588 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[68] 1277 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[1] 1322 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[11] 1293 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][16] 1288 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns_1[0] 1223 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIC0R21[26] 1261 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[30] 1391 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[20] 1404 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[14] 1349 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[4] 1056 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns_RNO[31] 1480 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe1 1179 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_send_1_sqmuxa 1221 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST1/U0 1120 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1228 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_30 1328 36
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg_63_ns_1[2] 1412 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a3_3_1 1413 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[24] 1432 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[6] 1361 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[4] 1359 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[6] 1516 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_192 1034 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[7] 1259 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[24] 1385 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[31] 1426 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[4] 1048 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[0] 1264 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[23] 1279 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[3] 1064 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[6] 1349 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[1] 1139 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81028_0_a3_RNIMUVA2 1115 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST1/U0 1066 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[7] 1378 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_replay 1404 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIITCV_0[28] 1294 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_size[1] 1232 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[6] 1103 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23_RNI1I5B1 1285 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[21] 1438 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address_i_m2[14] 1276 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_2[0] 1281 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[0] 1159 19
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[3] 1239 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[2] 1138 31
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIG6D88[0] 1181 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_13 1379 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[4] 1387 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[17] 1404 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[44] 1277 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[22] 1258 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[13] 1267 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[31] 1408 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[3] 1139 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[15] 1052 40
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[5] 1428 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[3] 1389 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[20] 1264 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[15] 1382 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[4] 1307 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[9] 1145 39
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/full_4 1465 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[13] 1359 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_166 1317 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[12] 1183 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[119] 1590 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[51] 1563 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[0] 1306 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[6] 1429 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[7] 1426 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[9] 1278 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[28] 1460 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[14] 1459 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[26] 1378 129
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[11] 1206 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[10] 1535 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0][1] 1186 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[8] 1119 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[21] 1338 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9e 1183 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_sn_m2 1352 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[3] 1202 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[21] 1102 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_RNI8NDT 1354 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[2] 1373 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_opcode[1] 1200 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIK3T3A 1108 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[82] 1597 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[30] 1475 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[21] 1433 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_xcpt 1346 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[30] 1359 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[18] 1341 142
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_msrxp_strobe 1385 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_165 1580 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_23[0] 1227 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[21] 1187 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[6] 1247 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2 1072 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[7] 1105 39
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[3] 1459 19
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg_37_ns[0] 1423 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[68] 1579 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1913 1349 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1458_bm[1] 1184 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_8_RNO 988 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_1 1049 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNI5LEK[4] 1218 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[15] 1059 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[2] 1353 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[0] 1095 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_probe 1319 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[25] 1386 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2 1089 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIORQE 1170 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[17] 1419 123
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req 1192 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_13[27] 1112 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[24] 1257 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[26] 1312 117
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error 1410 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551_0[59] 1356 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[6] 1329 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2982_0[2] 1235 75
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[2] 1126 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[8] 1250 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_112_RNIOIJC2 1335 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_2 1005 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[1] 1393 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[18] 1423 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[1] 1396 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[0] 1277 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_valid_0 1196 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[16] 1317 135
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_2_2 1171 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[3] 1509 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[0] 1213 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][21] 1290 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[23] 1345 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[1] 1350 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState 1345 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_7_RNO 1040 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_13[0] 1255 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[1] 1076 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[2] 1584 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[18] 1377 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[19] 1384 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI5RLE7 1108 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_0_0 1059 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv[1] 1359 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[0] 1585 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize_RNIU3N41[1] 1367 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6350 1046 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNINCLE7 1084 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_507_a1 1194 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[6] 1150 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/maybe_full 1257 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[5] 1340 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[5] 1115 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST3/U0 1316 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[4] 1067 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[18] 1546 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_17 1259 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[19] 1330 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1285 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][20] 1315 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][3] 1339 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[7] 1061 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2047_i 1293 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461 1061 21
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m16_2 1450 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o5[2] 1284 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[6] 1354 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/q 1030 34
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[11] 1296 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[14] 1247 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2_RNIGM6EA 1102 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_0 1305 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[9] 1259 70
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_c2 1347 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[3] 433 10
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST4/U0 1382 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[4] 1382 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[4] 1368 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_6[0] 1216 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[6] 1386 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1455 1257 54
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[4] 1402 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[0] 1101 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2226 1338 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[24] 1146 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST3/U0 1161 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[12] 1455 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_309 1217 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_wxd 1334 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[21] 1564 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_246_4_u 1303 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[0] 1400 82
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/empty_4 1464 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_strobetx 1407 7
set_location IO_0/UART_0/UART_0/NxtPrdata_5_2[2] 1433 27
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[6] 1384 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_load 1335 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[9] 1310 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[36] 1237 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1237 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[5] 1377 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[29] 1374 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[19] 1152 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_27 1327 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2056_0[3] 1222 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[1] 1111 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[13] 1105 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[11] 1414 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[16] 1308 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22 1154 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[30] 1117 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[4] 1149 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[2] 1380 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_1[25] 1126 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[21] 1150 55
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_12 1102 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[56] 1612 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_opcode[0][0] 1155 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[12] 1507 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[5] 1519 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[19] 1263 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[12] 1418 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[7] 1536 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[23] 1492 102
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[4] 1365 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[27] 1402 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1245 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIA10T[1] 1284 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_97 1144 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[30] 1495 108
set_location IO_0/UART_0/UART_0/p_CtrlReg1Seq.controlReg14 1448 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_pktsel 1386 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[15] 1140 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[60] 1542 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[1] 1221 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[19] 1403 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_opcode[0] 1158 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_bm[2] 1187 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_668_2_1 1330 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[25] 1358 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[0] 1059 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[3] 1216 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_bm[2] 1256 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_27_5_0_0 1033 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[19] 1048 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[0] 1102 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[1] 1360 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIH81M9[27] 1246 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[5] 1365 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[25] 1519 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[4] 1166 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[34] 1576 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[3] 1211 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[9] 1449 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_1[1] 1185 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0] 1202 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[20] 1392 123
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[20] 1332 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[20] 1257 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[1] 1102 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_44 1415 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[38] 1550 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[0] 1125 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_send_1_sqmuxa_0_o2_RNISCDF 1293 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_198_cnst_i_a3_RNIOBEH[0] 1244 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_20 1185 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1588[0] 1003 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[2] 1207 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[28] 1386 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[22] 1507 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[8] 1356 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_27e_RNO_0 1176 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5[3] 1219 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[7] 1195 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[12] 1501 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIVVJS[0] 1218 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[7] 1429 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2] 1060 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_source[1] 1229 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4] 1289 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[4] 1241 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i 1409 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[6] 1126 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[21] 1404 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[3] 1236 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[0] 1178 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[10] 1279 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[19] 1386 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[15] 1325 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[2] 1432 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[0] 1524 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[7] 1282 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[9] 1477 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[28] 1536 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_type[0] 1433 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[6] 1507 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[4] 1380 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[25] 1266 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[33] 1554 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[16] 1497 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[5] 1110 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[1] 1261 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_grow_param_1_0_.m3 1334 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[7] 1064 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[11] 1090 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIGU6H1[3] 1258 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[0] 1232 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[19] 1174 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[20] 1390 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_9[27] 1111 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1255 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[29] 1151 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_34 1552 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[23] 1260 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11_RNO[17] 1168 24
set_location IO_0/UART_0/UART_0/uUART/overflow_reg 1453 28
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI94BD7[0] 1193 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[0] 1288 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[48] 1418 139
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST4/U0 1064 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[19] 1279 30
set_location IO_0/UART_0/UART_0/controlReg2[0] 1445 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[23] 1381 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[24] 1390 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_RNI8NV91[8] 1285 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[16] 1183 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[20] 1270 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[36] 1228 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[2] 1167 99
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5] 1422 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[22] 1156 24
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0_a2_0 1168 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_24[0] 1252 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[14] 1245 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[22] 1414 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[22] 1279 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[23] 1186 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_187 1170 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[20] 1135 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[6] 1117 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[29] 1377 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[22] 1223 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[0] 1203 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_48 1438 135
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[13] 1182 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[16] 1490 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[3] 1232 69
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6_1 1355 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[8] 1113 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[25] 1172 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_first_2 1390 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[41] 1529 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1224 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[3] 1052 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_206 1137 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[7] 1287 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[2] 1363 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_62 1512 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[24] 1403 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[26] 1408 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[2] 1407 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[28] 1350 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[8] 1593 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 1014 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[0] 1324 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_0_a_valid 1316 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[1] 1274 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_146 1548 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[18] 1265 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/pending_interrupts[7] 1432 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[7] 1177 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_9 1345 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2141_2 1310 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[7] 1162 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0_RNI0JSK2 994 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_2 1294 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_stxp_strobetx 1406 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[5] 1074 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[10] 1355 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[87] 1587 105
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[8] 1163 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[8] 1335 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[2] 1392 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[2] 1127 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[12] 1270 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[6] 1125 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_lastbit 1369 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_14[0] 1249 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[12] 1134 39
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_296 1087 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_21 1183 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[21] 1518 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI65831[7] 1230 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIJ9D88[0] 1195 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[25] 1477 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_addr[1] 1264 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[7] 1409 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[0] 1187 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[6] 1036 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_action 1462 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_254 1464 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[9] 1227 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_Z[0] 1066 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[12] 1472 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIEAOH[9] 1363 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[24] 1518 99
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[12] 1196 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[2] 1073 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[7] 1120 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[26] 1165 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_525_0_a2 1343 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[6] 1039 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause[0] 1465 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2234 1329 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[44] 1556 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[1] 1194 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch_70_0 1545 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[11] 1221 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[11] 1270 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_23_RNO 987 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[0] 1303 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI0V731[4] 1285 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[30] 1383 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_344 1317 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[24] 1325 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_41 1329 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[11] 1154 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[4] 1391 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI56KV[14] 1231 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[8] 1298 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[22] 1209 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNO[17] 1173 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_error 1291 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[99] 1590 112
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI50BD7[0] 1195 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_324 1081 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[3] 1522 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[15] 1433 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[4] 1092 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_0 1404 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[20] 1519 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_a2_0 1213 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2130_0 1211 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[14] 1422 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[19] 1211 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81268_0_a2 1084 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[6] 1384 69
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[6] 1338 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[50] 1521 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIBNDV[29] 1294 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[41] 1529 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[13] 1120 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[23] 1269 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_7_RNO[6] 1090 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[26] 1268 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[39] 1263 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[8] 1147 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[1] 1141 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[7] 1127 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[12] 1160 103
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_sm.rx_state19_NE_i_1 1421 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI9AKS[5] 1220 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_cause[3] 1428 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[11] 1419 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[14] 1262 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIUREK3[22] 1271 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIKG0M[4] 1248 96
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_write 1199 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[27] 1408 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[15] 1374 99
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[2] 1467 19
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[6] 1449 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns_i_o2_0[1] 1375 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_675_i 1043 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[28] 1270 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[51] 1348 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[19] 1312 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_26 1269 30
set_location IO_0/UART_0/UART_0/uUART/make_RX/parity_err 1430 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[5] 1133 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[28] 1523 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_0_3 1234 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[1] 1172 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1337 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[13] 1430 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_244_RNIPVOD 1195 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[23] 1307 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[4] 1533 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[12] 1231 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[4] 1367 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_224 1493 69
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_312 1111 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1_0[9] 1484 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[6] 1284 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[5] 1190 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[24] 1290 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[27] 1371 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIMGRL[4] 1277 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1227 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[18] 1268 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[2] 1157 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_507_a0 1198 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_96 1316 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_212 1024 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][1] 1201 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q 979 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[7] 1297 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write5_1 1423 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[5] 1377 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[19] 1229 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[16] 1473 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1212 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1312 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473[1] 1226 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[29] 1415 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[6] 1327 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[24] 1300 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[13] 1255 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[9] 1150 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[8] 1312 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_a2_2[31] 1273 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_1_sqmuxa 1212 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m18_0_03_1 1259 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1[1] 1402 114
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_0 1441 21
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]_RNIGU6C[0] 1434 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[21] 1285 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[29] 1139 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[21] 1177 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_0 979 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[18] 1257 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[11] 1269 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_516 1305 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_20 994 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[5] 1158 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST1/U0 1085 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[21] 1488 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_param[0][1] 1235 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_857 1239 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[6] 1093 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[31] 1253 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIUN4S[1] 1242 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[3] 1154 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[0] 1389 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_alldone 1396 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[18] 1401 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_31 1340 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[19] 1198 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[3] 1362 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6[1] 1230 51
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_RNIP7021 1344 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNIMOUS2 1199 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_396 1278 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[21] 1157 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNI9KAK[0] 1048 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_15_RNO_0 1172 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_3 980 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI51IE[13] 1244 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_csr[2] 1468 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_555 1213 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[0] 1091 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[1] 1201 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[24] 1292 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[13] 1221 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0_a2_0[0] 1389 9
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_9 1173 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/value_1 1232 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[5] 1068 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[3] 1177 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[24] 1332 117
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST2/U0 1060 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[35] 1554 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_8 1528 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_189 1326 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1287 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[8] 1239 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_225 1393 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_103_mux_i 1220 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[21] 1388 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1158 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/cached_grant_wait_RNO 1315 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[29] 1553 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[24] 1307 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[22] 1266 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_enq_ready 1180 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_62 1594 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_0_3 1211 60
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[4] 1369 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIM8826[29] 1271 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_wfi 1403 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_bm[0] 1353 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/rx_fifo_read_2 1377 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[13] 1359 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[6] 1304 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[7] 1141 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[15] 1403 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[31] 1449 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[25] 1409 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_2 1370 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/full 1258 52
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_4_iv_i 1472 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_source[0]_Z[0] 1215 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[5] 1342 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_full_RNISG861 1332 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_68 1316 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1075_0_tz 1353 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[1] 1243 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[8] 1506 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_29 1199 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[8] 1294 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[62] 1539 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[17] 1436 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNICUO21[17] 1266 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1335 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns[1] 1221 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data[0] 1149 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[4] 1609 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[14] 1341 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1241 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1984 1337 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268[0] 1227 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[4] 977 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_a5[1] 1283 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_42 1566 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[51] 1591 111
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[2] 432 9
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_par_calc.rx_parity_calc4 1447 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_22 989 31
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNIQ0IM[7] 1395 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[31] 1258 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[29] 1175 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_246 1399 75
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg4_0_i 1460 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_58 1520 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1606_0 1345 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[10] 1465 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[3] 1390 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_i_o3 1330 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[11] 1393 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[9] 1297 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[1] 1594 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[23] 1182 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[24] 1567 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_8[6] 1138 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1269 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[11] 1159 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[33] 1534 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2 1197 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/add 1259 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[14] 1131 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[24] 1110 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2 1171 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[7] 1125 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_145 1343 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[4] 1285 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[23] 1299 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_64 1216 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[6] 1383 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[1] 1520 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIPD4L[14] 1153 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[7] 1226 42
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[17] 1358 64
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[19] 1279 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5e_RNO 1159 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_4[8] 1065 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[0] 1363 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[13] 1280 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[15] 1585 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[12] 1265 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[5] 1228 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2_RNI318O 1007 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[24] 1496 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_278 1222 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323_5 1270 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3_5_0_0 1032 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[5] 1244 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[4] 1138 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[10] 1257 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 1024 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[20] 1165 42
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_RNILHCF 1195 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2885[3] 1246 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][1] 1170 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[27] 1410 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[10] 1421 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[6] 1172 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[10] 1150 33
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[0] 1359 46
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[22] 1120 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI8SQ21[24] 1261 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[21] 1358 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[2] 1161 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[31] 1374 63
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.un5_PRDATA_o_2_0 1411 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1339_am[0] 1176 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe 1279 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[26] 1188 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[21] 1370 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[8] 1142 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[30] 1414 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIUKKJ[27] 1258 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_RNO[29] 1424 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[3] 1435 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_23 1198 73
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST4/U0 1400 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[41] 1243 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[0] 1278 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_x 1473 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[2] 1466 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO[1] 1174 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[0] 1102 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[3] 1108 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_73 1102 129
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST3/U0 1162 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1453 1296 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[12] 1124 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[29] 1551 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[18] 1386 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[6] 1178 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[6] 1269 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2885_0[1] 1247 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_93 1316 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_6[1] 1161 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[13] 1523 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[0] 1235 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_13_RNO_0 1206 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[30] 1411 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[1] 1137 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[2] 1069 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_31 1327 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1339 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_1_sqmuxa_i 1438 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[17] 1244 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_pktend5 1404 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[29] 1025 28
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[0] 1354 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[30] 1316 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[25] 1172 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/q 1002 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[10] 1106 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[5] 1117 64
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/un1_sAddrDec_7_0 1352 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[17] 1261 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[5] 1441 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNI0EQI41_0[28] 1177 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_3[29] 1148 21
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[14] 1171 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[25] 1566 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1285 58
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[7] 1458 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[15] 1529 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[23] 1504 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_175 1340 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[13] 1420 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[4] 1085 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[14] 1357 150
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[15] 1384 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[29] 1232 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q 1036 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIR3G02[13] 1232 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[9] 1485 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[22] 1141 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize_6[0] 1364 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[6] 1084 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_37[1] 1189 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[30] 1478 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][2] 1235 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[3] 1357 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_8[4] 1067 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[17] 1423 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q 1039 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1318 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1_2_0_3 1131 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[27] 1365 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[8] 1404 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg 1002 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_9 1371 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[71] 1211 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[1] 1090 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNI8JB13 1193 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_5 1565 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[2] 1353 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[27] 1177 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[15] 1125 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[24] 1438 126
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/INV_0 1535 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[1] 1332 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_478[3] 1269 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_2094_1_1 1079 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize_6[1] 1183 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[2] 1086 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[29] 1483 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_5_RNO 1021 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[12] 1359 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[27] 1270 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_size[1] 1213 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[25] 1246 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_type[1] 1339 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount_lm_0[2] 1338 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[23] 1376 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_273 1410 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2099 1268 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_140 1387 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2204_NE_0 1318 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI5C7Q[3] 1292 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[4] 1078 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_115_1_2_3 1116 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[2] 1333 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[4] 1487 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[4] 1410 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[4] 1334 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[8] 1198 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[13] 1492 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[43] 1462 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[3] 1144 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[24] 1150 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/_GEN_21 1259 78
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] 1423 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[7] 1064 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[8] 1286 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[6] 1243 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[2] 1322 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[8] 1423 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[9] 1241 46
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_318 1039 141
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[7] 1355 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am[4] 1272 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[11] 1267 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[3] 1381 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[22] 1512 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[7] 1120 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[87] 1599 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1225 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[1] 1407 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[19] 1345 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[28] 1150 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[9] 1090 39
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[1] 1381 10
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[16] 1373 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[116] 1587 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[1] 1203 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[38] 1412 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[28] 1500 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_1032_i_o6 1326 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[9] 1280 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIG4R21[28] 1268 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[29] 1232 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[15] 1165 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[20] 1485 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[20] 1343 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[57] 1451 142
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_lastbit_3 1416 6
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1[1] 438 9
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_sm.rx_byte_2[7] 1439 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[98] 1577 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_99 1316 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_26 1020 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNITT8U[9] 1194 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[29] 1185 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_67_1_sqmuxa_1 1330 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[8] 1161 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[28] 1144 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[7] 1446 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[5] 1185 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[5] 1223 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_typ[1] 1261 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[10] 1273 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_replay 1345 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[5] 1210 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[27] 1543 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[0] 1360 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_iv[3] 1472 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[21] 1510 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_0[5] 1070 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[7] 1151 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[12] 1300 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[1] 1175 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_22 1522 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[21] 1296 55
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_46 1112 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[0] 1207 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_202 1549 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[21] 1174 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_170 1326 30
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[25] 1143 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[69] 1582 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[3] 1224 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_65_2 1367 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[27] 1480 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_204 1338 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1322_1 1344 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[13] 1245 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1279 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[4] 1561 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[12] 1316 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[14] 1246 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[15] 1432 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[1] 1163 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[19] 1462 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[8] 1163 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[27] 1360 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[25] 1458 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[3] 1387 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI9UUT[14] 1218 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[3] 1230 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1_haltedBitRegs_0_1_sqmuxa_or_0_a2_3_2 1182 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[8] 1293 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[27] 1487 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST1/U0 1402 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1184 88
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_132 1472 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[9] 1423 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[14] 1522 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut_RNO[2] 1276 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST4/U0 1067 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[4] 1390 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2878[2] 1236 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[32] 1435 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[19] 1334 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1144_3 1344 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[28] 1165 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[1] 1381 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[11] 1337 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[1] 1110 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_4_bm[3] 1402 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[2] 1300 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[28] 1175 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[4] 1086 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[54] 1428 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIKA7D9 1092 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIPG4D[7] 1239 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_4 1353 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[32] 1227 72
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST3/U0 1118 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxp_lastframe_RNO 1391 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[3] 1331 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIE38I2[4] 1196 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1179 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[7] 1065 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa_0_RNIHG79 1318 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[19] 1311 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[30] 1262 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_10 1287 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[18] 1278 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1180 82
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_pre28 1353 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[2] 1296 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[8] 1374 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST4/U0 1358 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[8] 1413 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[48] 1513 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[13] 1249 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[0] 1498 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[29] 1366 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[27] 1385 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/GATEDHTRANS 1356 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[27] 1233 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[7] 1060 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNI192D[0] 1242 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_opcode[2] 1302 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[17] 1329 130
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_34 1072 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[14] 1377 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[7] 1124 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[58] 1613 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_pre28_RNIIM2H3 1350 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[17] 1506 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_220 1243 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_valid 1239 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][3] 1360 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[2] 1153 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_179 1368 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[10] 1229 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[2] 1592 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[14] 1112 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[20] 1472 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[27] 1186 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_13_924 993 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[28] 1406 103
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[5] 1457 22
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[0] 1369 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[50] 1562 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[21] 1303 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[8] 1433 117
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[10] 1385 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[18] 1375 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_1_0 1435 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_37_0[0] 1071 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_slow_bypass 1334 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[15] 1142 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[6] 1516 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][15] 1296 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_2_a_valid 1255 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST1/U0 1154 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[84] 1613 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIPILI8 1087 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[5] 1326 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[5] 1414 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[27] 1287 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[4] 1053 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[29] 1383 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_1[5] 1323 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[18] 1547 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][5] 1226 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[5] 1068 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1295 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[7] 1349 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[27] 1411 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[1] 1304 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_30_RNO_0 1130 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[15] 1093 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo_3_sqmuxa 1377 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[19] 1339 60
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_352 1155 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIT0RE 1155 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[26] 1462 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[8] 1431 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[6] 1054 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5581 1063 21
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[6] 1507 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[39] 1538 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_334 1191 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[19] 1352 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[19] 1437 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[7] 1187 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[21] 1511 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[6] 1224 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_252 1065 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[19] 1184 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[31] 1175 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[0] 1304 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[14] 1174 57
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count_n2 1191 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[23] 1201 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[23] 1306 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_25 1294 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[2] 1130 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_289 1113 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIS2TK1[18] 1348 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[27] 1289 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_211 1330 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[31] 1342 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[2] 1528 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_11 1342 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_13 1353 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1284 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[15] 1429 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_2_1 1045 18
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[1] 1424 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[15] 1114 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI3VHE[12] 1224 102
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done 1350 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_165 1370 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[22] 1200 43
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_171 1189 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_RNO[2] 1424 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_21 1352 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74308_i_i_a2 1089 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI66JV[10] 1230 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[56] 1445 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[6] 1427 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_11 1378 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_31_am 1293 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_param[2] 1273 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[5] 1384 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[16] 1374 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[0] 1357 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[15] 1374 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_953 1285 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[23] 1384 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_129 1363 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[25] 1078 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_2_a2_0_a2_RNIFHC91 1078 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[6] 1100 37
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_0 1047 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[39] 1558 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[13] 1476 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_39_5_0_0 1008 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[3] 1278 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[8] 1401 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[4] 1153 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[1] 1063 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2[6] 1280 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[21] 1146 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_231 1391 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_tmatch[1] 1465 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_188 1315 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[18] 1373 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/replay_ex_load_use 1371 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[7] 1193 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[30] 1179 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m0_2_03_2_0 1599 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[8] 1454 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[4] 1359 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[3] 1362 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[2] 1438 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[29] 1552 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_340_1.SUM[1] 1203 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/empty_out_RNI1LP3 1389 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_RNIG3642 1128 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_stxp_dataerr 1407 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[4] 1430 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[1] 1062 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[7] 1089 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[30] 1507 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_typ[0] 1335 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_2 1471 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[16] 1282 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[29] 1245 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[1] 1310 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[1] 1142 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[5] 1163 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1[20] 1148 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[24] 1022 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[12] 1282 105
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state[1] 1350 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[20] 1332 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_86 1471 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[22] 1484 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[11] 1233 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[8] 1556 85
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[1] 1209 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count_RNI62K5[1] 1331 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[1] 1234 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_19e 1180 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[6] 1399 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[5] 1390 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_opcode[2] 1044 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[1] 1380 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[2] 1162 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[8] 1074 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1999_i 1277 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/advance_pstore1 1292 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_1[0] 1349 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[13] 1348 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[7] 1171 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_39 1052 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[16] 1348 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[2] 1365 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[25] 1499 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[15] 1523 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_60 1437 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[11] 1244 58
set_location IO_0/UART_0/UART_0/controlReg1[4] 1442 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_1_3 1348 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un2__T_2895_RNIT6DD 1249 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[1] 1162 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[26] 1156 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[5] 1334 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[26] 1285 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_5_sqmuxa_i_i_a2 1125 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1336 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_24 993 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[21] 1235 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[4] 1161 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027_r 1309 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[25] 1288 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[7] 1478 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][2] 1224 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[30] 1365 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[7] 1077 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/releaseRejected 1282 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[2] 1247 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[3] 1198 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[13] 1321 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[7] 1366 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0[17] 1172 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[6] 1405 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO_0[22] 1198 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[7] 1328 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[17] 1206 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[19] 1391 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[63] 1444 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_248 1296 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[13] 1367 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[26] 1089 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[7] 1274 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1163 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[9] 1110 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1652_0 1352 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_13[16] 1198 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_18_5_0_0 1026 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[3] 1099 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[14] 1272 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[6] 1375 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2982_RNO[0] 1233 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_T_21_0_a2 1316 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[3] 1405 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[22] 1390 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[27] 1406 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[2] 1299 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[1] 1230 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[3] 1514 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[7] 1250 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[123] 1589 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[6] 1261 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[4] 1288 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[13] 1275 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_6 1346 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[14] 1394 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[13] 1363 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[48] 1574 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/resetn_rx_s 1404 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[26] 1430 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_bm[1] 1210 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[21] 1457 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_size[0] 1220 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_0[12] 1306 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/inWriteback_i_a2_RNIJMJB 1282 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_6 1369 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[29] 1430 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[26] 1366 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_253 1341 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIGN243[15] 1341 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[21] 1225 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[15] 1353 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[10] 1396 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[10] 1394 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[8] 1412 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_1_RNIKG4T 1281 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[2] 1072 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[3] 1405 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[1] 1491 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_0[4] 1112 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[0] 1101 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[12] 1359 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source[0] 1211 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_351 1351 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1e_RNO_0 1203 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[7] 1160 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_in_0_d_valid_ns 1210 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[25] 1494 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIJKOM[30] 1242 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[15] 1291 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[18] 1234 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[13] 1205 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1219 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[20] 1184 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[17] 1371 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_108_0_state_0_sqmuxa 1245 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1531_1_u_1_1 1399 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[10] 1393 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[14] 1386 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[23] 1201 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_1_tz 1049 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[11] 1432 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[9] 1060 19
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7] 1412 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[24] 1346 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNICHQL7[29] 1089 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_RNI16IK 1075 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[6] 1054 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0][2] 1168 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_validc_2 1355 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_56 1384 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[53] 1357 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[16] 1326 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_183_0_a2_1_1 1315 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[21] 1268 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_612_1 1221 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_done 1382 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[28] 1549 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1144 1346 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[25] 1271 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1148 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1979[0] 1200 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[15] 1409 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[1] 1268 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[17] 1254 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[28] 1247 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_10_RNO 1033 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_11 1060 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[3] 1075 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[28] 1413 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[25] 1299 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[5] 1105 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_xcpt_ae_inst 1368 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[30] 1258 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1303 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST1/U0 1401 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1 1250 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[5] 1059 48
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext 455 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2051 1369 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_source[0] 1224 57
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.edge_neg_RNO[1] 1421 18
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/endofshift 464 7
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_263 1395 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_13 1569 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_bm[2] 1210 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_3 1268 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[8] 1102 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[1] 1342 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[20] 1566 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_12[7] 1510 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i[28] 1186 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[2] 1079 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_342 1076 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/killm_common 1311 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[18] 1265 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_opcode[2] 1262 52
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3] 1420 25
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[13] 1165 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIC1NN[2] 1273 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[0] 1366 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe0 1249 78
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_0_sqmuxa_0_a2_0_a2 1164 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[13] 1220 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[24] 1510 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[25] 1250 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[29] 1481 112
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_242 1137 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[7] 1203 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_216 1314 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_110 1065 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[13] 1391 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[27] 1189 87
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[0] 454 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[15] 1327 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[15] 1276 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[15] 1361 112
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[31] 1291 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1_sqmuxa_0_a2 1155 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_1_RNO 1365 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram0_[1] 1299 82
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[0] 1361 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[5] 1316 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[0] 1575 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_214 1211 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678[2] 1217 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_208 1147 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_12_sqmuxa_0_a3_0_a2 1131 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[3] 1156 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 1052 25
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[6] 1378 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_110 1555 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[13] 1321 124
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[9] 1323 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228_RNO[0] 1198 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[10] 1265 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_26 1329 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[6] 1160 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[4] 1275 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount[1] 1312 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[7] 1393 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[15] 1468 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[14] 1372 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[6] 1094 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[26] 1138 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_24 1601 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST2/U0 1058 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[6] 1428 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[0] 1249 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[96] 1576 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_358 1111 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[5] 1352 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames[0] 1402 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[4] 1322 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[114] 1594 111
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_298 1112 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[30] 1384 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[26] 1366 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1182 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_248 1210 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1359.ALTB[0] 1173 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[26] 1426 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[33] 1460 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1287 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_0_sqmuxa_5_i 1182 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[7] 1112 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[12] 1245 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST4/U0 1149 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9e_RNO 1179 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIH54L[10] 1184 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIQB4UA 1141 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[24] 1077 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[30] 1256 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[13] 1300 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_24 1005 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIIPJC2 1144 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_1_d_ready_a2 1206 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[2] 1296 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][23] 1196 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/q 1026 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[8] 1091 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[19] 1372 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[22] 1185 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_102 1371 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_rxfifo_5 1407 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] 1284 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_71 1360 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[8] 1036 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[15] 1346 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[2] 1069 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[4] 1101 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1727 1440 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_Z[0] 1075 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[7] 1279 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_47 1324 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_2e 1187 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[2] 1455 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[24] 1504 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_0_sqmuxa_0_a2 1354 6
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q1 1380 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1343 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[26] 1325 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[27] 1406 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_8_RNO 1038 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[23] 1431 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[5] 1381 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[30] 1211 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_17 1353 141
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/N_80_i_i_o2 1390 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/q 999 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[2] 1491 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[51] 1312 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[28] 1055 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[7] 1414 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[16] 1166 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_valid 1418 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing_8 1255 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[22] 1160 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][12] 1367 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[5] 1373 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_25 1549 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[28] 1183 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[36] 1569 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_1_sqmuxa 1358 117
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_RNIEOVM[0] 1189 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[24] 1151 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[18] 1165 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[23] 1186 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[1] 1437 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[9] 1449 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[13] 1542 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[20] 1198 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[24] 1321 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[22] 1239 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[20] 1310 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_88 1607 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_flush_pipe 1351 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST3/U0 1150 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[26] 1285 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[31] 1553 90
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo8_RNI3O6N1 455 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[26] 1263 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[31] 1174 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNINR3N[22] 1303 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_RNO[4] 1463 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[5] 1130 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[26] 1408 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[3] 1123 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[5] 1365 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[17] 1251 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[6] 1352 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[15] 1090 36
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[1] 1345 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[29] 1371 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[50] 1237 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[21] 1170 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[12] 1230 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[123] 1595 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[1] 1088 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[18] 1501 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[22] 1354 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[11] 1220 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[4] 1066 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIHIP43 1270 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[10] 1179 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[13] 1120 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI6NQH[27] 1292 36
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[6] 1431 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[4] 1389 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[4] 1085 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[1] 1438 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIT14N[25] 1298 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt_i_0[4] 1365 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_0[25] 1128 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[5] 1361 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[30] 1364 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_4 1368 132
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6 442 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2_RNIQ1VP5 1166 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[22] 1480 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_miss_1_1 1320 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIC6GO1[16] 1266 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12_RNO[13] 1146 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[11] 1174 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[4] 1463 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_7_1_0 1362 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns[2] 1200 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[3] 1263 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[14] 1347 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s2_miss 1406 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIGPTR[13] 1306 75
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[7] 1358 34
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m18 1444 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_213 1545 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[16] 1423 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[22] 1249 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch[0] 1469 106
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[4] 454 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[13] 1542 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[1] 1366 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[22] 1493 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1191 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[4] 1122 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_306 1144 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[18] 1157 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[13] 1138 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2081_1 1408 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[60] 1316 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][1] 1282 61
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_217 1193 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/UCLKMUX1/clkout 1388 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[50] 1562 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[9] 1204 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[11] 1219 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[0] 1177 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[4] 1366 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[23] 1448 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[81] 1617 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[25] 1385 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3273 1287 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[29] 1121 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[2] 1532 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[5] 1382 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[21] 1384 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_41 1305 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST1/U0 1067 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[38] 1289 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[2] 1264 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_28 1168 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[29] 1356 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[29] 1364 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[5] 1214 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[7] 1443 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[4] 1115 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/maybe_full 1253 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[24] 1496 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[2] 1057 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[30] 1573 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[6] 1302 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[12] 1050 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_1_CO1 1223 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_3[4] 1141 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST3/U0 1325 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_write 1307 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[14] 1254 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_55 1316 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_94 1370 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[18] 1410 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[16] 1422 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[23] 1467 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_35_iv[0] 1177 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[16] 1171 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_hit_way 1274 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[4] 1566 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIJ96L[20] 1198 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[21] 1505 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[110] 1552 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/block_probe 1320 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST1/U0 1321 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2652_i 1142 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_114 1530 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIGKCM 1181 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[4] 1424 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[31] 1275 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[1] 1284 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[14] 1297 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[0] 1079 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[25] 1113 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[10] 1236 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidRege 1004 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST1/U0 1156 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[5] 1142 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[13] 1400 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[3] 1217 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI08U6[6] 1290 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_13[2] 1124 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[1] 1260 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4_RNO[16] 1187 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICLGE[7] 1282 138
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m14 1445 21
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a2 1433 24
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[6] 1388 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2206_NE_0 1314 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[80] 1609 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[4] 1371 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_59[1] 1191 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[1] 1356 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2149_3 1314 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1368_am[1] 1148 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[3] 1084 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[16] 1386 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_bits_size[0] 1223 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[18] 1269 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[9] 1357 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_0 1231 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_4[2] 1133 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2100 1258 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_1[31] 1503 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[2] 1225 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[11] 1493 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIKQ753[8] 1331 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIRP901[6] 1254 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[4] 1279 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[31] 1295 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_param[0][0] 1152 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_26 1004 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_32 1039 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_925_i_0_RNIQ39S 1304 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_250[1] 1202 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[4] 1065 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_24 1218 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_a_ready_ns 1217 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_841_1 1246 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_348 1107 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[12] 1363 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_27 1256 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_op[0] 1014 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/qe 1024 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[9] 1494 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_33_5_0_0_0 1020 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q_RNI97AB1 1017 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[67] 1240 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_23 1267 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[82] 1597 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[18] 1415 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1047_1 1352 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNIDIQL7[29] 1084 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[2] 1413 3
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[0] 1359 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_812_RNI86961 1246 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[1] 1413 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[41] 1549 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1284 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIIVS91[4] 1188 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_stxp_strobetx 1380 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[3] 1342 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3267_1_i_m2[0] 1282 84
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[7] 1472 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_2_0 1367 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_260 1235 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[15] 1384 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST2/U0 1130 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[8] 1264 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source[0] 1298 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[22] 1188 60
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/duttms 465 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[89] 1595 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[11] 1510 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[11] 1441 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI87831[8] 1236 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_26 1198 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_1 1064 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[17] 1222 103
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[30] 1158 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0][1] 1169 79
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT_4_0_0_0 1362 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_33[2] 1313 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[2] 1045 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[0] 1103 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_strobetx5 1413 9
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_23 1067 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_93 1221 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_101 1054 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[19] 1388 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI04SQ5[9] 1282 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/value_1 1309 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI7M426[15] 1281 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[39] 1241 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1311 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[29] 1379 144
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_29 1327 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[12] 1156 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][11] 1240 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[3] 1164 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[7] 1402 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[37] 1562 115
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[0] 1353 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[14] 1397 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[12] 1497 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[29] 1082 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNIQLKHC 1086 24
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[4] 1387 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[2] 1225 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIHIKS[9] 1220 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[49] 1576 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[55] 1352 75
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/latchahbcmd3 1351 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[2] 1324 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1305 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[23] 1175 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_6_RNO[27] 1136 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[26] 1113 15
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[27] 1372 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[37] 1264 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1292 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[33] 1551 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[27] 1407 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[11] 1305 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[28] 1149 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[4] 1430 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_191 1186 144
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1] 1461 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_28 1003 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[6] 1317 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_192 1331 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[0] 1356 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1410 1316 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[57] 1582 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_334 1340 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_xcpt_ae_inst 1431 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[2] 1354 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[29] 1228 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[3] 1358 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[22] 1175 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[0] 1366 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[20] 1317 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic[10] 1288 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNIV5CD1[2] 1159 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1324 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[15] 1356 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/_T_27 1233 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[0] 1437 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2e_RNO_1 1000 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1_reg_mstatus_mpp_0_sqmuxa_1_RNIJOVV[0] 1446 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1287.ALTB[0] 1160 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[15] 1276 127
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[2] 1189 106
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty_3 1465 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_183_1 1221 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_26 1047 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1299 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1342 61
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[35] 1125 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[31] 1035 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[10] 1418 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[25] 1458 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[19] 1429 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1028_1 1494 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[2] 1085 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1192 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62588_0_a2 1100 27
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[6] 1401 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[22] 1290 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun_0_sqmuxa 1406 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_3_4 1410 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[9] 1292 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[28] 1355 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[38] 1232 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[9] 1360 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[12] 1260 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2650_i 1154 21
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[9] 1146 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[25] 1271 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_pktsel 1417 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[0] 1190 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[2] 1146 82
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[7] 1388 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[2] 1084 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_198_cnst_i_a3[0] 1292 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[7] 1129 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3[17] 1197 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1237 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_midbit_2 1411 6
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[3] 1430 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q 1023 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2[7] 1301 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m7_e 1279 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debug 1400 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI1C0B8[28] 1085 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0 1111 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[15] 1172 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_701_1.CO1 1268 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[59] 1611 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][2] 1290 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[5] 1233 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_246_4_u 1209 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[15] 1312 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[18] 1277 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[21] 1440 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[17] 1306 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[25] 1180 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[29] 1140 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[28] 1233 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[21] 1425 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[9] 1237 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[6] 1436 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[11] 1217 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[18] 1332 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[12] 1323 132
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[4] 1457 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[4] 1502 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[9] 1145 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[86] 1606 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[8] 1358 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_4 1163 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_T_59_i_a2 975 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[23] 1334 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1252 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[23] 1185 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[3] 1140 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[29] 1550 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1240_3_0 1477 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[6] 1053 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q_RNO 1015 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[1] 1380 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_5 1251 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[4] 1129 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[4] 1221 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[13] 1305 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2_RNIIRVG4 1196 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[91] 1573 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[31] 1244 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[8] 1431 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[21] 1040 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[5] 1139 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[1] 1360 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228_RNIRJCP4[1] 1220 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[18] 1195 21
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0] 1417 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[7] 1508 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[2] 1281 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_36 1606 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[22] 1405 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_24 1193 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2202_2 1353 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[27] 1434 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_4 1365 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_RNO[37] 1195 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[8] 1434 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[5] 1369 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2] 1239 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[15] 1241 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1309 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[2] 1520 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/io_out_0_a_valid 1330 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[24] 1281 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[26] 1132 24
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[3] 1427 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_load_use 1338 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2037 1376 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[28] 1252 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[16] 1606 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[23] 1342 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_4[15] 1164 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1320_am[0] 1147 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[6] 1209 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[5] 1091 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[70] 1212 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[9] 1197 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[31] 1235 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[0] 1118 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][16] 1375 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[26] 1070 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[106] 1568 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[18] 1413 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_1[5] 1324 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[6] 1109 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[13] 1421 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1279 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[54] 1580 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[7] 1392 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_150 1537 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1259 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[25] 1336 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[6] 1243 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[31] 1327 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[1] 1137 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[5] 1422 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_925_i_0_RNITJC92 1298 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[27] 1264 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2083_i 1317 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[28] 1363 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1186 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[27] 1454 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[3] 1431 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[8] 1498 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[24] 1329 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[5] 1326 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[22] 1278 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[107] 1564 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[5] 1165 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[3] 1292 118
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST3/U0 1059 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[22] 1539 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[23] 1183 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[8] 1389 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[6] 1078 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[3] 1412 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[3] 1265 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[7] 1186 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[34] 1507 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[19] 1354 126
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[1] 1430 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[0] 1124 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_720_i 1042 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1064 1497 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.awe1 1265 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNICGCM 1149 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_source[1] 1203 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[13] 1407 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_163_RNIPG4H 1155 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[0] 1054 54
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[4] 1469 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[31] 1377 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[3] 1218 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[2] 1437 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_57 1570 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1335.ALTB[0] 1172 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[32] 1574 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[70] 1287 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[29] 1082 22
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST3/U0 1064 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[11] 1154 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[16] 1233 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[7] 1504 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[5] 1608 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[5] 1304 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_10[2] 1119 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1302 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291_ns[2] 1438 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[2] 1434 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[27] 1494 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[0] 1217 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[20] 1267 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_datareg_3_sqmuxa 1408 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie_135_0 1530 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[20] 1164 96
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un7_countnext_c5_a0 453 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[52] 1572 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIEIPM[18] 1352 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[28] 1149 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_248_RNIA292 1196 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[26] 1452 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[6] 1143 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[20] 1373 63
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[0] 1176 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI06RM[20] 1304 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_27[2] 1387 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[2] 1496 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST2/U0 1318 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIMGU12 1086 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[10] 1235 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST2/U0 1137 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_72 1197 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_973_1 1401 108
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[21] 1166 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST3/U0 1305 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_0 1425 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[12] 1127 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[12] 1396 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_24 1260 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[20] 1216 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_cause_cZ[0] 1370 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[18] 1133 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_102 1545 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[11] 1235 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[30] 1147 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_o2_0[3] 1331 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIQ1U6[3] 1286 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_12_sqmuxa_0_a3_0_a2_0_RNI9TOJ7 1088 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[15] 1088 43
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state_1_sqmuxa_2_0 441 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[3] 1152 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST1/U0 1302 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[27] 1350 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[9] 1269 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[13] 1230 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[4] 1502 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[31] 1515 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[12] 1305 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1291 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_9[2] 1123 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[13] 1311 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1164 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo 1409 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[97] 1572 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[16] 1570 96
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[0] 1443 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_o2[3] 1342 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa 1316 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[3] 1104 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_21 1358 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473_RNO[1] 1226 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[10] 1320 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST2/U0 1341 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[26] 1256 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[0] 1429 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3603_1_RNIOEHC 1328 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI43831[6] 1265 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[22] 1203 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_error_0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] 1292 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[18] 1194 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[7] 1230 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[5] 1338 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[4] 1017 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[29] 1250 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST4/U0 1066 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[18] 1031 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[8] 1305 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/_T_27_0 1211 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIFIMV[28] 1183 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_85 1593 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[12] 1551 94
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[35] 1369 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[9] 1196 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[3] 1291 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[29] 1250 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_8 1355 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_2 1278 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[4] 1033 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_70 1554 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[23] 1423 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[1] 1141 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[0] 1328 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[2] 1474 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1340 61
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[4] 1440 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[4] 1100 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[10] 1612 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[30] 1364 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[28] 1145 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[20] 1315 91
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[0] 1408 16
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[3] 1411 3
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun 1414 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[27] 1090 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[24] 1410 85
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[2] 1418 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky_10_iv_i[0] 1400 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[3] 1145 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_273 1140 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/killm_common_1 1374 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[15] 1394 99
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count_n1 1194 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_135 1339 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_50 1342 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_18[4] 1161 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[2] 1135 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[19] 1255 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_870_i 1011 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[22] 1427 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1571 1345 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_RNO 984 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[6] 1168 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[101] 1551 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mie_11_iv 1452 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[10] 1321 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[1] 1100 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHWRITE 1197 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[28] 1469 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[18] 1454 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[27] 1236 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[30] 1284 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_75 1329 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[13] 1234 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[20] 1296 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[0] 1231 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2103 1246 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_7 1337 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[117] 1591 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[2] 1371 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_0_0 1376 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[27] 1530 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[4] 1146 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[6] 1285 42
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[2] 1430 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_Z[1] 1084 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_4 1205 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1249 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2181_3 1402 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[4] 1491 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_188_2_sqmuxa_0 1281 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_o2[5] 1314 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[15] 1388 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[38] 1270 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[3] 1526 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_4[11] 1353 150
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_37 1362 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_1_d_ready_0_2 1208 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[30] 1268 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[3] 1111 19
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 1425 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_11 1039 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_1_171_a2 1387 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_322[1] 1230 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/d_last 1263 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[19] 1156 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[21] 1142 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_257 1073 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[12] 1484 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[4] 1263 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][27] 1283 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[22] 1407 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_16 1564 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1_0[0] 1190 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_6_RNO 998 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1310 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[0] 1426 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[47] 1346 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6_RNO[23] 1179 30
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][7] 1405 19
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[4] 1505 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNITCEK[0] 1207 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][1] 1200 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[24] 1153 15
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_5 1149 96
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[13] 1184 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_csr[0] 1367 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[19] 1276 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[14] 1214 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5] 1263 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[6] 1052 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[15] 1292 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_s2_nack_a0_0 1340 78
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[2] 1193 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_357 1393 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[5] 1326 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[10] 1232 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIPP3K[5] 1153 51
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[8] 1360 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_0_0 1246 129
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_10 1024 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[14] 1588 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518[2] 1334 114
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state89 453 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[19] 1541 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_80 1582 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[26] 1340 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1176 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[15] 1364 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_10 1183 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa_0_RNIHG79_0 1360 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_154 1562 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[1] 1364 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0]_RNI5TOA1[0] 1172 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][7] 1281 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1320 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_tick 1365 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_22 1297 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_1 1377 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt_i_o2[3] 1361 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[3] 1300 88
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]_RNIKQUO[0] 1430 15
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d5 1339 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[83] 1590 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_source[0]_Z[1] 1228 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_2 1261 114
set_location IO_0/UART_0/UART_0/iPRDATA_Z[2] 1433 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[26] 1409 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[11] 1403 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[125] 1599 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[20] 1324 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[29] 1270 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[7] 1236 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[27] 1244 69
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[6] 1370 31
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_116 1029 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[3] 1531 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[24] 1316 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_3[5] 1082 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI1VJE[20] 1212 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_140 1059 69
set_location IO_0/UART_0/UART_0/uUART/fifo_write_tx_RNITPSI 1487 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[4] 1064 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[0] 1396 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[17] 1502 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[6] 1084 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[26] 1247 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[4] 1391 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend_sync_0/reg_0/q 996 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[20] 1293 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNIO0QK3 1226 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0_RNI7N0141[26] 1173 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[3] 1577 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_am[2] 1242 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_244 1213 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[28] 1314 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[12] 1163 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_130 1338 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[5] 1611 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[6] 1464 108
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[2] 1414 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[17] 1232 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[12] 1197 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[30] 1360 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[98] 1573 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[9] 1422 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1250 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_bits_size[2] 1230 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNINN3K[4] 1152 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[22] 1395 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[1] 1167 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[20] 1225 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[48] 1574 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[0] 1134 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62628_0_a2_RNI3RH22 1095 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_34 1066 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[6] 1375 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[24] 1324 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[8] 1432 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_23 1372 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_call 1471 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[23] 1565 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_0 1053 21
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HWRITE_d 1354 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[23] 1378 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][12] 1224 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_145 1454 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_action 1461 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[12] 1503 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI0SNH[2] 1290 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[13] 1117 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[31] 1391 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNIMBB41[1] 1074 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[25] 1216 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[16] 1351 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[28] 1171 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt_i_o2[1] 1360 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[21] 1386 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[17] 1503 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_84 1480 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[113] 1586 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[21] 1194 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[11] 1417 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/io_in_0_d_valid_0 1016 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[23] 1350 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI3OUT[11] 1221 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_4[13] 1365 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNII6R21[29] 1268 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[2] 1592 97
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[28] 1185 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_a4_1[2] 1329 138
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_304 1339 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param[0][1] 1174 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_1[6] 1318 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][14] 1276 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[30] 1077 18
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[32] 1156 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[7] 1409 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[23] 1477 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[6] 1097 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[1] 1490 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 1022 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[0] 443 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[1] 1478 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1404 1334 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_7 1315 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[91] 1578 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1251 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNI4RKO9 1061 45
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/masterDataInProg[0] 1202 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[25] 1185 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[3] 1271 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[22] 1547 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[18] 1342 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[42] 1541 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[7] 1113 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[31] 1472 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI5H049[31] 1245 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_26_5_0_0_0 1038 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_705_i 1020 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2 1195 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[4] 1138 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask[3] 1284 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0[15] 1235 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[27] 1494 112
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6] 1407 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_flush_validc_2 1248 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_1_sqmuxa 1364 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[11] 1518 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_13_RNO 1039 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing_0_sqmuxa 1252 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_858 1351 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[9] 1412 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_90 1539 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[25] 1262 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[7] 1050 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[3] 1291 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[14] 1217 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[16] 1167 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_11 1182 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[69] 1572 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[3] 1342 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[8] 1360 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[6] 1226 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_136_0_sqmuxa_i_o2_RNIFRNI 1533 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[9] 1521 97
set_location IO_0/UART_0/UART_0/NxtPrdata_2[3] 1451 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[4] 1411 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[28] 1547 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[6] 1221 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[8] 1147 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][6] 1244 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIOG1B[30] 1363 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[0] 1494 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[25] 1334 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIG7IE1[6] 1348 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_303 1224 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[16] 1188 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[3] 1065 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[18] 1519 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2123_1 1394 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[0] 1069 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[12] 1542 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_912 1306 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0]_RNIAA5L[0] 1171 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[7] 1160 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[113] 1586 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[16] 1404 85
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_58 1209 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[21] 1231 111
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[5] 1371 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[6] 1368 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[3] 1156 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1286 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST2/U0 1285 30
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[1] 1445 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[3] 1123 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[2] 1323 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[19] 1476 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_0_3 1244 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_3_5 1417 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI3HE41_0[12] 1282 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[20] 1317 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][0] 1236 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_6_0_2 1373 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_67 1343 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_opcode[2] 1265 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_6 998 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[115] 1592 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[10] 1228 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[23] 1501 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1183 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_lastbit 1416 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[58] 1434 139
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[14] 1177 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[26] 1484 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[11] 1615 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][8] 1362 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[6] 1391 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_opcode_i_m2[2] 1202 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_27_0 1200 90
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[1] 1384 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0[3] 1274 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1948 1342 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1249 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[36] 1340 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_1_1 1378 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[8] 1382 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI605S[5] 1244 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[4] 1381 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[3] 1160 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNITS3A8 1153 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST3/U0 1306 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[42] 1344 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_size[1] 1205 82
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_118 1086 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1276 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[38] 1551 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[13] 1407 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[7] 1444 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[6] 1132 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[10] 1129 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[28] 1473 96
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[4] 1528 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[0] 1159 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[3] 1138 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[7] 1183 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[9] 1155 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s1_valid_not_nacked 1328 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[5] 1494 84
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[3] 1389 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_22 1366 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_12 1001 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_9_0 1337 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNINHU12 1085 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[20] 1252 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[1] 1362 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3_5_0_0_0 1038 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_247 1066 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[3] 1474 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[27] 1487 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[17] 1511 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21 1211 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI4GRK7_0 1115 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[3] 1246 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][26] 1209 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[7] 1078 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[4] 1432 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[2] 1158 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_1_sqmuxa_i 1362 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[29] 1341 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_358_RNIP07N 1177 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[14] 1309 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[2] 1245 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[4] 1123 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1145 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_6 992 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_35_0 1363 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_RNO 1023 30
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns_i_a2[3] 1460 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[25] 1583 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[10] 1251 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[12] 1417 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3330 1268 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[18] 1260 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_first 1338 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[14] 1459 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[66] 1602 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[0] 1308 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_10 1253 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[7] 1126 18
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel_RNO[1] 1459 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_1 1304 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1494_u_1_0 1392 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST2/U0 1161 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_21 990 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[16] 1387 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[26] 1413 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNID41U[25] 1225 36
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][7] 1406 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[24] 1248 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2234_RNI5QD74 1327 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[5] 1068 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[3] 1158 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST2/U0 1361 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_xcpt_ae_inst_4 1376 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[8] 1235 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[16] 1455 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel[1] 1427 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_29_RNO 1020 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[9] 1390 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[31] 1382 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[3] 1291 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[2] 1083 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[5] 1160 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[1] 1224 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_jal 1385 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[12] 1464 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[22] 1424 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[5] 1099 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[3] 1333 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_340 1376 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[3] 1189 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[22] 1367 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNICGNV[31] 1198 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[3] 1367 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_7 1390 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_1 1259 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_24 1316 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[31] 1548 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[2] 1205 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[1] 1393 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[28] 1398 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[11] 1442 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[1] 1365 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIBKM71[0] 1193 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][17] 1310 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[18] 1354 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[28] 1174 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_488[1] 1268 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[6] 1041 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[24] 1483 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[20] 1294 52
set_location IO_0/UART_0/UART_0/controlReg2[6] 1449 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[2] 1068 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4_RNO[18] 1196 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5_3[0] 1272 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1242 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/pending_interrupts[11] 1469 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12 1158 76
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_39[3] 1405 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_390_3[4] 1231 69
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[16] 1370 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[30] 1553 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[4] 1078 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_4[7] 1352 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_bm[2] 1255 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[18] 1162 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[9] 1390 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[27] 1139 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[7] 1112 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[29] 1481 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[36] 1531 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIE2IJ[10] 1254 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[16] 1181 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[20] 1140 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1309 61
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/pauselow 463 7
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[3] 1375 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[6] 1393 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1283 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[29] 1451 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[2] 1094 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_204_0_a2_2[0] 1281 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNICLTR[11] 1291 69
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[30] 1359 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[6] 1388 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[4] 1278 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_0_a_valid 1263 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[8] 1393 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_12 1368 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2095_i 1314 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1246 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[23] 1391 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[20] 1501 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[64] 1230 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[7] 1412 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_0 1202 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[18] 1355 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_11 1389 57
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[7] 1374 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[21] 1208 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[55] 1312 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_105 1326 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[4] 1428 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[28] 1542 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[26] 1150 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m16_bm 1270 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[82] 1607 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_508 1215 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_52_1_0 1341 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[37] 1525 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[12] 1401 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_206_RNIAI8A1 1002 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[29] 1480 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1294 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_69 1525 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[17] 1412 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[6] 1158 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[13] 1267 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[10] 1272 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_misa[12] 1522 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[12] 1078 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/un1_misaligned_0 1266 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[9] 1107 57
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[2] 1385 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3_RNILAHD[0] 1066 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST4/U0 1070 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[4] 1386 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024 1496 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_19 1257 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[21] 1208 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0[0] 1385 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[14] 1101 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_93 1411 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[22] 1344 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_5 1370 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[20] 1418 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][20] 1197 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1075 1344 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n3 1405 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[7] 1249 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[2] 1179 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[17] 1372 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[3] 1228 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[18] 1190 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[7] 1308 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[25] 1343 132
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_RNO 440 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[6] 1051 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1218 1157 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_11[1] 1136 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_143 1312 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[12] 1076 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[32] 1577 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][6] 1339 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_r 1460 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.awe0 1231 84
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[29] 1177 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIU1RE 1179 87
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[9] 1297 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST3/U0 1318 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[14] 1186 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[95] 1572 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[2] 1270 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNIKTRP 1026 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_3 1351 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_35 1415 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[11] 1420 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[24] 1086 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST4/U0 1148 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_RNO_0[2] 1423 6
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[5] 1406 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[34] 1461 138
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST1/U0 1320 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO 1365 138
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/clrPenable_0 1356 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[26] 1216 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[13] 1205 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[29] 1245 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[28] 1013 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_opcode_i_m2[0] 1207 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_5 1371 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[7] 1243 54
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_RNO[3] 1367 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_27 1257 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[27] 1354 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_112 1213 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[0] 1488 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[15] 1457 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[7] 1067 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_106 1217 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIUCV58[10] 1109 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[95] 1572 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[17] 1303 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNI1GO81[3] 1076 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNI51VP2 1006 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_321 1231 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[9] 1423 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIHMDM 1176 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[2] 1363 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[22] 1245 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_replay 1389 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_281_1_RNIAK16 1223 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[6] 1070 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIF28J1[2] 1193 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[17] 1422 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[24] 1228 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[100] 1550 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_488[0] 1265 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[1] 1130 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[2] 1095 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[1] 1522 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][28] 1195 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[13] 1173 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[30] 1305 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIAEPM[16] 1352 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_4 1395 135
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_215 1100 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[7] 1257 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[16] 1510 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[52] 1561 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[9] 1331 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[44] 1446 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[7] 1177 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_100 1336 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[31] 1357 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[17] 1417 139
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4] 1421 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[18] 1435 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_11 1350 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1621 1350 117
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_183 1154 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6FAV[13] 1271 138
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_3 1311 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[14] 1365 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][25] 1335 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[31] 1134 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[8] 1348 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNO 1021 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[5] 1351 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/_T_22 1253 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[23] 1266 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_2[29] 1148 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_222 1543 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[18] 1607 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[8] 1285 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81348_0_a2 1100 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[45] 1537 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[7] 1428 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIV316D 1076 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[11] 1238 58
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_203 1037 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/resetting_0_0 1270 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[23] 1454 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_189 1538 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIAH243[13] 1296 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[17] 1214 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1188 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1243 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_156 1085 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3578_iv_RNO_0 1058 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1165 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/less_u_1_0 1256 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[22] 1390 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[30] 1145 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[24] 1345 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[7] 1095 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_242 1315 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[9] 1257 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_609[41] 1184 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291_bm[2] 1399 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_252[1] 1208 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[4] 1339 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_am[0] 1252 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6 1410 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_2_i_0_0_a2 1369 9
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un34_fifo_mem_d_31 1388 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut_RNO[3] 1278 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_118 1543 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[10] 1226 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[13] 1219 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[31] 1400 115
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_293 1141 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_8 1177 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[17] 1417 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[27] 1412 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[9] 1473 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_90 1587 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIDBKE[26] 1220 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[7] 1126 19
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[5] 1185 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][8] 1187 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[16] 1285 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[6] 1397 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[2] 1212 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[22] 1148 55
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO_0[1] 1208 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5e_RNO_0 1152 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIJA4D[4] 1242 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[38] 1551 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[6] 1243 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIMI0M[5] 1257 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_full 1343 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[23] 1423 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[14] 1407 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_RNI89FE2 1196 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1195 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_31_ns_1[0] 1219 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/value_1 1298 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[0] 1396 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[24] 1311 106
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[3] 1386 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[0] 1359 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[18] 1165 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_bm[5] 1269 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[8] 1356 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[10] 1228 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0] 1207 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[14] 1448 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[47] 1353 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[26] 1374 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[31] 1343 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[9] 1037 22
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[26] 1355 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[30] 1509 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_2[1] 1135 51
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel_RNO[2] 1463 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[0] 1170 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI48161[3] 1284 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[14] 1248 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6[0] 1234 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[6] 1384 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[3] 1364 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2_3 1205 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[16] 1301 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[31] 1493 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[5] 1214 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[22] 1423 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[0] 1178 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_0[6] 1296 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[25] 1269 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_272 1389 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[45] 1593 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[12] 1388 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld 1374 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[12] 1307 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[25] 1482 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[4] 1273 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[5] 1042 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[10] 1413 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_masked_0_a2 1329 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_fence_i_3 1348 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_harts_0_0lto1 1181 69
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_4 1475 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_9[6] 1145 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_0[0] 1169 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_40_5_0_331 1018 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[11] 1176 43
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST3/U0 1351 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[13] 1350 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[3] 1179 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m8_4 1265 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[10] 1438 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[28] 1246 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_25e_RNO_0 1185 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1194 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[2] 1403 90
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write23 1434 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[29] 1242 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_Z[0] 1076 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[58] 1366 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][16] 1333 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_addr_9_i_m2[0] 1269 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/maybe_full 1160 85
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count[1] 1194 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1658_1 1343 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[2] 1125 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_0_RNO 979 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un3__T_316 1226 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[9] 1362 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[15] 1280 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_4 999 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[31] 1364 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[2] 1221 118
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[4] 454 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_14_ns 1245 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value_2 1215 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_276_1 1232 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2MQ21[21] 1254 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[10] 1060 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_flush_valid_pre_tag_ecc_RNIE1MT 1261 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNI21831[5] 1284 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1145 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI3A7Q[2] 1285 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[21] 1342 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[26] 1407 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[21] 1371 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[0] 1227 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[12] 1382 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[28] 1411 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[11] 1233 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[23] 1385 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_255 1215 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1259 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036 1468 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[10] 1234 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNIF2REA 1095 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[31] 1419 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[24] 1377 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[12] 1196 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_call_RNIP3SH 1442 84
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[14] 1158 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[22] 1294 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1290_RNI3JUC 1306 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[8] 1297 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[18] 1196 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[8] 1119 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0][0] 1178 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[2] 1387 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[16] 1388 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[69] 1216 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[15] 1469 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[21] 1262 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[53] 1458 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNIB9371 1203 90
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[1] 1424 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_7 1353 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST1/U0 1163 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[2] 1505 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[3] 1290 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[1] 1500 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_oen_1_sqmuxa_0_a3_0_a2 1376 9
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_re 1380 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[115] 1575 109
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_0_iv_i_a2 1196 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[25] 1461 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[18] 1430 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[2] 1143 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_RNO[30] 1406 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[12] 1355 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_21 1239 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[4] 1261 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[27] 1282 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[19] 1207 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[4] 1325 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[3] 1195 76
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIDHCM 1169 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[3] 1072 28
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[19] 1384 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[24] 1096 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_158 1202 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_63_1 1341 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[4] 1282 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_a2[2] 1320 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_hit_pre_data_ecc 1324 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[16] 1419 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[5] 1297 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_opcode_Z[1] 1271 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1316lto1 1146 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228[0] 1313 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[10] 1238 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO_0[1] 1365 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[6] 1352 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/_T_21 1155 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[69] 1572 94
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_47 1386 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_92 1314 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_20 1302 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[7] 1135 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[3] 1198 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[19] 1393 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[91] 1591 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_RNO 1024 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_177 1562 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[16] 1128 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[7] 1114 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[8] 1404 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[21] 1392 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause[1] 1451 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[17] 1518 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_72 1600 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_bm[0] 1184 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0 1290 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIJ8VT[19] 1213 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[14] 1316 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473[2] 1227 46
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST3/U0 1138 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[6] 1113 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI95IE[15] 1238 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR[28] 1353 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[14] 1330 117
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_22 1065 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[0] 1216 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[29] 1268 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_14_RNO[6] 1137 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[29] 1183 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[30] 1320 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[6] 1617 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[24] 1290 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_9_u[7] 1438 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST1/U0 1388 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[31] 1391 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_899 1384 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[1] 1529 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO 979 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[5] 1410 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/value 1297 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[14] 1492 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_0_a2[23] 1162 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3[5] 1173 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[13] 1230 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[4] 1521 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_opcode[1] 1227 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[25] 1375 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[5] 1284 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][28] 1253 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1247 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[0] 1103 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[10] 1149 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[15] 1306 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_9[5] 1119 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[7] 1399 7
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST3/U0 1339 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_85 1529 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIFF3K[0] 1156 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[7] 1035 43
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n3 1345 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_146 1167 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[2] 1200 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_resumereq 1066 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[9] 1156 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[24] 1245 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[8] 1359 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[20] 1322 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_ns[3] 1435 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[2] 1247 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[29] 1368 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[8] 1276 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][15] 1347 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_size[0][1] 1161 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[8] 1064 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[2] 1170 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330 1286 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_190 1315 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_1_RNO 991 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[13] 1308 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[2] 1231 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[34] 1573 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_am[3] 1414 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[19] 1267 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[9] 1408 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[9] 1448 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[13] 1354 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_chain 1464 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473_RNO[2] 1227 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_26 1134 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[27] 1356 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[1] 1279 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[15] 1113 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[30] 1123 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[26] 1407 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[20] 1100 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_906 1332 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[6] 1494 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_26_5_0_0 1027 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[7] 1507 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551_0[77] 1337 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize_6[0] 1178 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_opcode_0_0_o3[1] 1334 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[6] 1235 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976[3] 1243 72
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[5] 1361 58
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[13] 1162 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[99] 1589 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[19] 1567 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[28] 1142 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_13 1200 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[16] 1602 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2156_4 1317 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[5] 1110 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_3_RNIJPUF4[5] 1315 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1970_a0[3] 1197 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_73_i 1250 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[29] 1435 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[8] 1270 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIH48J1[3] 1211 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[25] 1371 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[23] 1489 109
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[6] 1471 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_imm[2] 1395 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[27] 1237 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[18] 1292 52
set_location IO_0/UART_0/UART_0/iPRDATA_Z[7] 1443 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[13] 1400 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_179 1326 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[17] 1298 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[29] 1465 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[21] 1483 111
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[15] 1370 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_12 1349 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2100 1325 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_3 1348 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_22_RNO 989 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIAO6H1[1] 1281 123
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[3] 1359 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[26] 1407 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[7] 1034 22
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_322 1098 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames[2] 1394 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[3] 1339 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNID9IE[17] 1213 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_18e_1 1210 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_173 1573 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_15_sqmuxa_0_a3_0_a2 1126 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI09AV[10] 1281 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[28] 1120 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[8] 1120 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[21] 1498 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[4] 1368 58
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_222 1208 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[25] 1287 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[7] 1082 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[1] 1271 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[5] 1519 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[12] 1417 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_99 1086 123
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[3] 1379 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[2] 1232 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1274 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[5] 1120 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[14] 1219 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[6] 1113 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI75KE[23] 1200 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1 1219 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_2 1405 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[20] 1447 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[24] 1325 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[12] 1353 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_Z[1] 1072 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEM0G8[27] 1269 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[28] 1146 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_speculative_5_u 1400 75
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[1] 462 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[3] 1079 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[2] 1149 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[1] 1099 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1293 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[27] 1614 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[25] 1291 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[20] 1227 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[0] 1383 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[6] 1243 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIC80M[0] 1250 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[3] 1099 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[4] 1528 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[3] 1139 16
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_clock 1462 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[2] 1207 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIPR1N[14] 1272 51
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][6] 1409 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[18] 1375 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[57] 1610 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[20] 1135 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[4] 1123 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473[0] 1232 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[31] 1282 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[25] 1179 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[6] 1400 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_295 1158 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedRespc_1_0 1295 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[52] 1571 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[2] 1453 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1146 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1976[4] 1486 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[28] 1269 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[9] 1172 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][1] 1203 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[11] 1394 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[21] 1284 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_25 1002 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240 1374 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[3] 1366 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_19_5_0_0 1023 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[56] 1547 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_5435 1202 57
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[7] 1383 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[25] 1436 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[29] 1231 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNISEVN 1201 57
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[0] 1509 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[4] 1124 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[12] 1415 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[21] 1174 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_13 1256 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[7] 1429 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_13[1] 1191 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[24] 1126 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_3_RNO_1 1281 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[13] 1108 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[2] 1076 51
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[2] 1426 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[0] 1384 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[3] 1378 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIVK8V[2] 1220 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[15] 1256 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0_0_tz[32] 1263 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[18] 1568 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060_RNIMF7P 1505 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[17] 1253 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_6 1032 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[10] 1224 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[12] 1326 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[27] 1165 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][0] 1257 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[9] 1297 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterAddrClockEnable_i_o2 1193 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[20] 1192 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[1] 1035 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[36] 1564 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[0] 1487 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[25] 1251 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[12] 1344 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[30] 1375 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$_4 986 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[4] 1280 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_2[5] 1331 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[19] 1393 127
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[16] 1174 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[9] 1123 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/replay_ex_d_0 1349 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_20 1020 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[28] 1406 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[28] 1540 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[18] 1338 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST3/U0 1319 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_1_1 1247 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_size_RNIB8F62[0] 1231 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[27] 1239 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[31] 1242 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[14] 1356 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIC86SC 1132 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_1 1352 141
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_255 1241 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_148 1035 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[9] 1414 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[2] 1243 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a6[5] 1329 84
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[3] 1440 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[8] 1322 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[2] 1203 22
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_firstrx 1390 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_2 972 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[21] 1252 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[4] 1250 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1170 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[6] 1445 88
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[0] 1360 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[62] 1438 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[1] 1241 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[5] 1162 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[31] 1116 30
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[14] 1193 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2900[1] 1239 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_18_sqmuxa_0_a3_0_a2 1172 45
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0[6] 1447 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[16] 1302 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_3_sqmuxa_i 1359 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[15] 1433 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[17] 1182 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s2_hit 1411 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[1] 1338 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102531 1065 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[76] 1318 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_GEN_21_0_o2_RNI7OOJ 1313 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[10] 1126 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[23] 1508 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_4 1363 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[11] 1212 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853[3] 1235 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_0 1409 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1_7 1139 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[26] 1244 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[9] 1146 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI0FOH[15] 1291 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[7] 1521 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1339 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[22] 1155 24
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[7] 1413 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1337 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[31] 1277 72
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[2] 1346 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_dmode_0_sqmuxa_RNIRGID 1449 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][23] 1279 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[30] 1284 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[25] 1470 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[1] 1159 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[4] 1136 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1204 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[11] 1461 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr[7] 1296 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI8TMN[0] 1305 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[43] 1552 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_2_0 1277 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_re_slave 1381 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1387_bm[0] 1197 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_258 1327 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_holdsel_RNO 1375 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_cry_RNINQOG[5] 1528 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[16] 1325 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_158 1563 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[27] 1410 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[15] 1277 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_33 1556 90
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[3] 1429 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[4] 1179 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[6] 1076 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[25] 1258 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1028_4 1495 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_28[1] 1164 57
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_rx_bit_cnt_1.CO1 1419 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[20] 1351 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[9] 1107 58
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[7] 1368 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[24] 1442 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[6] 1484 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[16] 1304 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2986 1251 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIKBIE1[7] 1353 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_2[4] 1166 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_41[1] 1178 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[7] 1154 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[16] 1379 103
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[25] 1341 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[15] 1421 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[115] 1575 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_209 1387 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3053 1303 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[31] 1169 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[10] 1315 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[0] 1202 105
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/read_n_hold 1464 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_3[2] 1103 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[5] 1497 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[16] 1251 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[6] 1131 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[8] 1511 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_m2[5] 1173 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.blockProbeAfterGrantCount_0[0] 1311 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[19] 1437 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_481_i 1046 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[28] 1400 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[23] 1264 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[13] 1129 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_142 1466 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[4] 1295 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[4] 1089 40
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[5] 1450 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[13] 1558 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[23] 1449 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[5] 1239 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0 1223 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_23 1034 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[22] 1347 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[24] 1127 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[0] 1372 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNIA6JJ9 1089 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[8] 1412 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_17[24] 1114 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[0] 1123 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4KGP[3] 1293 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823[1] 1245 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[2] 1171 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_136_0_sqmuxa_i_o2 1523 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[21] 1244 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1297lto4_RNI1TFT 1337 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[37] 1230 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[21] 1486 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_1 1391 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[83] 1596 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[12] 1430 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[12] 1464 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a_last_RNIRNLI 1158 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[9] 1039 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_cry_0_0_RNI0C3A1 1353 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_10_5_0_915_i_i_m3 996 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[14] 1060 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[19] 1053 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1169 100
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[6] 1364 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_125_1 1391 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[19] 1154 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1__T_3028_4_0 1341 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[4] 1208 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[4] 1072 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102589 1047 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIALCV[24] 1268 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_mem_busy 1336 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[14] 1378 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_9_sqmuxa_0_a2 1137 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[7] 1409 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[13] 1251 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_0_d_ready_0_RNISAEK 1222 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_64_i 1251 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[4] 1279 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[31] 1327 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1984[9] 1485 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[21] 1197 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_5 1381 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[14] 1385 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[8] 1111 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[16] 1439 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/resetn_rx_d2 1404 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[10] 1398 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_15328_0_RNIGG802 1210 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_9 991 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[14] 1385 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[24] 1502 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[1] 1341 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_39 1563 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[30] 1343 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[26] 1263 69
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns[1] 1357 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[15] 1172 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[7] 1450 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ma_ld 1331 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1403 1321 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[18] 1413 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[21] 1600 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[14] 1520 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_50 1530 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[2] 1469 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2[28] 1183 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIFABD7[0] 1192 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[20] 1399 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a2_0_5 1287 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[13] 1349 82
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO_1[4] 452 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[102] 1566 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[68] 1580 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[1] 1526 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_3_i_0_o2_0[2] 1376 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_validc_2 1412 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[21] 1519 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_129_1 1213 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][0] 1204 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[7] 1293 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[0] 1262 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[27] 1488 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[19] 1253 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[59] 1616 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI7E7Q[4] 1294 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][1] 1338 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI2CK92[21] 1258 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_i_x2_0 1030 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[4] 1391 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_51 1314 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[11] 1358 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI30JO1[22] 1330 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[14] 1244 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_8_rep1 1151 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] 1293 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[51] 1588 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO_1 1059 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/maybe_full 1316 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST4/U0 1337 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[0] 1234 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[30] 1145 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1[11] 1442 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][2] 1201 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[3] 1184 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8VI45[23] 1282 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[2] 1073 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[19] 1565 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2102 1466 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[29] 1151 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[12] 1319 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1321 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_first_RNO_0 1339 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_645_i 1041 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[21] 1338 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[22] 1153 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[6] 1097 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_181 1537 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_3_d_ready_0_0 1244 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_11[27] 1125 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[4] 1063 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_153 1306 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[16] 1398 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[6] 1190 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount_lm_0[1] 1341 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[37] 1238 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][31] 1277 73
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[10] 1295 63
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_328 1047 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_1134lto9_6 1057 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[18] 1422 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[24] 1511 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_246 1209 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[30] 1256 43
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_23 1315 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[7] 1351 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[25] 1453 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[28] 1372 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10[17] 1193 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_66 1605 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1905_a0_4 1352 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNI4FB13 1196 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[16] 1297 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2655_i 1148 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4_RNO[17] 1184 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[43] 1348 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[21] 1374 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[7] 1430 85
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNID3D88[0] 1197 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_117_2 1108 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[100] 1556 112
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][6] 1408 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[3] 1369 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[1] 1082 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1322_1 1354 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_254_1 1468 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state_3[1] 1273 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[8] 1230 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[13] 1335 129
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_RNO[0] 1509 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/io_resp_cacheable_0_a2_1 1409 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[18] 1286 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[4] 1387 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[4] 1240 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI1MA26[31] 1273 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_0_d_ready_0_RNO_0 1207 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_37 1604 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[3] 1138 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[31] 1555 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[31] 1471 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[14] 1478 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[7] 1112 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[3] 1145 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[9] 1217 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[1] 1159 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[6] 1174 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_78_i 1215 63
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint 1154 162
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[5] 1329 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIAENV[30] 1182 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_46 1581 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[3] 1398 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidReg 1004 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_release_data_valid 1264 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIDEKS[7] 1213 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1903_i 1315 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_xcpt 1332 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[16] 1412 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[9] 1306 97
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRESPs2 1346 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_245 1032 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[11] 1465 112
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_122 1421 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[7] 1410 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[102] 1566 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[1] 1397 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[11] 1281 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[8] 1486 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST4/U0 1143 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[8] 1128 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_4 1297 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[2] 1197 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[15] 1110 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_13[0] 1079 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[0] 1287 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[28] 1387 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNO[13] 1063 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_76 1314 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_i_o2_5 1065 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_msrxp_strobe 1399 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_21 1327 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2102 1252 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[22] 1400 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_2[25] 1124 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[0] 1102 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_1 1375 18
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_4[0] 452 6
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[1] 1345 57
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[18] 1291 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[29] 1440 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI8R363[29] 1177 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[3] 1381 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[28] 1088 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI06SK1[11] 1354 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[8] 1393 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8N0R2[27] 1281 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[6] 1209 22
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/nextPenableSchedulerState_0_0[1] 1365 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_9 1285 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[8] 1454 91
set_location IO_0/UART_0/UART_0/controlReg1[6] 1447 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_re 1381 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[7] 1482 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[26] 1123 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[11] 1275 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[1] 1064 51
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state87 451 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[19] 1615 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[31] 1112 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[16] 1418 84
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[15] 1186 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[7] 1295 42
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/penableSchedulerState_ns_0_a3_0_a3[0] 1361 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[1] 1105 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][5] 1293 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_5[2] 1113 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[18] 1422 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a_last 1133 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[1] 1109 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICNCV_0[25] 1305 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_69_2 1340 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[4] 1258 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[29] 1459 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[27] 1144 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[2] 1359 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIVKEH[24] 1386 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[12] 1224 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST3/U0 1153 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[3] 1104 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24] 1158 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_xcpt_RNO 1346 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[19] 1506 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_break 1450 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_36 1064 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[5] 1207 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_249 1426 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[14] 1588 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2[23] 1121 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIRUA41_1[31] 1244 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_82 1476 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[14] 1375 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait_0_sqmuxa 1286 81
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_3_RNI0C5B1 1473 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNISIEH[25] 1267 135
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIHLCM 1173 81
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write5 1433 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[12] 1099 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[27] 1467 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIJ2T3A 1072 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_188 1460 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1401 1415 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[11] 1040 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[8] 1225 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][4] 1225 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[10] 1493 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[0] 1399 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[4] 1496 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[19] 1191 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[22] 1280 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_67_i 1257 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[6] 1264 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_size[1] 1258 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[8] 1434 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[22] 1408 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_am[2] 1262 60
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST4/U0 1062 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[11] 1511 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_6 1352 138
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_155 1209 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[7] 1267 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[3] 1588 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_154 1353 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[40] 1537 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[44] 1547 106
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[2] 1430 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[31] 1209 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe1 1241 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv[2] 1453 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIDTSI41[30] 1147 21
set_location IO_0/UART_0/UART_0/uUART/rx_state[0] 1452 28
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_88 1122 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[17] 1374 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[11] 1352 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[0] 1210 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[5] 1120 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_242 1380 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[13] 1444 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[0] 1103 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[19] 1304 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_8 1038 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_19 1580 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIKAKJ[22] 1253 96
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[6] 1445 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize 1398 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o3_RNIBARN[1] 1290 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 1016 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[2] 1082 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[24] 1123 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[44] 1552 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[12] 1436 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[0] 1277 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_valid 1333 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[3] 1111 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0_3_RNIQOOL1_0 1164 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[8] 1149 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[0] 1396 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[28] 1502 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_206 1568 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNO 1009 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_16 1178 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask_i_m2[0] 1286 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[2] 1428 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[8] 1458 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5e 1154 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns_1[0] 1250 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[30] 1538 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[9] 1280 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[2] 1451 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0[6] 1303 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[4] 1278 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI8NOH[19] 1276 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[0] 1249 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[45] 1539 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_i_a2_0_a2_0_a2[18] 1195 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[16] 1132 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[27] 1448 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[26] 1449 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[20] 1043 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[3] 1407 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[108] 1579 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[29] 1271 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_27e 1182 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize[0] 1178 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[25] 1267 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1038_RNO 1489 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[14] 1273 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[27] 1449 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[53] 1569 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun_5_u 1414 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[2] 1380 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[21] 1243 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823[0] 1219 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[30] 1255 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_22 1375 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_2 1196 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_164 1303 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[23] 1302 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[28] 1395 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_opcode[0]_RNI38271[2] 1306 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_full_RNO 1343 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[5] 1070 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[5] 1207 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIGRHP7[0] 1179 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_70 1413 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch_0_sqmuxa 1447 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[15] 1288 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_bm[1] 1212 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_24 1313 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[32] 1355 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[26] 1243 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_332 1077 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[30] 1259 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[4] 1047 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2_RNIEK6EA 1098 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[29] 1434 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[2] 1292 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1172 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[30] 1230 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[21] 1376 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[19] 1170 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[26] 1374 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[14] 1387 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[4] 1127 37
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_232 1065 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[12] 1309 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST4/U0 1350 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_4[7] 1293 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_3[27] 1110 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[25] 1613 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[114] 1595 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[2] 1319 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause[2] 1445 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[17] 1482 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[16] 1018 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[16] 1249 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data_1_0 1237 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[23] 1509 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[24] 1289 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[4] 1224 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[7] 1089 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_17 1562 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228_RNO[1] 1317 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[20] 1197 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[19] 1334 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[30] 1304 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_RNIUDB89 1138 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[5] 1049 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[24] 1417 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[16] 1497 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1267 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNI1HEK[2] 1241 105
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[4] 1435 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[55] 1553 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[3] 1324 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[7] 1088 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/maybe_full_RNO 1152 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2087 1267 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[30] 1256 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[24] 1346 147
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[21] 1342 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI4OHN[9] 1356 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[2] 1142 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[10] 1149 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[22] 1037 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[10] 1517 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][20] 1304 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[26] 1325 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[6] 1122 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[21] 1279 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3[1] 1044 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2_1_sqmuxa 1374 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_typ[2] 1248 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[1] 1246 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_cause_RNO[1] 1375 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][21] 1269 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[12] 1098 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST4/U0 1138 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[12] 1335 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1e 1200 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[1] 1067 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_58_0 1364 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[0] 1048 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[21] 1537 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[9] 1121 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[9] 1479 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_1_sqmuxa_1 1373 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[3] 1110 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[12] 1540 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[5] 1174 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[3] 1065 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[48] 1515 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 1047 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_122 1563 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_61_0 1344 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[7] 1350 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky[1] 1395 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[26] 1316 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[3] 1056 28
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_RNISQO41[1] 1464 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIH68I2[5] 1207 18
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.edge_pos_RNO[3] 1422 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_214 1483 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[15] 1112 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_393_0 1232 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_fiforead_0_sqmuxa_0_a3_0_a2 1387 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_GEN_129_2_sqmuxa 1322 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[1] 1171 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[22] 1361 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/_T_22 1201 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[55] 1570 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[1] 1111 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/io_enq_ready 1153 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[10] 1406 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[24] 1385 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNISHEH[21] 1378 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_1_0_0 1239 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_14 1164 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[20] 1144 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[17] 1277 109
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[7] 1434 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_445[2] 1258 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[13] 1174 106
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_262 1157 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[23] 1282 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[3] 1094 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[28] 1436 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_22 1328 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST1/U0 1401 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[26] 1245 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1_0[2] 1343 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2 1074 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[10] 1408 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[27] 1485 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1_reg_mstatus_mpp_0_sqmuxa_1[0] 1473 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIM0L92[27] 1312 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[9] 1411 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] 1288 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[9] 1252 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[19] 1396 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[7] 1101 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[25] 1268 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[29] 1289 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551_0[62] 1361 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIBKGE[6] 1280 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNISNNH[0] 1293 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1605_i_o2[0] 1015 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_187 1378 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][6] 1277 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[24] 1478 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_jalr 1350 97
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_0_RNIU2P71 443 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[12] 1228 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[1] 1385 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2980_0[3] 1222 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[3] 1396 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[2] 1367 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[2] 1202 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[4] 1081 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[11] 1154 39
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control114 1359 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_29e_RNO_0 1166 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_4_am[3] 1396 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0][0] 1157 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[5] 1422 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_15 1013 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST1/U0 1059 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[4] 1387 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[58] 1617 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[2] 1439 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICSGP[7] 1279 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[1] 1055 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_10_RNO_0 1257 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][1] 1228 64
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[1] 1345 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[31] 1394 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[7] 1132 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[28] 1321 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[13] 1364 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[27] 1358 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[35] 1508 78
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2[1] 1372 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0_1[0] 1305 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[36] 1241 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_600_i 1036 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[5] 1165 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[16] 1428 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[7] 1303 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[109] 1558 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[14] 1554 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount_lm_0[3] 1342 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o5[3] 1280 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1150 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI0DECA[5] 1256 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[18] 1415 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[16] 1293 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushed 1259 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_35_iv[1] 1176 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_75_i 1273 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[28] 1341 144
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[3] 1425 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[6] 1324 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[28] 1288 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_1_0 1286 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[13] 1452 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI3HE41[16] 1294 138
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_145 1020 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI0GGP[1] 1291 129
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[6] 1461 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_215 1325 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[11] 1270 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[29] 1146 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_79 1313 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][8] 1227 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[12] 1385 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15 1268 129
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST2/U0 1065 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[12] 1291 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[3] 1360 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[17] 1543 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[17] 1183 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[0] 1544 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[21] 1160 105
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[2] 1441 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[5] 1333 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[5] 1278 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[16] 1318 60
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx 1472 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[12] 1430 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[0] 1117 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[21] 1290 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[37] 1562 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[3] 1133 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_18 1207 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[6] 1302 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[16] 1380 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[18] 1546 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[31] 1381 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[8] 1458 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9] 1287 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[3] 1120 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_34_1_i_i_a2_2 1194 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[8] 1163 46
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_120 1126 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/INVBLKY0[0] 1071 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[5] 1219 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4_RNO[15] 1102 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[0] 1102 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[5] 1412 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIDMGE[8] 1278 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[2] 1469 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_29 1170 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[2] 1130 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[0] 1388 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_opcode[0] 1281 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_cnst_i_a2[0] 1342 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[10] 1234 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source[1] 1203 82
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_224 1200 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[16] 1055 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_22 1178 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823_ns_1[2] 1244 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_12_RNO 985 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_11e_1 1190 72
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n1 1351 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_RNO[1] 1427 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_274 1224 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[8] 1520 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[4] 1246 36
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[1] 1411 16
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[6] 1471 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_133 1338 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[25] 1417 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/maybe_full 1305 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[22] 1482 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[21] 1442 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[18] 1342 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNINA8J1[6] 1206 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[4] 1093 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[5] 1208 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[0] 1344 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[45] 1560 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_s_32_RNIGIKG 1442 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[3] 1162 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2088 1282 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3e 1189 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[25] 1070 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[90] 1596 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[14] 1273 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[13] 1418 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1905_a1_1 1344 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[4] 1035 22
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_77 1026 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_42668_i_RNI5POV1 1084 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[16] 1195 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/tx_alldone 1395 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2081 1409 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[24] 1136 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_r 1455 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_1 1052 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[0] 1278 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[17] 1506 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_4[5] 1061 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[21] 1384 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[20] 1296 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_3_0 1280 135
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST4/U0 1093 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[16] 1168 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[22] 1421 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_473_2658_0 1231 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[22] 1320 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[24] 1420 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[0] 1231 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[78] 1601 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[13] 1307 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[19] 1430 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1309 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[6] 1164 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[0] 1207 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[15] 1125 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[23] 1315 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[8] 1222 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[4] 1384 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[18] 1399 82
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[8] 1188 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[12] 1244 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[8] 1429 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[20] 1308 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[5] 1496 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[4] 1291 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[7] 1433 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_77 1534 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[24] 1567 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[20] 1486 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[24] 1506 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[18] 1276 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_RNO[3] 1372 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[5] 1411 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[5] 1074 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNI9L9L1 1178 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[8] 1369 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[15] 1405 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[26] 1407 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[4] 1389 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[0] 1248 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[19] 1234 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[25] 1390 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[4] 1389 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST3/U0 1381 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[12] 1460 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[49] 1522 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[14] 1216 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[2] 1267 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr[10] 1293 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1217 37
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[4] 1404 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291_am[2] 1432 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][3] 1286 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/io_mem_0_a_bits_mask_f1_cZ[2] 1305 69
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_338 1085 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[20] 1405 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[0] 1264 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_validc_5 1394 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[11] 1402 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[0] 1123 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNI0EQI41[28] 1184 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[11] 1143 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_4701_0 1060 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1478_i_0[0] 1318 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[6] 1088 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[23] 1315 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_10[27] 1122 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_03_0_0 1360 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[0] 1093 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_4_0 1376 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO[1] 1363 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[5] 1262 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[3] 982 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[30] 1109 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[12] 1078 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_3_151_a2 1384 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[10] 1310 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[25] 1613 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[17] 1269 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[5] 1377 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_385[35] 1186 81
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1463 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[15] 1304 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[19] 1393 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[1] 1105 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[1] 1197 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[29] 1438 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[2] 1351 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[1] 1192 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[29] 1535 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_407_1 1205 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[2] 1148 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI36RO[0] 1371 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_28 1290 117
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_duttck_inferred_clock_RNITU6B 458 3
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST4/U0 1366 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/i38_mux_i 1221 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[1] 1351 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[4] 1144 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[24] 1248 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[11] 1337 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[10] 1438 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[19] 1567 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_datahold[2] 1393 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/io_tl_out_0_a_valid 1321 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[11] 1144 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[12] 1281 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_836 1326 105
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[0] 1446 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_232 1380 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[73] 1577 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[11] 1402 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[45] 1280 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_data_out_dx_31 1398 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv_RNO[32] 1399 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[36] 1208 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[31] 1380 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[8] 1306 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[1] 1310 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[13] 1273 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[1] 1189 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa_0 1319 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[0] 1357 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[18] 1263 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[11] 1109 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[15] 1397 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_pc_valid 1400 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[7] 1409 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[20] 1408 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[23] 1299 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_55 1352 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[14] 1154 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_185 1315 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_20_5_0_0_0 1029 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][0] 1220 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[3] 1438 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[17] 1264 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_RNIJG861[10] 1286 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIQFNN[9] 1295 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[4] 1436 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNI137H 1048 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNISLLI8 1137 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[2] 1146 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_98 1216 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[37] 1133 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[20] 1161 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[14] 1177 111
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[0] 1399 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_27_u 1219 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1459 1297 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[61] 1448 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[14] 1486 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1[5] 1457 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[24] 1042 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[55] 1428 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[3] 1374 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[14] 1349 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[18] 1352 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[30] 1200 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI4F0B8_0[28] 1096 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_94 1075 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[2] 1171 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.blockProbeAfterGrantCount_0[1] 1312 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_227 1201 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[2] 1094 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_52 1603 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[1] 1284 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1056_0_a2 1479 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040 1494 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_5 1021 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[18] 1167 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[29] 1290 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[4] 1526 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[27] 1337 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1405_RNIPU5O1 1314 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[24] 1280 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[18] 1423 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_994_RNO 1355 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[44] 1244 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_66 1467 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2252 1351 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[4] 1174 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[17] 1516 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[4] 1089 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[31] 1548 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[12] 1430 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[17] 1414 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][25] 1151 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI0KQ21[20] 1233 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[22] 1252 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_size[2] 1283 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[5] 1072 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[0] 1223 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[14] 1123 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[10] 1390 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[15] 1256 21
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[3] 1424 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_6 1255 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[20] 1271 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[6] 1448 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[19] 1388 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[16] 1447 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[28] 1549 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[20] 1378 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[13] 1227 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[12] 1290 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[0] 1065 54
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[6] 1401 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[27] 1441 102
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[5] 1541 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_6 1374 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_stxp_strobetx 1391 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[30] 1330 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[22] 1298 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[7] 1166 16
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint 1152 162
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[41] 1217 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_w 1470 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_0_181_a2 1381 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[30] 1450 136
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_11 1321 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[66] 1351 75
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_51 1110 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[25] 1369 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[22] 1376 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[15] 1314 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_138 1231 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_RNIFO8M2 1195 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[0] 1183 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_98 1313 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[5] 1285 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[13] 1181 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[11] 1414 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNITJ6L[25] 1185 36
set_location IO_0/UART_0/UART_0/uUART/genblk1.RXRDY_RNO 1457 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_typ_9_i_m2[1] 1260 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[7] 1093 16
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_consecutive 1382 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[6] 1122 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_size[2] 1226 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/DEFSLAVEDATASEL 1170 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[106] 1562 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_miss 1339 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_260 1497 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[7] 1088 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[15] 1292 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[5] 1348 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[29] 1243 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[25] 1073 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST1/U0 1063 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[33] 1580 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0_0_tz[34] 1262 57
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[7] 1508 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[2] 1153 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/c_first_1 1265 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[17] 1293 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_size[1] 1218 55
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HTRANS_i_m2 1182 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[0] 1176 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_0_0[1] 977 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_180 1353 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[15] 1089 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/io_in_0_d_valid_0_o2 1014 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[3] 1114 55
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/d_PWRITE_0_o3 1360 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[12] 1226 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1258 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[25] 1330 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[1] 1184 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[26] 1286 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_97 1560 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[15] 1333 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[12] 1297 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[8] 1350 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[16] 1455 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[28] 1451 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[1] 1328 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[27] 1424 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[30] 1337 108
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state[0] 1188 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[24] 1417 118
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST2/U0 1380 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[18] 1288 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[25] 1077 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[5] 1074 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[4] 1491 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[2] 1069 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[20] 1566 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6] 1272 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIKCMJ[31] 1259 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[8] 1503 114
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[1] 462 7
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[4] 1348 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[31] 1397 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[25] 1404 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[19] 1159 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[10] 1089 43
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[4] 1366 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[13] 1133 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[14] 1048 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNITR901[7] 1279 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[27] 1292 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[13] 1281 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_rxs2 1338 118
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_2_i_0_0 1373 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[19] 1266 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[90] 1596 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_3[16] 1323 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[21] 1209 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_336 1205 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[9] 1156 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1379_0_sqmuxa 1209 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[14] 1335 46
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[2] 1423 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_300 1352 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[26] 1091 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[8] 1253 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[14] 1283 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[22] 1292 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[2] 1324 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[39] 1242 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[25] 1444 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[12] 1270 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[19] 1155 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[2] 1332 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_ex_hazard_0 1338 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3] 1246 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_4 1027 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[6] 1207 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3075_0 1238 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[11] 1310 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[18] 1030 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[7] 1165 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[10] 1158 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[22] 1150 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_valid 1413 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[3] 1212 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[75] 1341 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[8] 1534 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_324 1338 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1248 91
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0 1167 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[14] 1276 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[11] 1448 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_28 1545 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1303 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[12] 1412 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNITPIO1[20] 1262 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[19] 1275 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST2/U0 1148 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[23] 1369 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[5] 1174 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[4] 1304 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_am[2] 1191 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[3] 1087 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_5[1] 1145 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[9] 1426 138
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNI3UJK1 1182 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[3] 1431 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[24] 1154 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[30] 1316 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[5] 1136 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[8] 1268 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[19] 1303 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[30] 1325 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[13] 1361 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[2] 1205 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_24 1281 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[21] 1487 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3580 1046 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[18] 1417 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_0[7] 1292 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[5] 1364 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[79] 1288 75
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/setPenable_i_a3_RNIJJT21 1363 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6FAV_0[13] 1270 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_0 1572 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[0] 1372 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[27] 1475 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIEQSB1[1] 1194 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2105 1245 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_12_sqmuxa_0_a3_0_a2_0_RNIPP2D7 1087 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[18] 1286 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[3] 1198 19
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[30] 1182 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO 1351 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[7] 1076 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[20] 1398 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[2] 1214 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1305 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_119 1365 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[13] 1173 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[18] 1401 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[12] 1360 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[2] 1065 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[4] 1155 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[16] 1194 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[112] 1581 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[17] 1305 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[16] 1443 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_0_d_ready_0_RNO_1 1206 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_109_0[0] 1463 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[31] 1034 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount_lm_0[0] 1340 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[4] 1325 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[3] 1240 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1426_0_0 1303 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_20 1246 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[1] 1323 99
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns_a3[5] 1459 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[10] 1231 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[28] 1412 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[4] 1391 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[21] 1311 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[0] 1260 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[10] 1237 85
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_39 1302 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[15] 1533 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[3] 1140 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[11] 1113 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2 1306 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_2 1370 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST2/U0 1339 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_bypass_0_3 1357 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[13] 1260 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[6] 1510 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[5] 1121 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[2] 1413 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_1_2 1253 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2163 1323 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[7] 1138 24
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[5] 1470 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_o2_0[5] 1323 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch[1] 1481 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_247 1314 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[6] 1245 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[48] 1581 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi_1 1340 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[14] 1223 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[28] 1380 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[23] 1265 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1 1132 75
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[30] 1340 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[26] 1565 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[31] 1468 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_253 1198 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[8] 1383 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[11] 1351 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1357[1] 1171 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][25] 1311 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[18] 1134 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[30] 1113 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[13] 1513 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[2] 1127 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][2] 1365 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[13] 1059 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/un1_misaligned 1286 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_1 1349 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m[1] 1185 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[8] 1120 64
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0 1345 24
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[5] 1348 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_2_5_0_0_0 1029 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[22] 1275 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_29e_RNO 1174 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNIODLE7 1098 42
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[4] 1189 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[17] 1433 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[20] 1324 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[15] 1467 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_shift 992 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] 1318 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_206_1 994 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_2 1353 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_full 1218 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1379_0 1336 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[14] 1276 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[4] 1421 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3484 1281 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[11] 1337 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[3] 1261 63
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[6] 1370 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[1] 1453 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_18_0 1392 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[6] 1170 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[29] 1382 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[13] 1355 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[12] 1163 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[101] 1551 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_11 1284 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[12] 1097 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1523_1 1328 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[35] 1581 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0_1_1[1] 1410 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3] 1260 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIPP8U[7] 1195 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_170 1544 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[7] 1536 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[4] 1066 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[5] 1406 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/maybe_full 1251 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_size[0]_RNIPNSD1[1] 1170 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[20] 1408 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[6] 1194 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[27] 1559 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[2] 1179 108
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state84 442 6
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[6] 1362 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[3] 1111 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_9 1244 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[6] 1056 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[29] 1386 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[7] 1100 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[5] 1077 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[7] 1043 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[87] 1591 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNI769K 1538 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[1] 1239 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_358 1312 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_jalr 1349 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[12] 1287 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_277 1480 72
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNIFMAG1[8] 1191 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST4/U0 1326 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[15] 1374 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1574 1334 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[21] 1238 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_7[0] 1106 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[12] 1117 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[13] 1147 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST3/U0 1154 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[4] 1101 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[22] 1146 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[25] 1068 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[24] 1318 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_157 1565 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_m6_i_a4 1208 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][0] 1279 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_3_5_0_51_a2 980 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_130 1097 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8] 1237 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[24] 1518 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[2] 1241 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1494_u_1_1 1395 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[23] 1334 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[3] 1459 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[32] 1579 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[4] 1378 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_27 1337 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1370_0_sqmuxa 1207 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_234 1111 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[19] 1168 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[30] 1499 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2289_0 1344 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[4] 1075 42
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n4 1344 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_352 1370 72
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[5] 1457 21
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_2_RNIKA342 1190 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2_4 1064 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[29] 1383 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[12] 1230 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_202 1329 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[28] 1224 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[24] 1314 123
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[2] 1471 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[0] 1340 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[5] 1121 25
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[7] 1454 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[4] 1213 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[15] 1366 151
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_21 1238 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[1] 1093 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_bm[3] 1271 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[17] 1523 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[10] 1229 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST2/U0 1321 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[30] 1181 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[29] 1378 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[4] 1361 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3 1032 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[4] 1447 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[25] 1079 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[3] 1205 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_61 1314 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_5 1351 138
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[26] 1293 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0 1375 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[6] 1355 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[3] 1377 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_408[72] 1230 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_0[2] 1112 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[28] 1268 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[8] 1086 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[3] 1077 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[5] 1210 30
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[2] 1450 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_stxp_dataerr 1411 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_252[0] 1207 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_125 1396 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[24] 1545 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] 1240 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1237 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_2e_1 1201 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[5] 1173 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_15328_0 1208 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[8] 1169 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[14] 1261 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST3/U0 1386 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[10] 1264 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[5] 1247 64
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_RNI978D[2] 1465 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[11] 1309 127
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_74 1328 33
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state87_1 450 6
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[28] 1149 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[16] 1051 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[24] 1074 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[19] 1436 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_25[0] 1282 117
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST2/U0 1094 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[36] 1531 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_0 1355 45
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[2] 1374 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[19] 1226 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0]_RNIMGC91[2] 1158 78
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[4] 1347 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_355 1327 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNI6MMD1 1098 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[11] 1401 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[22] 1380 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1248 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[17] 1371 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_valid 1223 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2211_0 1325 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[7] 1185 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_m5_i_a1_3 1193 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[2] 1344 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_160 1096 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[3] 1125 24
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHSIZE_Z[1] 1367 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_82 1527 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_2 1348 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[24] 1242 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[26] 1166 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_438[5] 1231 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST2/U0 1347 60
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/un1_HTRANS 1350 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[27] 1249 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a2_0[6] 1322 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_dmode_0_sqmuxa 1446 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_way 1274 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[2] 1294 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[14] 1518 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[15] 1541 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[13] 1152 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[30] 1262 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[5] 1230 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_14 1369 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[17] 1191 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[8] 1505 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_17_1 1350 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[2] 1241 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[10] 1237 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_2_3 1357 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIIRTR[14] 1294 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[27] 1270 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[15] 1109 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[17] 1337 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_15[0] 1250 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[4] 1264 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[17] 1280 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[5] 1423 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_153 1577 90
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[2] 1450 19
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST4/U0 1072 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[7] 1097 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5] 1194 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1_RNO[0] 1212 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_1134lto9 1038 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[5] 1074 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[11] 1418 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1247 100
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[5] 1403 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[1] 1142 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[13] 1416 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1286 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_83 1592 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1300 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[10] 1148 39
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig12_1 1376 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNILL3K[3] 1146 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[0] 1382 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_1_5_0_835_i_i 997 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[15] 1373 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4FCV_0[21] 1257 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[27] 1172 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[2] 1171 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[77] 1580 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_39 1338 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[25] 1241 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[13] 1415 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[5] 1136 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_03_2_0 1371 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_am[3] 1206 87
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1 587 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_flush_valid_pre_tag_ecc 1258 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIC2PU1[21] 1244 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_bm[0] 1181 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[20] 1393 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[2] 1294 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[6] 1399 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0_RNI58N31 995 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_5[27] 1129 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1255 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_0[29] 1138 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[10] 1505 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[3] 1495 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[7] 1196 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[29] 1533 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_5 1348 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_rd_pointer_q_1.CO2 1394 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[28] 1542 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[3] 1390 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_11 1193 73
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[4] 1492 16
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_36[2] 1380 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_28 1379 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[0] 1251 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_o6_RNI6IPS4[5] 1327 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[27] 1450 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_csr_3_cZ[0] 1354 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[4] 1062 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[92] 1598 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_error[0] 1291 76
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[7] 1401 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/inFlight_RNO 1210 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[23] 1161 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[104] 1560 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[0] 1256 60
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_par_calc.rx_parity_calc_4_u 1443 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[19] 1327 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[52] 1351 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[30] 1361 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3141[6] 1268 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[9] 1123 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_57 1484 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[2] 1357 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[21] 1375 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[1] 1526 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_120 1398 69
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[3] 1434 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[30] 1365 151
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_debug_if_u 1440 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_1_RNO 1340 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1216 1162 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_branch 1394 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[54] 1315 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[9] 1557 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_126 1062 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKY0[0] 1385 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_174 1559 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[8] 1101 39
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m6 451 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[17] 1392 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[20] 1212 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_812 1258 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[27] 1435 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[15] 1157 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[17] 1232 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[4] 448 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[6] 1289 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_2 1307 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[2] 1456 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_472 1178 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[27] 1011 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[14] 1042 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[10] 1366 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[10] 1266 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNII6IJ[12] 1248 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[19] 1277 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_ns[1] 1322 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[28] 1261 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_first 1219 97
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_msrxp_strobe 1396 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[34] 1507 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[30] 1244 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[24] 1506 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[1] 1202 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[60] 1432 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[25] 1244 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_write_0_0 1332 84
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[1] 1502 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[6] 1249 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[28] 1328 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[15] 1292 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[18] 1166 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_925_i 1323 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[28] 1076 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[8] 1048 31
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1452 21
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[5] 1361 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_2[45] 1225 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0 1063 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[19] 1295 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[12] 1302 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_a2_2[3] 1379 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[0] 1523 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[11] 1123 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[15] 1439 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[5] 1231 33
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_ss3_i_0_a2 1147 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[30] 1101 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[31] 1461 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[3] 1424 126
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[0] 461 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[20] 1512 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[2] 1195 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[22] 1334 123
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIA0297[0] 1188 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[15] 1256 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_166 1553 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[6] 1282 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_448[3] 1265 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[9] 1363 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_4 1441 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[29] 1376 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[3] 1521 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m4 1284 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][25] 1259 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_strobe 1392 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[17] 1225 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_Z[1] 1071 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[2] 1096 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[19] 1125 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[0] 1091 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[3] 1108 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[4] 1348 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[8] 1045 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[7] 1428 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[8] 1215 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[60] 1354 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[24] 1323 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_722[3] 1213 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[0] 1394 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNINP3P3[2] 1378 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[4] 1386 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_37_5_0_0 1013 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[3] 1201 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[15] 1255 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[17] 1396 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[14] 1266 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_88 1386 63
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[29] 1369 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3076_RNIEMMU4 1293 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1298 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[13] 1492 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_valid 1254 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[27] 1301 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1405[1] 1183 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[4] 1097 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1250 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value 1244 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_0/reg_0/q 1048 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1155 1073 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_315 1183 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/io_singleStep 1402 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_43 1323 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/invalidated_2 1389 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[14] 1341 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[6] 1073 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[6] 1159 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m55 1220 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[14] 1360 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[1] 1274 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1242 1473 84
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[6] 1530 16
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST2/U0 1313 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[24] 1266 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[28] 1040 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[2] 1138 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[18] 1196 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[10] 1185 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[20] 1172 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[22] 1350 148
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_267 1114 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_1 991 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_130 1533 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_27e_RNO 1181 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[14] 1269 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[23] 1373 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[21] 1199 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[24] 1561 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[30] 1242 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[5] 1608 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[25] 1350 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[9] 1218 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_axb_0 1321 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIR3FQ4 1273 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[3] 1101 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[17] 1254 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_25 1554 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI12KS[1] 1206 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[5] 1276 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[20] 1520 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[13] 1414 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3399_0_sqmuxa 1278 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_state4 1422 9
set_location IO_0/UART_0/UART_0/uUART/un2_clear_framing_error 1454 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[5] 1152 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIH84D[3] 1236 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3[16] 1132 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[44] 1571 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[3] 1267 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_118 1325 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[20] 1133 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[15] 1091 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_256 1212 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[30] 1206 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[14] 1422 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[0] 1158 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[13] 1230 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2[20] 1171 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[7] 1379 16
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel 1192 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_7e 1194 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1414_1_0 1374 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_343 1310 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[21] 1377 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[12] 1429 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[21] 1158 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2040 1366 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[22] 1536 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[1] 1281 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[13] 1356 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_13[4] 1162 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[30] 1363 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ[2] 1327 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[5] 1381 123
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[25] 1166 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_239 1313 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0_1_1[0] 1436 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa_2 1315 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_opcode_0_0_1[1] 1336 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_973_0 1325 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_31 1167 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][1] 1295 70
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count7_NE_2_RNIMLLE 1188 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[1] 1234 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20e 1179 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[13] 1492 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[2] 1132 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_RNI0CCBJ[0] 1136 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[37] 1556 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1255 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_5[0] 1218 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[10] 1441 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[4] 1273 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIK8IJ[13] 1253 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_69 1603 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[16] 1326 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[26] 1149 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[0] 1207 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[28] 1488 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[9] 1568 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_35 1336 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[7] 1075 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[10] 1470 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[12] 1187 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[74] 1599 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] 1258 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[4] 1294 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[12] 1397 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[53] 1561 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[24] 1110 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1236 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_21 1257 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_27 1076 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[5] 1413 109
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_0_sqmuxa 1410 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[0] 1269 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_victim_state_state[0] 1281 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_793 1240 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1052_0_a2 1481 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046_3_0 1482 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI0Q4S[2] 1270 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[30] 1309 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[4] 1236 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[27] 1268 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST1/U0 1397 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[2] 1499 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[4] 1435 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[96] 1583 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[6] 1327 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_i_0_o2[3] 1377 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[25] 1240 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[8] 1087 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[2] 1374 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[7] 1405 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1449_ns[0] 1190 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[8] 1025 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST3/U0 1394 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_alldone_0_sqmuxa 1392 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1353_0 1353 114
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[0] 1194 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[6] 1169 15
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint_1 576 5
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[25] 1374 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNI2ODH[19] 1369 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIGT6L2[16] 1292 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_49 1602 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[17] 1386 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1578 1346 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[26] 1296 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_1_0 1369 96
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[0] 1501 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[14] 1218 21
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[7] 1437 31
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[1] 1422 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3304_RNI36RF 1285 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_Z[1] 1062 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[117] 1584 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_3_0 1476 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[30] 1250 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_20 1569 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_840_i 1033 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[20] 1190 60
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_68 1135 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_65 1362 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[13] 1345 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_8[2] 1150 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[17] 1305 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_s2_nack_0 1330 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[19] 1382 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[0] 1127 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[7] 1095 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_way 1278 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1_3_RNI44VL1 1279 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[9] 1135 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_39 1008 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976[1] 1241 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_address[4] 1214 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNISNKHC 1087 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[6] 1495 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_breakpoint 1452 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][9] 1277 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][12] 1276 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[27] 1275 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1173 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976_0[2] 1240 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[23] 1157 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[20] 1313 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[0] 1233 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[6] 1358 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3028[6] 1262 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[46] 1345 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[34] 1385 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[126] 1592 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1414_1 1368 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[8] 1282 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/block_probe_RNO 1317 81
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6] 1423 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[29] 1520 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_victim_state_state[1] 1275 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_21 1550 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[28] 1143 15
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[1] 1132 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIL0M92[27] 1293 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[21] 1264 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_Z[1] 1085 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO_0 1358 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_67 1602 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[29] 1134 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_50 1133 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[2] 1270 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[17] 1195 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_29 1197 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[30] 1253 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_326 1218 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[26] 1451 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[7] 1504 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[31] 1133 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debugint 1423 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] 1216 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_full_RNIVLLK 1214 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_31_am[0] 1220 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_643[2] 1221 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO 1383 18
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST1/U0 1146 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[0] 1019 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[1] 1374 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[36] 1220 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[9] 1342 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[7] 1247 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_a1_3_2[0] 1061 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_RNIVHQ71 1209 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_28 1335 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_19 1100 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNIQFLE7 1135 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[15] 1258 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[1] 1109 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[16] 1377 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_msrxp_pktsel 1387 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[4] 1610 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[11] 1273 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_189 1042 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_17_RNO[4] 1136 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[9] 1182 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[6] 1078 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_cause[2] 1396 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[16] 1398 126
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_270 1145 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_47 1544 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_28[0] 1262 108
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11] 1428 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_925_i_0 1325 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[50] 1561 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[6] 1380 117
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[12] 1360 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[0] 1221 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[3] 1268 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNINFTM2 1121 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[2] 1328 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[0] 1324 97
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[29] 1125 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[1] 1058 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[21] 1209 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[62] 1578 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[1] 1187 18
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_1_sqmuxa 1416 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[0] 1215 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_9 1233 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[6] 1498 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[31] 1333 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_first_RNO 1338 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_bits_size[0] 1225 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[31] 1234 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[25] 1375 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[14] 1302 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_6[6] 1161 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.CO2_i_a2 1308 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1247 1325 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[0] 1127 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[8] 1374 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_34 1591 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[11] 1109 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[2] 1354 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[24] 1242 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_replay_4 1372 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[2] 1220 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_134 1571 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1 1250 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[15] 1358 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[16] 1462 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[0] 1400 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[25] 1337 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[10] 1076 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_973 1344 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1028 1499 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[11] 1510 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[3] 1141 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_28_0 1345 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[14] 1112 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[6] 1391 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[19] 1384 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNINF8L[31] 1146 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_34 1400 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[65] 1577 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_18[0] 1229 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[7] 1267 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[2] 1263 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][0] 1180 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/DEFSLAVEDATASEL_3 1349 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns_RNO[23] 1504 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[1] 1526 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[21] 1258 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11] 1154 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/_T_27 1289 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[8] 1079 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[57] 1365 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[10] 1391 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[27] 1477 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1268_sx_sx 1325 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_4 1198 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[7] 1374 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[126] 1602 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[20] 1463 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_3_tz_0 1364 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[0] 1120 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[23] 1280 91
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[3] 1436 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[17] 1231 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[7] 1286 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[4] 1058 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[18] 1095 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[11] 1141 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_800_4_sqmuxa_0_RNI9UCD1 1326 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_10 1336 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[14] 1241 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1242 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/invalidated 1389 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[13] 1423 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEUGP[8] 1277 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_2_0 1370 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[24] 1354 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[4] 1274 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[11] 1239 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_700 1327 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[6] 1076 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[26] 1184 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[10] 1381 135
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_304 1070 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/id_reg_fence 1335 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[4] 1062 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[22] 1148 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[4] 1210 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[4] 1260 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_opcode[0][0] 1222 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1_5 1223 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_5 991 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic[2] 1254 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[30] 1283 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[8] 1369 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_20 1256 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1149 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[28] 1246 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_0_sqmuxa 1386 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs_6[1] 1207 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[26] 1426 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[22] 1493 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[6] 1122 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[0] 1110 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[65] 1319 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[23] 1425 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_107 1255 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[4] 1384 19
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/selNextAddr_0_a2 1367 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[2] 1073 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[9] 1039 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[1] 1063 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns[4] 1284 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[17] 1425 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[24] 1408 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[8] 1344 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1058 1349 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[29] 1265 33
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done 1164 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[0] 1119 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[5] 1499 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_23_RNO 1198 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_0_3 1255 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[25] 1136 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[14] 1111 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIGKPM[19] 1344 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[33] 1460 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[20] 1535 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1221 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[104] 1567 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[9] 1171 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[28] 1372 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1042 1497 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST2/U0 1387 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23_RNIUE5B1 1286 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_98455_0_a3_0_a2_0_a2 1086 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1459_ns[1] 1183 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[5] 1292 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][19] 1303 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[30] 1100 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[29] 1382 106
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIGLDM 1141 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[12] 1420 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST2/U0 1314 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2141_2_RNIVCO84 1330 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIOCTA[12] 1358 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[20] 1291 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_225 1076 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[33] 1354 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[9] 1589 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[22] 1182 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[17] 1437 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv_i[1] 1457 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[31] 1335 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[7] 1097 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[3] 1269 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[2] 1427 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_csr_3_cZ[2] 1347 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_20 1319 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_591_1.BNC1 1218 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_129 1548 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[30] 1467 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1_RNITCTH 1246 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[28] 1147 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[22] 1376 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[2] 1135 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[17] 1368 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[3] 1333 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[19] 1361 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[63] 1587 111
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[1] 1466 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[20] 1316 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[0] 1068 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[26] 1266 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[4] 1056 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[8] 1527 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[11] 1293 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[18] 1373 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[28] 1332 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[29] 1376 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[18] 1154 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[18] 1533 102
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[17] 1372 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[24] 1274 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_93 1579 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[31] 1201 102
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[2] 447 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[25] 1486 84
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo 446 4
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNICHDM 1141 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[46] 1586 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[1] 1375 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[29] 1493 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_0 1355 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1252 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI3O4L[19] 1199 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[83] 1600 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[0] 1116 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[43] 1462 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_746_RNI73FM5 1194 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[40] 1613 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[6] 1144 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[65] 1376 78
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[1] 1421 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[49] 1541 93
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0[7] 1448 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_2[5] 1417 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0[4] 1295 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2106 1232 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[24] 1382 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[20] 1325 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[34] 1526 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1253 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[5] 1211 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[2] 1098 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[22] 1276 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[19] 1301 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[8] 1534 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[14] 1356 88
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_146 1380 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[14] 1463 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[6] 1399 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_i_RNO[0] 1316 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[6] 1071 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1250 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[55] 1528 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNIQSUS2 1197 78
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i_RNO[2] 441 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[23] 1151 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[27] 1251 63
set_location IO_0/UART_0/UART_0/iPRDATA_Z[6] 1447 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[4] 1410 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[22] 1507 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[18] 1200 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_in_0_d_valid_ns_1 1203 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[4] 1093 48
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST3/U0 1101 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIE3NN[3] 1274 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[4] 1243 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_757 1249 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_26 1270 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[1] 1404 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[12] 1359 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIB0VT[15] 1226 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[26] 1434 109
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[13] 1130 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[5] 1304 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[3] 1118 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST1/U0 1350 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state_3[0] 1266 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[5] 1248 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNIQO731[1] 1229 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[2] 1343 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[15] 1356 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[10] 1369 115
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[3] 1527 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[8] 1403 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[27] 1301 123
set_location IO_0/UART_0/UART_0/uUART/DATA_OUT[6] 1442 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[25] 1411 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1341 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[40] 1553 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1214 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/ipi_0_RNO 1170 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[30] 1371 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[3] 1284 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[35] 1508 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[8] 1428 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[27] 1151 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6] 1242 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[14] 1222 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_opcode[2] 1259 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[31] 1255 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[26] 1373 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[15] 1357 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[29] 1268 109
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[14] 1143 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_14 1580 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_93 1266 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[10] 1270 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[11] 1275 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[17] 1383 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[23] 1410 123
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_136 1160 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[16] 1308 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[7] 1314 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_252[2] 1208 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0][0] 1171 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_23 1365 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[25] 1410 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_11[7] 1483 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[25] 1150 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1588_1[0] 1003 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[4] 1277 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16e_RNO_0 1155 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[4] 1121 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1149 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[71] 1307 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10[16] 1191 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[3] 1292 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[3] 1369 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[3] 1380 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[4] 1218 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[7] 1099 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[29] 1083 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[22] 1172 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[19] 1391 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_355 1125 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[12] 1249 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[20] 1508 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24e 1185 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNIU0VS2 1196 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[20] 1596 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/maybe_full 1155 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_RNINK861[12] 1279 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_0[9] 1301 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[10] 1355 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[20] 1596 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[25] 1404 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[5] 1497 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[28] 1323 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[14] 1226 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[18] 1476 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_147 1202 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_421_i 1043 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_209 1369 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[2] 1506 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[12] 1328 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][22] 1292 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[4] 1220 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[3] 1057 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[7] 1167 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[102] 1571 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_debug_RNO 1429 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[71] 1581 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_226 1556 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[30] 1367 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[39] 1413 147
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[4] 1397 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[19] 1504 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[50] 1572 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[1] 1302 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[13] 1217 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[19] 1388 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[4] 1121 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[29] 1465 78
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[1] 1351 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[28] 1542 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[1] 1400 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_send_1_sqmuxa_0_o2 1289 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNIN2O01[16] 1164 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a2[5] 1325 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_33[0] 1207 81
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0_RNO[1] 439 3
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[6] 1304 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_23_2 1364 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[6] 1251 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[21] 1265 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[3] 1497 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[5] 1321 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1571_9 1274 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[12] 1023 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[6] 1097 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1007 1345 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10] 1223 58
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchAddr4 1349 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_15 1319 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_49 1473 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[27] 1406 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[19] 1350 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[14] 1362 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[13] 1249 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62668_0_a2 1105 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_166 1099 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIS11OA[0] 1184 102
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[7] 1472 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[7] 1403 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1333 55
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[0] 1123 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[16] 1428 115
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_81 1143 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1251 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_11[4] 1125 48
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[1] 1459 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[0] 1076 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[11] 1124 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs[0] 1213 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[0] 976 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a3_1_3 1051 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m15_0_03_0_0 1291 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[5] 1139 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[7] 1080 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[14] 1157 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[6] 1410 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[11] 1353 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[7] 1185 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_RNO[14] 1194 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[8] 1296 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns[1] 1202 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[5] 1038 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[94] 1604 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO[0] 1357 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done_RNI5N831 1347 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[28] 1266 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[22] 1384 82
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1460 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_96 1040 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[53] 1576 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[28] 1463 106
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_4 1136 108
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[0] 1496 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[24] 1287 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[9] 1183 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[49] 1424 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_9_RNO 1034 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_size[2] 1177 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[27] 1243 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_1 1058 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[40] 1618 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[26] 1277 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_11[5] 1087 48
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_RNO[3] 1468 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_eccMask_m1_cZ[3] 1268 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_31_bm 1322 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[23] 1477 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[5] 1174 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[0] 1122 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[27] 1531 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0_1[3] 1300 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][20] 1289 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[2] 1401 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[11] 1435 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[9] 1153 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[16] 1377 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_2[44] 1231 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_3 1484 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[11] 1337 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][5] 1356 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[5] 1456 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[31] 1465 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[3] 1099 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_0_a2_0[23] 1181 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[19] 1123 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[72] 1594 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[17] 1490 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2470 1442 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1428_0_1_N_2L1 1335 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend_sync_0/reg_0/q 997 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[3] 1209 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_311 1204 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1147 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST1/U0 1075 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[25] 1262 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_25[1] 1173 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_out_0_a_valid 1255 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI6OO21[14] 1269 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[0] 1075 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[30] 1507 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2052[2] 1221 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST3/U0 1277 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_10_RNO 1254 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_17 1325 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[124] 1605 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[9] 1410 97
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[5] 1371 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[7] 1257 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[3] 1192 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[2] 1244 46
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[0] 1400 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[7] 1520 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1339_bm[0] 1183 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_28e_RNO_0 1173 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[9] 1251 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[6] 1117 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[3] 1231 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_138 1201 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_3 1286 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1238 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[4] 1121 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[70] 1604 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[14] 1555 93
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_73 1313 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[48] 1574 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[13] 1554 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_16 1255 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[0] 1116 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[20] 1188 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_21_5_0_0_0 1033 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_27_i_o2 1310 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[23] 1185 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_2 1303 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_1 1194 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1 1073 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[55] 1553 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[4] 1135 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_942_0 1332 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[17] 1546 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[26] 1263 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[17] 1413 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST3/U0 1056 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q 1021 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[30] 1483 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_1_2 1196 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[14] 1461 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[6] 1239 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[3] 1292 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[2] 1253 61
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST2/U0 1322 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_release_data_valid 1268 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[2] 1221 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_0_sqmuxa 1490 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[22] 1403 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[20] 1184 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_446_1 1179 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[18] 1171 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[11] 1179 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[10] 1324 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_2/reg_0/q 1000 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[30] 1433 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_0[2] 1115 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[10] 1157 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[8] 1368 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[2] 1434 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_source[0] 1235 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_3 1388 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIHV50D 1091 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[17] 1144 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[1] 1389 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a3_2 1208 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[6] 1100 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_125 1081 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[31] 1326 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[6] 1118 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_81 1578 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[24] 1349 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[19] 1439 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_10 1033 43
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0_a2_0 1169 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIKRG11 1218 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[17] 1243 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1_1[7] 1467 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[4] 1326 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[28] 1499 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0 1044 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last 1337 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[5] 1159 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[8] 1368 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[23] 1384 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[15] 1448 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_sn_m8 1294 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[1] 1361 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1_5 1390 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2047 1377 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[22] 1173 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[1] 1515 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[61] 1350 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_xcpt_ld_u 1457 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1] 975 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_532_1.CO0 1212 48
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST4/U0 1132 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[28] 1521 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[3] 1095 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[26] 1262 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[1] 1363 46
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_168 1223 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[10] 1235 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[43] 1611 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1253 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[20] 1404 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[26] 1501 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[1] 1171 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[16] 1230 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[44] 1552 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIEFBIA 1112 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[31] 1449 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[6] 1206 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[46] 1557 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[8] 1302 126
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_345 1124 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_valid 1206 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_size[1] 1273 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_737_1.CO0 1232 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[16] 1447 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[21] 1564 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[10] 1298 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[18] 1227 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[5] 1326 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[7] 1095 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[20] 1420 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[3] 1582 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[4] 1118 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[50] 1521 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[56] 1571 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] 1316 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[15] 1318 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[21] 1161 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[11] 1447 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8] 1284 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[15] 1457 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[11] 1398 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_7[25] 1149 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[4] 1178 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_T_21_0_a2_1 1309 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[7] 1219 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[10] 1438 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[1] 1355 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_4_0_a2 1483 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[15] 1405 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[9] 1302 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[15] 1100 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m33_4 1271 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIO8QH[20] 1317 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[11] 1149 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[15] 1435 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[10] 1505 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/q 1031 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[7] 1301 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_132 1465 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4] 1202 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[48] 1356 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[25] 1364 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[78] 1335 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mie_0_sqmuxa 1472 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[30] 1137 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4MO21[13] 1253 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[7] 1217 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_4 1376 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[21] 1171 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_2_161_a2 1390 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[6] 1299 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[12] 1310 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI34KS[2] 1207 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[31] 1151 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[15] 1281 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[11] 1268 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[28] 1121 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST3/U0 1074 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_200 1065 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel7 1393 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_831_1 1238 42
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[1] 1366 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[12] 1224 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1406_ns[0] 1182 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] 1291 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_midbit 1405 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1144 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[30] 1438 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_6_0_3 1362 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[5] 1558 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102563 1060 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[5] 1100 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_13 1039 40
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_parity_err_0_sqmuxa 1434 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_299 1326 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[28] 1445 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[6] 1037 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_1[3] 1374 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_63 1341 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_dhold_dec_0_0_a2_1_a2 1376 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_hwrite 1296 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[1] 1243 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[20] 1170 21
set_location CLOCKS_RESETS_0/AND3_0 1036 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_sel_alu1_5_iv_i_RNO[0] 1324 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_1_3 1254 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][5] 1232 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[3] 1134 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_RNI0BB13 1199 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[23] 1183 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_7 1372 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[25] 1570 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[16] 1408 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_15 1374 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[5] 1146 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[18] 1260 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[12] 1085 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[31] 1459 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1963_i 1313 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_76 1543 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[110] 1557 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[5] 1104 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[31] 1534 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_2_a2_0_a3 1051 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[26] 1433 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[15] 1410 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_20[0] 1254 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_1/reg_0/q 1003 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1144 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_9[0] 1223 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[2] 1296 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[2] 1072 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_25 1195 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[119] 1586 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[3] 1398 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[21] 1338 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[3] 1096 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[7] 1081 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[8] 1407 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[1] 1361 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[26] 1142 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[18] 1171 18
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST1/U0 1158 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][1] 1366 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1256 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948_0[7] 1474 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[11] 1184 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[4] 1071 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie[3] 1525 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[13] 1228 129
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[1] 1376 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[26] 1478 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1459_bm[1] 1185 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[5] 1378 88
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[0] 1366 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[31] 1497 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[17] 1604 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_q_1.CO0_i_0 1361 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[18] 1407 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_size[0] 1230 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[5] 1558 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[30] 1272 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[22] 1603 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[21] 1227 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[14] 1055 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_6e 1169 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[1] 1337 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_10[0] 1227 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/q 1028 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[25] 1137 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[5] 1285 124
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[5] 1436 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_136 1455 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[22] 1366 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[12] 1343 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1221 85
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[7] 1131 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_235 1069 69
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_259 1194 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[9] 1398 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_3_0 1478 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[26] 1345 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[27] 1075 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2093 1279 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[52] 1554 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[2] 1229 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[23] 1495 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_write_RNI31L14 1217 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[28] 1145 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_178 1523 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[29] 1425 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST2/U0 1403 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[26] 1567 94
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/un1_PADDR_2 1375 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[19] 1125 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10] 1289 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_6035 1207 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[5] 1427 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[30] 1353 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIUPNH[1] 1286 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][9] 1220 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[27] 1081 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[2] 1267 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[5] 1173 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[7] 1074 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[3] 1086 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[16] 1260 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[10] 1449 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2_0_RNI5FKH7 1090 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q 980 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[16] 1326 124
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[2] 1370 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[5] 1172 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[4] 1172 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[22] 1439 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[6] 1189 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[0] 1134 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_size[1] 1315 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[31] 1145 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_2_0 1351 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[2] 1076 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[23] 1263 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[14] 1110 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[23] 1173 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[120] 1607 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[14] 1536 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_flush_pipe 1366 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[12] 1302 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIHDIE[19] 1225 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[107] 1564 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_state_state[0] 1272 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[1] 1149 82
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[10] 1384 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[7] 1403 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_37 1321 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/io_interrupt 1401 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[11] 1382 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_3_RNIS0131 1271 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7_1_1_RNO 993 36
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns[4] 1366 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[26] 1388 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[5] 1369 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_531_1_v[4] 1244 24
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[17] 1373 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[8] 1213 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[11] 1422 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[35] 1215 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_6[27] 1135 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[14] 1541 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[23] 1533 93
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST2/U0 1160 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[12] 1305 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_595[5] 1233 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0[2] 1227 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full 1201 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST1/U0 1395 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[46] 1352 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 1050 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_s2_nack_a1 1331 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_s2_nack_0_1 1329 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[26] 1552 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[30] 1470 108
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_empty 1462 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[0] 1257 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[15] 1114 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_67 1324 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_693_0[0] 1205 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_72 1337 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_91 1406 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[3] 1111 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[12] 1385 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[18] 1487 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[3] 1101 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[7] 1196 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[25] 1547 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[3] 1228 88
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[4] 1439 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[8] 1416 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_244 1304 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[14] 1134 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_1[5] 1279 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[14] 1097 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_265 1064 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[1] 1099 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[9] 1303 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2_RNILPMB4 1192 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_121 1579 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0[5] 1326 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_4[6] 1302 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs_0[1] 1211 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[26] 1252 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[12] 1498 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_cZ[1] 1355 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[4] 1492 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[19] 1254 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[22] 1155 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIQJLI8 1069 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1306 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIRV3N[24] 1304 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_eccMask_ss0 1290 105
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_bit_cnt_4[0] 1427 30
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1 1420 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[2] 1532 97
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_12 1048 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q 1025 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[7] 1131 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[22] 1474 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[4] 1158 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[0] 1292 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[9] 1398 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNISQ731[2] 1267 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[15] 1164 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[9] 1362 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_27_i_a2_0 1218 84
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9] 1426 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_440[0] 1254 30
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count_n4 1189 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[5] 1203 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_opcode[0] 1221 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[31] 1366 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[19] 1565 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIFGBIA 1163 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[20] 1395 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICODV[29] 1293 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[14] 1316 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_11 1002 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[13] 1281 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[4] 1194 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[26] 1380 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_1 1240 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[12] 1300 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_0_d_ready_0 1205 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[13] 1225 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[16] 1136 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2176_NE_0 1363 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_183 1394 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[18] 1225 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1240 1476 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_dmem_invalidate_lr_0 1368 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[22] 1145 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[4] 1491 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/q 997 40
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel7_0_0 1392 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[5] 1363 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1167 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[18] 1209 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIDMM71[1] 1195 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[7] 1119 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[15] 1533 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNO[0] 1049 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause_7[0] 1465 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][6] 1283 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[6] 1075 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_26e 1182 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[1] 1068 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[30] 1120 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[3] 1246 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_q2 1381 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing 1255 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[19] 1424 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[5] 1103 52
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0] 1457 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_nss_i[0] 1273 90
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/INV_1 1470 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI40OH[4] 1280 75
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_38 1099 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10[0] 1051 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[7] 1160 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[107] 1565 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[7] 1377 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[8] 1245 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[17] 1255 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIDS426[17] 1279 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_0[1] 1049 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[5] 1366 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[23] 1202 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[1] 1431 118
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[8] 1195 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIIORM[29] 1318 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[2] 1195 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_1_0 1366 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_507_a2 1192 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[10] 1264 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[14] 1349 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[6] 1359 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[6] 1118 64
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m10 1448 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST2/U0 1390 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2469 1447 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[0] 1101 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_800_4_sqmuxa_0 1322 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7] 1277 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIDUH5B[6] 1113 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_valid_RNO 1417 99
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[2] 1431 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[29] 1069 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST3/U0 1064 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST4/U0 1393 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[12] 1137 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_842 1242 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[19] 1207 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_1_i_a2 1340 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[5] 1406 85
set_location IO_0/UART_0/UART_0/controlReg1[1] 1439 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1238 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_351 1039 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAQMH6[31] 1243 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe1 1257 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_29 1278 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_replay 1383 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/blockUncachedGrant_0_sqmuxa 1290 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[16] 1233 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_15[2] 1134 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][1] 1164 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2157_1 1298 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[3] 1235 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[7] 1406 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4327B[27] 1243 132
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0] 1162 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[22] 1240 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_9 1294 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[12] 1503 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[2] 1335 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/INVBLKY1[0] 1151 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[1] 1085 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[2] 1402 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[16] 1365 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[6] 1037 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[11] 1617 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[14] 1304 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[3] 1057 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[22] 1195 27
set_location IO_0/UART_0/UART_0/uUART/genblk1.RXRDY 1457 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1972[1] 1203 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[26] 1140 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_33 1415 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[18] 1174 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[0] 1402 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] 1313 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[8] 1108 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_261 1313 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[21] 1174 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_13_0_a2 1027 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[6] 1070 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_33[0] 1316 57
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113 1169 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[20] 1254 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[20] 1415 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[9] 1270 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_i_a2 1064 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[3] 1324 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[3] 1096 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[27] 1287 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST1/U0 1399 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_292 1418 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI8CPM[15] 1353 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[6] 1332 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[5] 1422 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[24] 1534 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_616 1261 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[25] 1479 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_2 1138 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o6_3 1407 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2656_i 1155 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[2] 1352 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST2/U0 1276 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIA3UM8[23] 1096 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1771 1446 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] 1285 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_2_RNO 1388 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[9] 1347 123
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_249 1058 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3052 1313 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_204_0_a2[1] 1279 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[42] 1555 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[28] 1089 22
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[1] 1364 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[1] 1247 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1143 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[7] 1167 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[30] 1474 108
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[1] 437 10
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][7] 1404 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[3] 1300 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[0] 1371 4
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST3/U0 1398 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[103] 1570 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[4] 1142 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[31] 1481 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][0] 1261 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[3] 1342 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[19] 1256 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[19] 1270 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[5] 1077 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize[1] 1357 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[21] 1174 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_10 1466 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[4] 1095 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[5] 1049 31
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[5] 1356 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIUQ0M[9] 1237 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[32] 1172 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[28] 1237 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[24] 1269 45
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[1] 1176 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[7] 1294 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[1] 1263 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[24] 1384 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[10] 1258 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[30] 1367 111
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[23] 1208 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1219 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[7] 1120 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[16] 1546 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[23] 1424 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0[4] 1454 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][16] 1234 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[8] 1054 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[2] 1269 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIPDGDC 1081 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[14] 1240 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[0] 1231 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/inFlight_RNO_0 1207 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_27 1188 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[20] 1231 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[30] 1543 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[16] 1180 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIODNN[8] 1294 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[18] 1255 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[7] 1141 82
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST3/U0 1057 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[2] 1225 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[9] 1060 34
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[2] 1160 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_param[0] 1275 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/replay_ex_d_RNIEE121 1350 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[2] 1385 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI3Q0U[20] 1233 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[14] 1221 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[6] 1512 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIVV3K[8] 1154 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[4] 1184 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[5] 1261 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][3] 1291 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[35] 1548 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_91 1592 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_txready_at_ssel 1413 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[28] 1246 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[25] 1289 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/_T_114_0_0 1284 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[27] 1513 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[5] 1233 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0_o2[0] 1374 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[8] 1365 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[2] 1363 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[13] 1107 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[1] 1047 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_Z[1] 1090 52
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[2] 1334 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[15] 1107 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1__RNIA9831[9] 1270 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_138 1562 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[17] 1171 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1320_bm[0] 1144 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[6] 1617 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[3] 1247 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_am_1_0[3] 1445 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIUJDH[15] 1401 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_135 1021 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNILIKM[13] 1242 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_4_RNO 985 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/q 1023 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[4] 1076 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4_RNO 1399 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_71 1343 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_RNISBB89 1082 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI6QQ21[23] 1255 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIMCKJ[23] 1251 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_19 1180 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[0] 1078 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[25] 1137 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[28] 1171 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST3/U0 1399 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[10] 1292 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] 1212 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[2] 1065 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[0] 1165 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[24] 1390 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[9] 1376 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIE2R21[27] 1258 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2878[0] 1243 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_fifoId[0] 1214 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1296 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/empty_out 1351 7
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_333 1351 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[9] 1551 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_336 1488 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[30] 1168 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[28] 1163 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1178 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[7] 1415 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2107_2 1198 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1212 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[5] 1255 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[2] 1530 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[8] 1429 100
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_pktsel_0_sqmuxa 1420 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[114] 1594 112
set_location IO_0/UART_0/UART_0/un1_NxtPrdata23_0_RNIUSTA1 1446 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[9] 1379 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_way_RNIJLA71 1278 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[6] 1488 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[121] 1592 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[16] 1220 25
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_286 1070 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[7] 1100 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[4] 1075 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST2/U0 1063 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[13] 1334 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNO 1005 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0_o2[2] 1369 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_5 1093 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[24] 1482 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_0[10] 1208 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_167 1465 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] 1234 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_6_0_5 1359 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1466 1341 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[46] 1568 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushed_0_sqmuxa 1259 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[9] 1426 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1674_0 1268 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1299 61
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3] 1437 19
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[9] 1357 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[30] 1371 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_256 1484 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[11] 1037 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[18] 1508 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2_i_m3[4] 1169 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ae_st 1328 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[10] 1524 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNISGIJ[17] 1242 99
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[13] 1359 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[0] 1313 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[7] 1183 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_80 1203 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[7] 1266 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_76388_0_a3 1082 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[16] 1570 97
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[18] 1364 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1229 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_0_iv_i[0] 1461 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[47] 1536 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[23] 1186 33
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5] 1414 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[4] 1427 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[25] 1378 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[16] 1155 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[4] 1243 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[30] 1421 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[7] 1074 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2141_3 1316 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[5] 1157 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mip_meip 1181 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[1] 1522 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_0_sqmuxa 1515 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[7] 1430 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[7] 1614 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_0_sqmuxa_0_a2 1470 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_0_sqmuxa_2 1143 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[9] 1217 30
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_2_sqmuxa_1_RNI56KF1 459 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[23] 1148 61
set_location IO_0/UART_0/UART_0/controlReg2[4] 1441 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[18] 1190 21
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[0] 1420 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[13] 1403 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[23] 1278 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[11] 1068 39
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST4/U0 1074 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[1] 1275 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNILC1U[29] 1246 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[16] 1439 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[22] 1414 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2978[0] 1282 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[30] 1321 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[3] 1256 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1691_1_0 1349 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[15] 1082 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[16] 1241 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[6] 1057 48
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[0] 1195 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[19] 1267 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_1_0_a3 1047 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[2] 1174 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[6] 1064 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3[0] 1053 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1e_RNO 1209 75
set_location IO_0/UART_0/UART_0/uUART/DATA_OUT[7] 1447 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_3_0[6] 1172 48
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[9] 1188 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_341 1063 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[13] 1247 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[18] 1288 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[5] 1283 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[36] 1535 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[18] 1260 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[58] 1317 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI5EQO[30] 1236 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_24 1252 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[3] 1493 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_320 1313 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_2_2_0 1180 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[5] 1208 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_266 1391 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[5] 1421 126
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_dhold_dec_2_0_a3_0_a2_0 1368 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[27] 1170 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[10] 1148 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[27] 1305 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[1] 1139 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[12] 1052 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[22] 1485 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_Z[1] 1087 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[5] 1142 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_valid_masked 1327 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[25] 1414 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_64 1335 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_282 1207 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[30] 1076 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[7] 1489 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[3] 1166 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[99] 1590 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_796_1.CO2_0 1221 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIG2P21[19] 1270 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[4] 1063 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[1] 1525 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST4/U0 1092 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1__RNIA94L[2] 1190 75
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[2] 1360 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[42] 1614 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[26] 1616 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[29] 1317 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_2 1188 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[7] 1073 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[19] 1541 106
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[28] 1173 102
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[0] 1428 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[11] 1157 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source[2] 1200 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[3] 1110 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_97 1368 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[20] 1348 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIK1T91[5] 1198 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[0] 1121 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[7] 1341 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[31] 1331 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_4 1062 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[6] 1310 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[42] 1233 78
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[3] 1381 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[15] 1585 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[9] 1196 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_34 1017 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[31] 1368 126
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[2] 1160 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_178 1396 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[28] 1254 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[24] 1074 15
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[19] 1167 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_43 1339 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[20] 1025 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[7] 1078 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_117_1 1113 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST3/U0 1135 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_mem 1333 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST2/U0 1349 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1299.ALTB[0] 1157 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST4/U0 1292 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[1] 1500 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[25] 1160 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[23] 1424 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2090 1271 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_22 1277 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[14] 1294 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mpie 1455 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9] 1219 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[9] 1124 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[111] 1553 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[4] 1239 31
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[13] 1359 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[25] 1424 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[21] 1579 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[22] 1505 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91 1292 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_Z[1] 1068 55
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_0_sqmuxa_0_a2 1432 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q1 1423 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO[21] 1168 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_46 1465 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[23] 1344 73
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[5] 1305 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[9] 1151 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[7] 1405 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_153_0_sqmuxa 1272 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[10] 1275 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[19] 1130 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1 1557 84
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[5] 1529 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[0] 1147 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[28] 1268 76
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_32 1356 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait_0_sqmuxa_0 1304 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046 1496 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[18] 1138 55
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_41 1027 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedResp_RNIKVIF2 1327 99
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[24] 1156 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[72] 1590 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[3] 1387 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[60] 1542 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[5] 1154 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[13] 1380 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[27] 1252 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[23] 1257 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_20 1180 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_cause[31] 1390 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[29] 1387 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[6] 1358 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[10] 1401 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_19 1001 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST2/U0 1291 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_alldone_4 1401 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[6] 1354 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[5] 1395 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST1/U0 1070 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST1/U0 1306 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[3] 1375 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_30 990 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_a2_RNIPELE7 1153 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_0_am_RNO_1 1199 90
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_d 1342 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_0 1249 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[45] 1442 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[9] 1282 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_2_i_x3 1339 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_123 1325 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3_RNO[9] 1164 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[3] 1153 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[37] 1559 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[28] 1319 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7] 1245 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[10] 1475 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[48] 1574 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[9] 1408 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_0[6] 1171 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[7] 1157 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[30] 1498 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1[3] 1370 57
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[7] 1470 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_a2[23] 1170 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[96] 1583 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[27] 1430 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413[1] 1202 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[16] 1172 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST3/U0 1301 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[0] 1524 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1239 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state91 440 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[2] 1075 48
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST2/U0 1071 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[16] 1412 136
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_tick_4 1365 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[5] 1205 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[18] 1537 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIM4OH[10] 1315 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[26] 1507 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1166 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[26] 1022 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_0_1 1356 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_slow_bypass 1334 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[12] 1254 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0[1] 1290 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_5 997 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7[1] 1187 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[30] 1151 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[8] 1245 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINQA41_0[31] 1306 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[30] 1119 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[44] 1354 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[18] 1272 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[11] 1218 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_checkorun_1_sqmuxa 1411 9
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[5] 1332 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[4] 1162 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIOVT6[2] 1299 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[25] 1124 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[2] 1070 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[9] 1237 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[23] 1299 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1879_i 1294 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[1] 1366 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[10] 1470 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[4] 1099 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_30 1344 60
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tmsenb_RNO 466 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_1 1278 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/masterDataInProg[0] 1355 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_81 1548 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[2] 1346 7
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0_a2_0 1353 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_858_1 1323 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST1/U0 1157 114
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_a3[1] 1357 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST4/U0 1398 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_mem 1373 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxp_lastframe 1397 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_size[2] 1309 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[20] 1253 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[0] 1379 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[32] 1170 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[30] 1439 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[7] 1340 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_23_5_0_0_0 1039 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][20] 1231 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIM5T3A 1097 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[5] 1060 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1234 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_542 1280 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[2] 1217 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/maybe_full_RNINB25 1249 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_14_am_RNO_0 1253 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_i_RNO_0[0] 1318 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[2] 1061 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST4/U0 1324 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_1134lto9_5 1032 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_4 1064 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_243 1312 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[23] 1385 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[1] 1098 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_12_sqmuxa_0_a3_0_a2_0 1135 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/maybe_full_RNO 1251 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1239 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[21] 1383 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[29] 1481 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am[2] 1262 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[21] 1183 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_232 1422 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[10] 1320 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1965_Z[0] 1204 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[16] 1389 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_GEN_20_0 1240 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[7] 1450 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_341 1352 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[8] 1250 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source_4[2] 1206 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2059_i 1327 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[5] 1172 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[2] 1156 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[3] 1209 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[53] 1572 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[17] 1182 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3[16] 1195 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[14] 1444 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[2] 1377 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param_i[1] 1274 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_RNILI4SO 1180 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_297 1301 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[20] 1357 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1213 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[19] 1164 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[1] 1457 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[32] 1577 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_fifoId[1] 1218 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_248_RNIJ0TE 1296 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[23] 1157 21
set_location IO_0/UART_0/UART_0/controlReg2[5] 1451 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_8 1599 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1[13] 1193 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3045_0 1253 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[10] 1231 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_RNO[9] 1147 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_flush_pipe_3 1345 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1806 1395 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_222 1496 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[25] 1314 91
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[9] 1362 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[5] 1116 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[3] 1380 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[18] 1380 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[3] 1249 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[1] 1059 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value 1196 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[3] 1397 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram0_[0] 1296 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_15 1375 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] 1228 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1165 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[7] 1069 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[11] 1159 30
set_location IO_0/UART_0/UART_0/controlReg1[2] 1434 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][12] 1192 58
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[6] 1170 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[4] 1302 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[16] 1157 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1789 1267 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST1/U0 1312 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[4] 1252 109
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state88 449 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[6] 1175 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1054_i 1487 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][3] 1203 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[34] 1255 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[23] 1206 15
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[0] 1469 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[31] 1337 127
set_location IO_0/UART_0/UART_0/controlReg2[1] 1437 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_0 1434 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST1/U0 1397 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[0] 1356 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[25] 1306 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[7] 1406 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11_RNO[16] 1205 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ[1] 1260 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_136 1374 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][9] 1191 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_4 1208 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_busy 1386 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[12] 1314 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns_1_RNO[0] 1209 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_273 1392 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_sel_alu1_5_iv[1] 1353 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[2] 1047 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_5_2 1053 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[6] 1353 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[18] 1264 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_64 1542 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[25] 1494 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[18] 1327 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_68 1163 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22 1033 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[4] 1144 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI0D6L2[11] 1269 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[2] 1260 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_3 1263 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[31] 1378 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI8E1OA[0] 1182 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[27] 1520 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[4] 1284 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[43] 1269 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[2] 1174 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][8] 1275 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[16] 1383 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_236 1193 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_0[3] 1371 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[11] 1392 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a3_1_1 1066 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[23] 1447 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_2_RNI9RUH3 1278 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1531_1_u 1400 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[5] 1098 18
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST1/U0 1060 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[21] 1358 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_i_0_0 1338 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_1[3] 1323 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_65_8 1336 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_msrxp_pktsel 1415 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[2] 1276 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNIB1GGJ[27] 1149 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[17] 1339 141
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[3] 1379 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[4] 1326 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[26] 1027 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1358_bm[0] 1169 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_28 1040 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[14] 1126 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[0] 1106 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_5_RNO[2] 1179 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[7] 1098 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[23] 1200 106
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[5] 1364 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[25] 1477 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[118] 1586 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[7] 1129 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1410_RNID2Q12 1301 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_44 1577 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[31] 1204 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[30] 1283 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_RNO[4] 1278 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_31 1267 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_rd_pointer_q_1.CO0 1396 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[4] 1322 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[15] 1415 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[20] 1461 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[10] 1255 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[1] 1110 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_valid 1298 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[29] 1520 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_6[6] 1150 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_1 1004 25
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_55 1078 72
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] 1418 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[27] 1550 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1211 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[26] 1422 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][10] 1278 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[26] 1314 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[14] 1397 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1144_1 1337 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_addr_9_i_m2[1] 1263 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[47] 1558 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_303 1300 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_eccMask_m1_cZ[2] 1267 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_306 1336 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[4] 1351 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHSIZE_Z[0] 1177 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_31_ns[0] 1215 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][7] 1227 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[24] 1154 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[17] 1459 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[15] 1099 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[7] 1233 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[11] 1159 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI9V8V[7] 1271 54
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[12] 1358 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[125] 1585 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[22] 1145 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_spi_data_out 1397 7
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/data_out_d[8] 1395 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[18] 1272 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNINL901[4] 1280 57
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[1] 448 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[4] 1381 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[15] 1260 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask[1] 1292 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_source[0]_Z[1] 1258 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[5] 1147 37
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR[31] 1180 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_112 1373 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_xcpt_ae_inst 1393 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[6] 1155 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram0_[0] 1190 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_RNO[2] 1330 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[20] 1349 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_831_1_RNI8V9B 1244 42
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[0] 1386 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_5 1282 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[11] 1238 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_13 1243 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[2] 1443 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[3] 1107 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[5] 1158 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNITUFB[8] 1238 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1974[12] 1496 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_114 1033 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[25] 1334 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[17] 1514 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[13] 1073 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_valid 1301 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr[4] 1274 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_746_RNIMOI71 1193 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2095 1276 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[7] 1398 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/SUM_0[2] 1230 48
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[2] 1385 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_0[0] 1315 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_526_i 1044 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[9] 1263 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[44] 1564 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[18] 1145 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[14] 1294 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[30] 1133 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[31] 1369 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI8PQH[28] 1294 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[1] 1128 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[64] 1576 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[4] 1060 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a3_2_0_RNIKG4C1 1207 63
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel_RNO[3] 1462 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[8] 1411 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_1 1276 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1286 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[7] 1255 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[3] 1053 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a2_0_0 1206 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[7] 1147 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[3] 1402 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[14] 1296 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[13] 1260 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param[0][0] 1173 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_RNO[0] 1357 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[1] 1338 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa_0 1309 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_25e 1176 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[16] 1246 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[2] 1367 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNIIE5S 1004 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[7] 1073 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_fence_i 1348 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_3/reg_0/q 1001 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_2 1193 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_RNO[13] 1146 39
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_rxfifo 1407 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[65] 1443 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_7 1373 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[0] 1207 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[17] 1368 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[16] 1284 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[8] 1418 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEPCV[26] 1266 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_cnst_i_a2_RNO[0] 1337 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_source_Z[1] 1257 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_3 1130 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[25] 1289 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[7] 1413 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_79 1189 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_206 991 36
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4] 1433 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIQ79L9[31] 1278 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2115[1] 1467 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[9] 1236 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[9] 1392 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[8] 1043 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[6] 1068 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[2] 1191 76
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_61 1192 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_sn_m6 1339 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[85] 1612 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[2] 1085 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[10] 1146 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am[5] 1276 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[7] 1167 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6[16] 1128 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[15] 1432 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_3[2] 1080 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[7] 1232 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[30] 1423 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[8] 1426 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[21] 1500 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[0] 1480 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1145 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[15] 1366 150
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/un1_pending_1_sqmuxa_0 1391 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[28] 1091 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_531_1_v[7] 1250 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[17] 1148 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[4] 1056 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIJA1U[28] 1242 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo_5 1409 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[3] 1158 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_251 1407 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[2] 1190 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[0] 1381 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[21] 1220 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[27] 1363 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1044_2_1 1486 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[16] 1213 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2982[1] 1245 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[18] 1501 120
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[13] 1453 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[21] 1176 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterRegAddrSel_RNO 1192 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[25] 1434 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][23] 1303 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[0] 1379 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[31] 1493 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[24] 1615 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[3] 1342 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_0[2] 1229 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[2] 1158 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4[4] 1314 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1218 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[8] 1222 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[7] 1193 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[4] 1379 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1268 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[23] 1534 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[11] 1164 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_113 1029 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[50] 1572 109
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[3] 1187 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[5] 1383 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[27] 1265 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[46] 1558 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[6] 1175 84
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[6] 1197 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][27] 1252 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[8] 1359 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[26] 1492 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[31] 1201 103
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[3] 1468 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI4F0B8[28] 1099 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_19[4] 1146 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a2 1045 24
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1] 1430 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_17e 1163 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2_8 1070 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[20] 1316 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[53] 1572 97
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[6] 1157 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[2] 1260 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_229 1528 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[23] 1046 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[13] 1073 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_fiforead 1385 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI5JVQ2[24] 1251 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_42 1535 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[30] 1107 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[21] 1383 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_6355 1205 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[17] 1355 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[17] 1504 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][4] 1247 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[4] 1228 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[2] 1157 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST4/U0 1324 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[11] 1432 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060_3_0 1477 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_19 1191 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_6350_RNI7U321 1049 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[5] 1099 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_0_RNILF541 1209 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[1] 1101 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_26e_1 1181 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[24] 1085 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[33] 1534 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[10] 1425 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2] 1267 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[14] 1216 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_0[13] 1227 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[9] 1435 112
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_289 1334 24
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[7] 1181 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST1/U0 1331 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_56 1590 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_4 1306 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[12] 1170 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[13] 1350 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_dmem_invalidate_lr 1378 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_6_RNO 1252 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[14] 1273 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_9[1] 1117 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1177 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[18] 1299 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_56[1] 1189 51
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1[2] 1444 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[22] 1171 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2980_1[4] 1218 78
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns[0] 1359 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[29] 1349 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[0] 1154 61
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m9 1350 21
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[2] 1419 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNISL4S[0] 1224 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[5] 1108 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[25] 1264 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[18] 1406 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[6] 1289 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[48] 1322 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_20 1261 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[10] 1072 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[30] 1412 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[3] 1417 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[15] 1280 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[24] 1617 99
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[1] 1375 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST1/U0 1294 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[6] 1352 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_5 1279 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[0] 1325 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[16] 1394 123
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[3] 1363 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1211 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[3] 1136 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a3_1 1360 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[11] 1375 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr[8] 1284 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1387_ns[0] 1181 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[5] 1144 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[20] 1407 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST1/U0 1300 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[29] 1114 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[2] 1277 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[19] 1312 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1240 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[8] 1124 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_23_0_sqmuxa 1342 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[2] 1012 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[1] 1386 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1334 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[30] 1335 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[2] 1135 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[5] 1361 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[4] 1120 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678_RNO[2] 1217 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stx_async_reset_ok 1416 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_Z[0] 1081 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_97 1156 81
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_a3[4] 1356 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[10] 1413 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_strobe 1388 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[35] 1455 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[9] 1325 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIL88J1[5] 1210 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/full_out 1364 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[18] 1364 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[2] 1238 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_5 1336 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[5] 1105 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[2] 1341 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIS86L2[13] 1279 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[6] 1260 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_write_RNIB6PR1 1205 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_done_i_0 1371 78
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[7] 1333 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[1] 1047 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[7] 1278 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[17] 1273 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[8] 1379 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[14] 1492 85
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_0 439 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[3] 1387 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_12 1350 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[3] 1079 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[22] 1204 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8e 1173 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIV34N[26] 1257 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_1 1332 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[2] 1409 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026_1 1349 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIVT901[8] 1249 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[10] 1255 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_28 1265 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[17] 1234 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[2] 1430 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[3] 1274 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[1] 1072 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[4] 1316 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[29] 1340 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIH6VT[18] 1218 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2109 1231 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[11] 1058 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_527_1[1] 1233 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[25] 1510 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[9] 1245 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m5_i_o3 1292 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST1/U0 1136 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[15] 1348 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[1] 1099 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2035_i 1280 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[24] 1305 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[15] 1546 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[17] 1171 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[9] 1443 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait_1 1289 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[10] 1322 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[105] 1571 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[6] 1092 48
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0] 1355 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_size[0][2] 1283 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[16] 1473 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[8] 1253 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[0] 1357 55
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[7] 1358 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[31] 1275 118
set_location IO_0/UART_0/UART_0/controlReg2[7] 1450 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[74] 1600 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[0] 1234 73
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST2/U0 1311 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2980[2] 1228 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[56] 1571 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[30] 1215 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIL53E1[5] 1194 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[11] 1260 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[1] 1381 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[6] 1071 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_m0s2 1258 33
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HWRITE_d 1188 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[0] 1253 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[15] 1468 91
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][3] 1439 19
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/d_masterRegAddrSel_i_1_0 1186 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[3] 1359 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][24] 1258 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[20] 1354 148
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[0] 1389 22
set_location IO_0/UART_0/UART_0/NxtPrdata_2[0] 1446 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[11] 1336 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_14_am 1242 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[68] 1302 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[7] 1402 132
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][6] 1413 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[12] 1540 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST3/U0 1157 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_replay 1390 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_485[0] 1264 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][14] 1155 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[4] 1237 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[17] 1215 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[6] 1365 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[20] 1397 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[73] 1577 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2096 1248 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST3/U0 1062 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[24] 1383 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[5] 1115 22
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_272 1123 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[4] 1374 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[2] 1338 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_9 1003 25
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][5] 1415 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[9] 1289 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/un1_value_4 1256 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[14] 1275 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[11] 1077 39
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[5] 1376 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[21] 1442 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[12] 1260 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_204_3 990 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1410 1362 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[4] 1304 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[28] 1488 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[11] 1318 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_446_1_RNIDQ6A 1206 96
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[6] 1494 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[26] 1223 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[1] 1338 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[4] 1115 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[6] 1381 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[6] 1386 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[12] 1384 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[29] 1342 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[24] 1297 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[2] 1365 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[30] 1381 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[11] 1377 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[13] 1224 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[17] 1261 123
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/masterDataInProg[0] 1371 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[27] 1436 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_78 1349 63
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT_4_0 1360 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[10] 1394 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[13] 1488 84
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNINTHM[4] 1396 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413_bm[2] 1227 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1221 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[8] 1269 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_9 1553 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_cZ[2] 1455 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/io_eret 1413 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[24] 1262 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[18] 1194 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_2_3 1224 78
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[0] 1360 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1244 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[15] 1516 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[5] 1230 33
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit[0] 1425 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[24] 1112 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2[11] 1309 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[7] 1251 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_12_RNO 1034 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[3] 1241 58
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[27] 1147 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_38 1063 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[31] 1426 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[11] 1312 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[5] 1046 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIRT1N[15] 1302 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_142 1549 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[15] 1424 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[19] 1509 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[46] 1558 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[15] 1291 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[3] 1233 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[25] 1363 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[14] 1229 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[13] 1489 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[24] 1422 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[14] 1086 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_4 1248 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1236 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[18] 1375 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[3] 1358 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[13] 1043 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[17] 1168 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[20] 1167 12
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[7] 1363 151
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[9] 1288 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[4] 1264 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram1_[1] 1300 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[13] 1350 129
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[0] 1428 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_4[14] 1364 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[9] 1417 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[1] 1332 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[0] 1491 109
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[1] 1469 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_250[0] 1299 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_79 1576 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[28] 1372 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[6] 1468 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_0_RNIKCS91 1405 75
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[1] 1377 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[33] 1574 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_4[25] 1148 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[19] 1532 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[6] 1057 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[2] 1067 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[4] 1504 82
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_7 1122 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST4/U0 1364 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICNCV[25] 1265 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[3] 1366 123
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1_0 1410 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[9] 1393 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_74 1538 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[27] 1298 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[7] 1089 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[26] 1325 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_first_RNO 1219 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[20] 1512 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[28] 1088 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidRege_RNO_0 1003 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[37] 1218 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[23] 1356 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[13] 1117 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_40 1126 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[9] 1330 73
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/DEFSLAVEDATASEL_RNIARFI 1168 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[5] 1173 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_2 1363 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[18] 1371 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[22] 1197 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_a2_0_RNIHS7JC 1217 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[2] 1398 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI6A161[4] 1287 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[9] 1216 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[7] 1077 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[13] 1133 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[8] 1403 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6[2] 1227 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[9] 1367 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1333 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[31] 1343 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[18] 1264 30
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state[1] 1444 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs_5[1] 1208 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] 1233 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI1SRVI 1174 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[6] 1240 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[9] 1357 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_1_0[5] 1330 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_xcpt_ae_inst 1402 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[9] 1359 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_107_0 1272 69
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[6] 1134 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[10] 1405 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[10] 1172 99
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1461 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1226 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[15] 1302 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[0] 1129 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[5] 1527 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[21] 1346 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNO 1200 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[3] 1107 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][2] 1303 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[17] 1148 63
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2_1 1407 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[20] 1428 109
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[6] 1364 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[9] 1389 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[12] 1364 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_154 1074 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1[6] 1173 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_1873 1307 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[28] 1134 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a3_1_2 1048 21
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count_n3 1192 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[32] 1435 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_3[25] 1118 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[0] 1542 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_4_RNI5JQOA 1079 45
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[1] 1383 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_param[0][2] 1274 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[18] 1192 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1325 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618[2] 1234 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[2] 1440 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[12] 1071 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[7] 1180 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedRespc_1_RNIJ62A1 1291 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIVD7H1[8] 1279 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[1] 1209 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_valid 1426 100
set_location IO_0/UART_0/UART_0/uUART/make_RX/samples[1] 1446 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m15_4 1261 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[21] 1175 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_a0[2] 1059 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_3 1218 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[12] 1406 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[7] 1127 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] 1284 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[1] 1153 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1976[3] 1493 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[4] 1161 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[5] 1069 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][27] 1209 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[0] 1385 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[26] 1496 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[24] 1177 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0]_Z[1] 1236 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[26] 1507 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[1] 1128 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_77 1552 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI7GJ92[21] 1256 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[56] 1296 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[19] 1428 112
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[2] 1503 16
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY 1347 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/grantInProgress_RNO 1311 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[11] 1503 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62628_0_a2 1114 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[31] 1444 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_40 1324 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[10] 1412 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[14] 1091 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1261 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[3] 1118 25
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_1_sqmuxa_1_0_a3_0_a2 1386 6
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_first_3_f0 1409 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[23] 1041 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[14] 1491 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[0] 1481 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[18] 1271 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2[29] 1132 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[0] 1216 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[24] 1122 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[12] 1384 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_51 1350 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[6] 1240 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_795_i 1028 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[27] 1012 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[51] 1560 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[52] 1572 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_address_i_m2[14] 1223 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5] 1281 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0[13] 1230 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[0] 1157 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_8 1002 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676[2] 1227 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_source[0] 1246 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[0] 1337 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][3] 1200 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[10] 1133 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_1 1118 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m16_am 1260 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[6] 1096 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[7] 1356 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][22] 1314 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[4] 1077 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_mem_hazard_0_RNI30M83 1326 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[5] 1072 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[60] 1537 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1618_0 1262 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNIRMKHC 1144 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1_RNIQBFF 1187 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[4] 1073 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1987[1] 1210 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_89_i 1222 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3e_RNO_0 1192 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[10] 1165 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[9] 1379 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[18] 1319 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[16] 1374 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[32] 1578 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[17] 1060 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_0/reg_0/q 999 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[2] 1161 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[5] 1418 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIGL0OA[0] 1176 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_4 1063 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[13] 1554 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[1] 1370 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[8] 1401 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[16] 1454 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[14] 1499 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] 1293 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[12] 1160 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_887 1328 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_310 1186 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[5] 1269 63
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][3] 1436 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[101] 1555 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIG5NN[4] 1279 69
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_153 1026 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_845 1246 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIB21U[24] 1247 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43908_0_a2_0_a2 1147 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_229 1488 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[28] 1340 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[0] 1137 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[66] 1602 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_9 1034 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[18] 1285 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNIAAJV[12] 1224 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_4701 1065 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0_0_sqmuxa_0 1315 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[4] 1102 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[5] 1326 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[14] 1349 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_347 1486 69
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[6] 1542 16
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][5] 1411 19
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6 1348 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[3] 1116 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2209_1 1298 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15_RNO_0 1270 135
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int 1449 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_196 1299 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][30] 1188 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[29] 1550 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[24] 1382 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidRege_RNO_1 1002 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST2/U0 1293 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/_T_21 1156 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1953_1 1222 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[20] 1391 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[0] 1091 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[25] 1444 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNIJL3P3[0] 1311 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[7] 1119 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[23] 1329 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[19] 1370 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_valid_i_o2 1324 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[13] 1488 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[3] 1064 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2048 1379 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[6] 1206 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_90_1 1130 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[4] 1097 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[5] 1161 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[8] 1311 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[9] 1248 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[23] 1141 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_10_1 1340 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[1] 1307 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1__T_102529_3 1062 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[109] 1574 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[11] 1393 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_45 1531 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_109_4 1150 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[59] 1616 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[26] 1238 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[22] 1421 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINQB42[1] 1288 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_174 1216 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[20] 1399 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEOK92[23] 1264 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIQCSS[10] 1269 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_17 984 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[16] 1490 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_23 1598 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_opcode[0][0] 1281 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[28] 1246 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[4] 1245 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[0] 1064 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[27] 1365 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[21] 1279 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[1] 1378 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_fence_i 1352 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18] 1166 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[24] 1118 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[22] 1458 102
set_location IO_0/UART_0/UART_0/iPRDATA_Z[4] 1436 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2176_NE_1 1374 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_9_RNO 1298 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[9] 1278 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_21 1350 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_0[1] 1060 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[16] 1439 88
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_3 1301 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[4] 1434 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_94 1546 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[1] 1400 126
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[3] 1504 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[8] 1163 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_csr_en 1380 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1201 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames[1] 1403 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[30] 1303 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1214 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[67] 1226 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[3] 1372 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[3] 1143 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[11] 1482 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_855_i 1026 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[0] 1587 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2892[0] 1244 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_365 1160 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_1[1] 1211 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_mask_i_m2[2] 1287 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_1 1199 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[20] 1560 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[11] 1392 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323 1262 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5 1345 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[21] 1481 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[5] 1362 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[2] 1045 27
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_10_iv 446 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][17] 1284 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_7 989 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HSIZE[1] 1363 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[3] 1357 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_74308_i_i_a2_RNI48341 1086 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_o2_0_RNIV64M 1047 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[4] 1359 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[31] 1471 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[23] 1282 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[17] 1122 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[2] 1239 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[8] 1065 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[13] 1460 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[24] 1124 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823_ns_1[3] 1242 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[16] 1307 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[29] 1131 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI1THE[11] 1218 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[6] 1170 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[9] 1405 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[5] 1285 123
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[1] 1181 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[30] 1359 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_314 1402 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[18] 1270 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[2] 1129 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[27] 1366 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1436 1303 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_param[0][0] 1277 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[9] 1397 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIKQSK1[16] 1353 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[27] 1364 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[6] 1109 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[25] 1369 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[8] 1109 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[1] 1317 123
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg49_0 1357 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_144 1202 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_fiforead_0_sqmuxa_0_a3_0_a2_0 1383 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[87] 1598 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] 1291 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[26] 1616 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[4] 1524 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_53 1122 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][29] 1301 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI7L6H1[0] 1255 117
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1[0] 440 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[2] 1231 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_uncached_pending_RNII5IF4 1300 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[8] 1148 51
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[3] 1442 28
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[14] 1341 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1283 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[20] 1597 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[29] 1480 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[9] 1228 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[3] 1293 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268[2] 1226 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[12] 1230 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s1_read_i_o6 1320 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2[10] 1298 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_opcode[0] 1275 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_wr_pointer_q_1.CO2 1383 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[2] 1504 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[56] 1615 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[2] 1067 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[19] 1157 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[4] 1361 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_36_5_0_0 1011 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[1] 1156 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[24] 1384 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[31] 1385 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[10] 1412 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[2] 1137 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[19] 1179 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2978[3] 1275 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST4/U0 1397 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[12] 1225 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[17] 1320 132
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[4] 1445 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[11] 1361 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[8] 1511 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_size[0] 1231 58
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[31] 1133 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_ex_hazard_RNIBGL32 1360 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[10] 1292 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1966[15] 1482 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[41] 1527 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[17] 1372 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[13] 1242 85
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[3] 1491 16
set_location CLOCKS_RESETS_0/Init_Monitor_0/Init_Monitor_0/I_INIT 508 2
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[21] 1433 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1221 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_bm[3] 1208 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[11] 1363 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_cZ[1] 1426 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[23] 1274 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[6] 1263 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIMAIJ[14] 1249 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[29] 1491 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[16] 1479 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[31] 1281 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[22] 1376 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1[31] 1375 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode[0] 1289 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[11] 1405 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[7] 1058 55
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done_RNI55NF 1165 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5_1[5] 1279 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_update_0_a2_RNIJIPT1 1001 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[7] 1388 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[20] 1374 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][29] 1199 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_159 1329 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1193 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[6] 1324 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI506G5[16] 1255 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1159 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[28] 1242 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[1] 1215 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][0] 1172 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[29] 1259 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_m1_e_0_1 989 36
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][4] 1429 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_268_4_0 1207 84
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3] 1420 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[23] 1477 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[22] 1249 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[3] 1096 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[122] 1603 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[48] 1240 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/_T_35 1024 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_60 1205 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[3] 1265 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[1] 1357 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_15 1165 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIDIF55[21] 1251 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[22] 1371 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[25] 1214 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[31] 1378 91
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[0] 1193 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_Z[1] 1058 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[31] 1109 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[23] 1280 30
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[24] 1159 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_38 1337 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[15] 1336 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10_1_0[17] 1189 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[7] 1428 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[2] 1158 40
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[1] 1370 15
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[4] 1179 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_source[0]_Z[0] 1252 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[21] 1582 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[2] 1425 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[5] 1294 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[20] 1193 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[54] 1555 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[26] 1373 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][1] 1214 64
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[0] 1468 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[7] 1063 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[12] 1385 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[11] 1394 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[7] 1492 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[16] 1462 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_0_sqmuxa_1_0_a2_i_m2 1380 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[21] 1290 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[24] 1211 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[22] 1265 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_1 1207 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3058 1310 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI8ERM[24] 1346 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[18] 1192 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[64] 1344 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2107 1230 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_write 1205 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[28] 1505 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[30] 1311 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[22] 1482 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_143 1121 126
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_137 1207 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[29] 1113 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[26] 1149 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI4JOH[17] 1272 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[8] 1117 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_11_RNO_0 1256 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[1] 1204 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_14_am_RNO 1241 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[13] 1274 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[8] 1119 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[3] 1099 49
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST3/U0 1323 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_18_sqmuxa_0_a3_0_a2_0 1177 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_2_a0_0 1241 51
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[7] 1341 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m19_0_03_1 1255 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_4[0] 1062 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[8] 1234 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[10] 1406 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIVHR82[4] 1087 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_52[1] 1184 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[2] 1251 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[12] 1078 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2082_2086 1299 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[4] 1122 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST4/U0 1363 60
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][1] 1438 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[2] 1197 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[26] 1086 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[29] 1374 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[4] 1275 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[4] 1398 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[11] 1147 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state[0] 1277 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[25] 1338 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[16] 1159 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_5 1191 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[8] 1504 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_3 1376 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[16] 1305 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_RNO[31] 1380 141
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1_0[5] 450 9
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST3/U0 1393 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[19] 1386 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_am[0] 1187 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[4] 1178 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[28] 1398 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_opcode[0][1] 1211 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_resumereq_ldmx 1036 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_resumereq 1036 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[14] 1341 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_302 1055 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1304 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[10] 1366 129
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg_76_ns[3] 1418 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1248 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1411[0] 1303 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[0] 976 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_322_0[1] 1225 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[23] 1255 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_28 1189 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_8 1349 138
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_202 1053 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_alldone 1388 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[14] 1156 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_25 1221 84
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[20] 1376 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[27] 1184 37
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[17] 1365 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[28] 1326 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[31] 1169 51
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[10] 1159 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1307 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_0[16] 1409 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_735_i 1051 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[31] 1476 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16[10] 1144 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[6] 1468 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_287 1312 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNINP1N[13] 1251 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[38] 1412 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_csr[0] 1354 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3288 1324 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[19] 1353 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[2] 1386 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2097 1253 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[1] 1097 54
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_pulse 1453 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST2/U0 1061 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_29 996 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[16] 1215 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[30] 1504 102
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[14] 1348 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[6] 1103 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[2] 1082 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[2] 1210 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[7] 1088 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/un1_value_4 1297 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_167 1187 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[12] 1242 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[25] 1173 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1355 1362 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[2] 1477 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_253 1416 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[21] 1278 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[15] 1399 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[21] 1188 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[23] 1473 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNINN8U[6] 1192 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1618 1261 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[2] 1069 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[31] 1463 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[10] 1170 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[4] 1098 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_18 1542 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIITHP7[0] 1184 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[19] 1274 45
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST4/U0 1056 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[7] 1199 19
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_229 1200 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIPBR82[2] 1085 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/value_0_0_a2[2] 1148 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[4] 1285 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[18] 1245 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[21] 1373 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[18] 1532 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[11] 1156 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST4/U0 1134 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_31 1059 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1197 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames_4[1] 1403 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[23] 1489 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST2/U0 1155 108
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count[4] 1189 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[3] 1327 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[8] 1248 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_10 1377 135
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns[13] 1369 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][0] 1207 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0[0] 1304 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[3] 1192 18
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/penableSchedulerState[1] 1365 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[1] 1168 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[12] 1358 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[27] 1408 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[18] 1155 106
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_74 1120 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[10] 1389 141
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m16_1_1 1441 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_q1 1388 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[48] 1418 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[13] 1400 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[22] 1303 124
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[1] 1464 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[21] 1517 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_9 1362 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[26] 1257 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_bitsel_1 1422 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[47] 1545 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_70_2 1361 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[1] 1336 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/_T_27_0 1214 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[56] 1615 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[25] 1273 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[37] 1284 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[22] 1167 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][21] 1179 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[6] 1070 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[31] 1121 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_size[1] 1226 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_source[1] 1277 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[0] 1183 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[116] 1588 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/cached_grant_wait_0_sqmuxa 1317 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_4 1491 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[3] 1374 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_23 1343 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[29] 1257 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_233 1312 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_7[2] 1134 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_10 1440 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[1] 1106 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[22] 1336 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/un1__T_190 1218 75
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[8] 1381 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[5] 1044 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_17 1062 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_525_1.SUM[1] 1183 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[9] 1442 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[23] 1208 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976[0] 1238 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[19] 1509 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[30] 1483 103
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns[4] 1455 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_0[0] 1364 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[17] 1547 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_23_RNO_0 1196 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[2] 1357 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/lhs_sign 1336 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_1[1] 1283 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[7] 1438 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_1 1348 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_GEN_46_m1_1_0 991 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[29] 1389 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[3] 1295 33
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un7_countnext_c2 449 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0__RNI46711[0] 1207 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[3] 982 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[124] 1604 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ[0] 1339 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[0] 1502 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[3] 1247 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/skipOpReg_RNI41Q51 1000 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[10] 1268 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[12] 1074 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[64] 1575 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_14 1377 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[21] 1396 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_14_RNO 1003 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_state 1419 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[31] 1242 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[18] 1303 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_wen 1322 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[4] 1353 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/un1_value_1_2 1298 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[50] 1273 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[25] 1362 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_55_2 1334 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[6] 1103 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[30] 1362 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_85 1108 123
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_350 1073 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_170 1107 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[18] 1462 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata[0] 1066 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo_RNIHEA4 1350 6
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[24] 1299 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[20] 1166 12
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[31] 1419 97
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[8] 1359 34
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[29] 1346 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[2] 1108 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[88] 1607 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_7 1061 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_274 1119 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[15] 1361 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_110 1279 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[25] 1581 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[26] 1219 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[2] 1114 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[14] 1416 103
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT 1360 25
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][4] 1439 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_233 1420 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_out_0_d_ready 1181 96
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[1] 1390 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_223 1386 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid 1050 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_335 1106 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[2] 1170 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q 1028 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_35_iv[1] 1362 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[17] 1412 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[26] 1170 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[1] 1261 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIARQH[29] 1293 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[46] 1274 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_6_RNO[2] 1131 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[19] 1405 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[12] 1343 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[24] 1385 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[3] 1015 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[24] 1073 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[49] 1345 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[10] 1200 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_opcode_Z[0] 1249 52
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/un1_sAddrDec_6_0 1347 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8] 1214 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/_T_21 1305 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[15] 1202 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_130_0_a2 1327 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1162 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[23] 1327 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_38 1597 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[17] 1514 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_2 1475 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_14 1003 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1141 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2145_0 1328 102
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_2_sqmuxa_1 452 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[7] 1232 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/dmiProgramBufferAccess_i_a6 1062 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_506 1195 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2098 1274 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[3] 1490 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_349_0 1154 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST1/U0 1156 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_1 1063 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/maybe_full_RNO 1162 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_size[1] 1315 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[17] 1513 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[4] 1070 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[3] 1420 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[7] 1546 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[26] 1294 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[124] 1580 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[6] 1152 49
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_Z[3] 1451 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[6] 1471 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_117 1575 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_38 1016 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[26] 1238 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[10] 1466 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[8] 1511 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[16] 1193 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[13] 1214 24
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][1] 1435 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[4] 1429 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] 1291 79
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_321 1087 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[20] 1231 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_17 1187 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[2] 1170 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[83] 1596 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[5] 1335 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[3] 1302 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[8] 1177 57
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1_RNO 1191 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[5] 1079 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[10] 1612 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_14[2] 1145 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1951_i 1290 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full_RNO 1296 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI3TFO1[13] 1272 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[7] 1099 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[19] 1368 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[24] 1307 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[3] 1493 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1458_ns[1] 1182 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[3] 1388 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[28] 1460 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1458_am[1] 1181 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[3] 1207 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[10] 1051 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[19] 1262 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16_am_RNO_0 1339 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[1] 1184 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[3] 1156 33
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tmsenb 466 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4QS21[31] 1226 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[15] 1411 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST3/U0 1398 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_0_bm_RNO 1194 90
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_4_iv_i_RNO 1466 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[17] 1319 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_12[11] 1503 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIFHMP4[22] 1255 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[6] 1150 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[28] 1171 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain_0_sqmuxa_1 1380 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_RNI93NB2[0] 1195 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_1_424_0 1370 117
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/d_PWRITE_0_a2 1357 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[12] 1322 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2052[3] 1219 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[2] 1352 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_91 1357 63
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIBFCM 1184 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[9] 1450 138
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_308 1062 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1254 97
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[18] 1369 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[35] 1252 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_30_0_0_o2 1319 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIMTT6[1] 1287 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_5[5] 1122 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_fence_i 1362 91
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[4] 1367 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_585_i 1027 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxp_lastframe_5 1397 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_31_RNO_0 1169 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[15] 1220 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[1] 1519 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[1] 1287 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[28] 1407 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[1] 1266 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[2] 1402 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_24_5_0_0 1042 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[11] 1061 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[23] 1445 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIIAMJ[30] 1256 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0 1075 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_dataerr_5_u 1415 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[25] 1311 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1_1[2] 1413 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI04PM[11] 1350 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_2[6] 1145 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/io_mem_0_a_bits_mask_f1_cZ[1] 1299 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[24] 1277 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[1] 1136 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_686_1_2_a1 1235 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[5] 1380 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_25 1276 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[8] 1238 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[20] 1367 126
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg_76_ns_1_1[3] 1425 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[7] 1212 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_size[0] 1317 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[24] 1154 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[5] 1384 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[0] 1262 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2978[1] 1276 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_1_sqmuxa_i_0_a2 1083 33
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[28] 1290 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[31] 1069 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[11] 1160 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[15] 1124 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[3] 1090 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIGC0M[2] 1238 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[8] 1267 49
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[0] 438 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[31] 1296 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[6] 1118 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[20] 1185 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIVJ4L[17] 1191 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[6] 1338 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_2_1_3 1259 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_113 1573 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[5] 1336 132
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_277 1206 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1616[3] 1269 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[47] 1238 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_0[23] 1188 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[6] 1052 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[7] 1350 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[29] 1037 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIJGKM[12] 1244 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[28] 1365 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[8] 1373 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[9] 1372 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[16] 1204 24
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[5] 1158 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[5] 1100 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[3] 1086 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[12] 1416 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[21] 1382 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[0] 1347 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[14] 1077 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[18] 1370 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[21] 1374 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43948_0_a2_1_a2 1108 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[7] 1157 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[1] 1284 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[6] 1093 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[29] 1227 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[3] 1354 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedResp_r 1287 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] 1171 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[14] 1239 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO_0[0] 1358 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[11] 1155 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[11] 1382 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7[0] 1253 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[6] 1510 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_66 1531 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/inWriteback_i_a2 1281 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_194 1384 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[3] 1577 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIJIHR7 1089 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_0[29] 1134 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[39] 1582 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[23] 1482 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_3 1412 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[19] 1480 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[5] 1526 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[16] 1428 124
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[3] 1394 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[24] 1125 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_RNO[6] 1118 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[23] 1392 135
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST4/U0 1132 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_393 1228 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_109 1540 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[44] 1540 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_327_1.CO1 1228 63
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_340 1153 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[16] 1347 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[26] 1244 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_18 1575 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2[2] 1131 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[24] 1405 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[8] 1229 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[19] 1273 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[23] 1466 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[12] 1356 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_2088_2 1052 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[17] 1169 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_327_1.CO2 1229 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[6] 1272 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[28] 1441 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[19] 1400 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[20] 1487 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_valid_0_RNI0DBI 1284 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_sn_m12 1374 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_61 1345 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[35] 1243 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_701_1.SUM[1] 1266 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_9[1] 1183 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[4] 1160 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[2] 1137 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_16 1001 25
set_location IO_0/UART_0/UART_0/NxtPrdata_2[4] 1440 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[57] 1569 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[10] 1401 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST2/U0 1061 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_3[1] 1170 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_6[2] 1144 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST3/U0 1145 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_4[0] 1235 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_526_0_a2 1334 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[3] 1107 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[8] 1437 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[8] 1255 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[11] 1339 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_0_ns 1191 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[23] 1302 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI2AU6[7] 1294 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[1] 1161 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/CO2 1206 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_size[0] 1256 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[7] 1473 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[6] 1083 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_valid_RNO 1426 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7[1] 1243 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[22] 1159 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_1_d_ready 1206 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[31] 1100 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[62] 1541 111
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2_0[0] 1368 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[17] 1328 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_227 1336 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[21] 1475 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2050[0] 1215 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_210_RNI70HF 1184 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_10 1369 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[0] 1265 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[14] 1541 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[26] 1383 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[5] 1370 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_485[1] 1267 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[11] 1284 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mpp_0_sqmuxa 1474 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[30] 1133 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST3/U0 1139 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[9] 1237 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[0] 1156 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[10] 1269 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[12] 1436 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9OTA4[30] 1240 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[29] 1286 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[89] 1595 88
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_fe 1382 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[7] 1106 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_size[0][1] 1274 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_37 1013 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[30] 1450 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/exception_RNI5SS31 1468 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_31_RNO 1028 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[50] 1580 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[29] 1275 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv[0] 1364 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[2] 1070 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[18] 1398 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[4] 1046 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[30] 1206 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31 986 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461_4 1050 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/maybe_full_RNO 1161 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[26] 1166 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST3/U0 1103 117
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2] 1428 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_391_i 1036 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIV12N[17] 1297 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[23] 1309 49
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[3] 1405 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[8] 1419 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[12] 1455 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[2] 1243 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[34] 1259 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[15] 1302 49
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[5] 1366 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[26] 1241 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9 1183 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[19] 1395 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[3] 1154 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_am[2] 1201 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[5] 1361 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[8] 1138 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[8] 1169 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[15] 1219 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[7] 1119 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[11] 1414 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[17] 1302 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNI8VVS[0] 1292 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[26] 1254 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[18] 1202 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7] 1266 55
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[4] 1435 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[36] 1564 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[12] 1234 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1168 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_18 1000 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[36] 1561 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNING51A 1103 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][5] 1272 49
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[8] 1434 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[13] 1406 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[16] 1053 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1430_ns[0] 1182 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_2 1184 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[3] 1353 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[28] 1323 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[15] 1096 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[5] 1080 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[0] 1224 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[15] 1244 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[27] 1123 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[20] 1515 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[30] 1132 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_30 1000 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[10] 1385 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2866 1250 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[9] 1236 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[21] 1382 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[16] 1346 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[3] 1237 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[4] 1359 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[4] 1389 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_23 999 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_opcode_Z[1] 1266 52
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[4] 1355 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[27] 1485 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_203 1350 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[28] 1026 37
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzerott_m2_0_a2 448 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[3] 1234 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[16] 1431 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[54] 1551 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_23 1195 61
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_301 1323 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[0] 1212 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[19] 1308 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[12] 1122 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[23] 1054 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[31] 1285 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[27] 1168 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[6] 1510 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[17] 1177 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_hit_state_state[1] 1276 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_8 1230 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_385[34] 1182 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_out 1370 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[2] 1389 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[39] 1551 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_35_iv[0] 1356 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[4] 1263 88
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST4/U0 1065 114
set_location IO_0/UART_0/UART_0/p_CtrlReg1Seq.controlReg14_1 1449 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[2] 1347 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_1/q 974 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_21 1601 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_59 1590 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI5S6L[29] 1151 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[2] 1302 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNIVDO81[2] 1084 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[29] 1293 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[31] 1110 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[8] 1347 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_42 1339 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[29] 1408 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_opcode[0][1] 1227 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[14] 1386 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[22] 1307 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[27] 1284 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[21] 1422 135
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_239 1032 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[6] 1050 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[22] 1148 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[11] 1465 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[13] 1431 132
set_location IO_0/UART_0/UART_0/uUART/overflow_reg5 1453 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_3[13] 1169 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[17] 1604 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_hazard_RNO 1305 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[1] 1083 54
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0] 1431 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[3] 1136 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16e_RNO 1153 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[1] 1260 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_3_5_0_a3_3 999 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62668_0_a2_RNI7JE42 1108 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[2] 1079 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[30] 1578 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_0[1] 1249 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[2] 1323 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2281 1343 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[12] 1416 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1213 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1229 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[1] 1074 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[29] 1262 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0_RNI6N1141[30] 1168 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[0] 1342 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2204_NE 1324 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[34] 1525 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[12] 1079 64
set_location IO_0/UART_0/UART_0/NxtPrdata_1[1] 1441 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[1] 1245 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[27] 1421 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_10_RNO 1202 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[6] 1100 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[11] 1047 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[22] 1605 99
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/setPenable_i_a3 1358 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_0[8] 1291 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[55] 1428 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[4] 1135 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_3_0 1361 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[18] 1427 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1243 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[6] 1207 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[28] 1359 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[3] 1419 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[12] 1587 99
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[6] 1471 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][19] 1280 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[22] 1277 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ramout[0] 1300 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[31] 1109 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIHH3K[1] 1141 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[8] 1168 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI861M5[24] 1242 129
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST2/U0 1069 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[30] 1301 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_size[1] 1232 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[9] 1169 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4] 1197 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[9] 1503 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[4] 1173 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[12] 1319 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[4] 1262 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[1] 1097 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[23] 1310 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[22] 1439 138
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[3] 1460 22
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[4] 1540 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[31] 1290 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_13[2] 1132 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1305_0_a2_1 1334 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait 1289 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_190 1540 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_57 1589 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_23_0_a2_0 1073 18
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_21 1066 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_pktsel_RNO 1386 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[5] 1321 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[1] 1129 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNIAD421 1204 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1948[8] 1481 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[21] 1439 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[1] 1234 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[0] 1382 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[3] 1259 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][4] 1278 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[39] 1547 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[7] 1166 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_ack_wait_0 1291 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o6_0 1376 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[3] 1442 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] 1253 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HTRANS_i_a2 1189 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_269 1062 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_35 1541 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[68] 1580 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[21] 1307 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8JCV[23] 1263 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[16] 1291 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[4] 1197 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_sn_m2 1366 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[12] 1155 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[27] 1356 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[7] 1405 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[5] 1080 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[28] 1152 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[3] 1140 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[15] 1248 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[1] 1350 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0_a2[31] 1463 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1] 1276 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[30] 1099 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1402.ALTB[0] 1180 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1972[2] 1208 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[4] 1260 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_23 1278 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST3/U0 1056 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[4] 1129 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[28] 1542 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[35] 1554 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[23] 1349 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] 1143 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1905_a0 1345 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[23] 1531 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[27] 1249 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[27] 1246 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[2] 1277 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_3[31] 1476 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_169_0_sqmuxa_1 1314 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNO[12] 1052 18
set_location IO_0/UART_0/UART_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0 1456 21
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[5] 1209 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[26] 1165 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_wr_pointer_d_1_sqmuxa 1388 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_732[1] 1215 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1_0[0] 1293 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[6] 1351 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[11] 1307 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[4] 1275 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[1] 1427 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[18] 1399 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_54 1532 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6_RNO[21] 1181 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_283 1046 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[8] 1147 82
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0_1[0] 1431 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[7] 1338 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[2] 1302 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[4] 1230 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[6] 1170 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[6] 1121 30
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchRdData_0_a3 1359 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_2_0 1478 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[12] 1214 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[0] 1210 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[2] 1135 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1205 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[20] 1416 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[23] 1205 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_100 1105 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[1] 1333 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[10] 1194 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q 1027 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIO94UA 1084 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[5] 1330 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[26] 1313 91
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[14] 1335 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[29] 1437 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[122] 1600 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[4] 1071 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[10] 1512 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[5] 1282 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_26 1300 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/_T_117 1354 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[3] 1268 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIIR2J2[6] 1327 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[1] 1311 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14e 1174 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[1] 1288 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am[3] 1269 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[30] 1070 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[6] 1258 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2609_i 1056 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_183 1215 87
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[2] 1352 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_765_i 1042 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[21] 1293 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_622 1268 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[5] 1148 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST1/U0 1135 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[2] 1392 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[1] 1101 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[63] 1544 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[54] 1538 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[13] 1347 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[2] 1360 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[27] 1363 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[2] 1372 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[26] 1248 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address_0_sqmuxa 1445 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[19] 1205 15
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_190 1097 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[14] 1201 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[24] 1398 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_csr_3_cZ[1] 1355 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_278 1479 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[5] 1142 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[2] 1154 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[4] 1208 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[23] 1378 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[1] 1478 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST3/U0 1061 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[30] 1131 27
set_location IO_0/UART_0/UART_0/NxtPrdata_2[1] 1445 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[21] 1384 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[1] 1084 51
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[1] 1366 46
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[10] 1180 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[44] 1564 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI55ME[31] 1209 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[6] 1238 64
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_294 1132 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_132_0_sqmuxa_RNI3B96 1535 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[13] 1479 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_6[1] 1169 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[19] 1332 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[11] 1450 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_21_RNO 990 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNI71KE9 1085 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[26] 1419 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_29 1527 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[22] 1262 46
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[9] 1362 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_1_s[4] 1317 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[2] 1215 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[31] 1486 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HSIZE[0] 1366 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNIA7QA2 1023 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[22] 1467 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_30 1547 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][23] 1308 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[29] 1149 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[11] 1273 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[11] 1396 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIR7NQ4 1192 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[23] 1200 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[24] 1239 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[30] 1196 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNI15RE 1163 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[21] 1294 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_RNO[2] 1266 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIPA4UA 1064 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_typ_9[2] 1327 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1255 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIL94L[12] 1162 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[19] 1429 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[15] 1154 48
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_30 1216 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[7] 1287 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[3] 1133 18
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST4/U0 1140 117
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[15] 1361 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_10[12] 1498 84
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[23] 1147 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[21] 1169 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[26] 1414 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[15] 1173 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST4/U0 1290 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[9] 1411 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_5 1477 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[6] 1339 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[21] 1357 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[19] 1564 90
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg4_0 1462 27
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[0] 1448 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[17] 1352 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[2] 1517 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_3_i_0_o2_1[2] 1394 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[29] 1464 78
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST4/U0 1144 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_5 1352 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[35] 1264 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_10[1] 1153 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNITT3K[7] 1143 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7_1_1 981 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q 1032 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_3_RNO 1337 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1297lto4_2 1318 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[19] 1312 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_13_RNO 1200 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[6] 1158 102
set_location IO_0/UART_0/UART_0/uUART/make_TX/txrdy_int 1473 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIVQHE[10] 1236 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[23] 1182 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[31] 1403 88
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[2] 1437 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[12] 1438 102
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchNextAddr_0_a3_1 1346 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[115] 1582 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[30] 1502 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_293 1393 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[1] 1009 37
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_211 1095 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[42] 1272 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[20] 1159 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[11] 1518 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[30] 1336 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[1] 1096 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[13] 1361 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1054_i_1 1479 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_capture 990 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_1 1216 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_size[1] 1247 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_0[4] 1229 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[0] 1200 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1299 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[16] 1229 90
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[5] 1493 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[4] 1066 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[25] 1312 100
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_81 1335 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_434_0 1203 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_10 1250 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[18] 1353 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_281_1 1208 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[10] 1163 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[13] 1143 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[1] 1109 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[10] 1287 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[10] 1296 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[10] 1047 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[88] 1607 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[29] 1366 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[9] 1269 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[9] 1589 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/q 1011 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[7] 1264 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[16] 1479 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[26] 1413 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[29] 1369 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_323 1376 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_326 1388 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618[3] 1224 48
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[1] 1143 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2[9] 1304 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2094 1263 24
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state84_RNIVTKR 438 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIJ97D9 1068 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[0] 1117 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_149 1571 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[12] 1187 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNIBJ2D[5] 1237 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[10] 1399 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_1_d_ready_RNI3P0J 1216 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[5] 1391 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[11] 1485 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[17] 1427 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[17] 1522 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIND6L[22] 1201 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_am[0] 1180 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_194 1517 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[18] 1290 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][30] 1276 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_255 1468 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[3] 1326 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1984[2] 1196 48
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[3] 1142 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[6] 1092 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[4] 1156 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_15 1579 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1949 1335 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[19] 1272 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_26 1559 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/empty_out 1362 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_337 1489 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[0] 1125 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_2_tz 1149 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[27] 1358 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_3 1259 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[16] 1336 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[31] 1226 73
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[6] 1467 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1986[7] 1508 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqValidRege_RNO 999 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1205 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_cry_0_0_RNIQJBU 1363 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[1] 1155 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[14] 1215 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST2/U0 1131 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[0] 1381 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_3 1356 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[2] 1170 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_52 1040 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[22] 1445 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5[0] 1283 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[13] 1416 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIB0LG4[23] 1292 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2056_0[1] 1216 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[4] 1610 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_m2[2] 1370 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_2_c_valid 1154 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[5] 1374 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[35] 1583 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_source[0][0] 1302 52
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2[0] 1442 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[7] 1243 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1176 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNI5KO81[5] 1098 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[17] 1178 15
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[3] 1381 27
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int 1433 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[5] 1385 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIUSCEB[23] 1109 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/full_out 1352 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[31] 1289 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[28] 1136 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[23] 1281 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[27] 1264 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[10] 1495 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_236 1276 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[5] 1262 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[26] 1451 135
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_24 1057 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[28] 1286 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[19] 1344 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_size[0][0] 1310 58
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_q_1.CO2 1356 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q 1033 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[23] 1425 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1060 1491 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST2/U0 1062 105
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0 1473 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refillError 1397 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[3] 1341 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[25] 1226 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_265 1330 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_14_i_o2[9] 1030 30
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIBGDM 1168 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_297 1021 138
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[2] 1409 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_valid_RNIP49V5 1210 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[15] 1096 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_m3 1014 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[7] 1098 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[33] 1530 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST2/U0 1079 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[13] 1210 78
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[7] 1382 27
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[3] 1363 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/full_out_RNO 1364 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[22] 1218 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[25] 1494 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[4] 1079 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[5] 1173 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNIVEEK[1] 1244 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIQEIJ[16] 1248 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[18] 1370 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[1] 1057 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_source[0] 1298 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[4] 1460 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[11] 1274 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[1] 1239 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[29] 1387 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[30] 1356 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[2] 1268 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_0[11] 1286 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_944_0_iv[2] 1419 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[3] 1191 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[25] 1071 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[20] 1521 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_32_5_0_0_0 1040 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[2] 1502 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] 1250 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_144 1477 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[6] 1352 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[17] 1269 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] 1252 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_20_5_0_0 1030 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[5] 1416 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_250[1] 1305 52
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[0] 1429 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[9] 1375 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_RNI6LV91[7] 1303 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[7] 1072 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[50] 1369 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[29] 1473 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[94] 1597 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[9] 1400 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[5] 1248 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[13] 1229 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[54] 1428 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_129 1220 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[1] 1223 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[13] 1460 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_io_in_0_a_bits_address_1_tz_4 1009 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_0_RNO 1401 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_5 1133 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1240_1 1483 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][0] 1226 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[4] 1166 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[31] 1295 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[20] 1142 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[26] 1141 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[18] 1522 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_10 1540 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_Z[0] 1080 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[5] 1222 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[6] 1113 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST4/U0 1310 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_15 993 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[30] 1381 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[0] 1166 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST3/U0 1402 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[13] 1416 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[2] 1129 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[31] 1329 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI97KE[24] 1233 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4U4S[4] 1264 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[15] 1104 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[2] 1135 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_67_1_sqmuxa 1321 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[6] 1118 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[3] 458 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[51] 1566 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][13] 1281 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[17] 1277 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_param[0] 1152 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1050_i_0 1495 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[17] 1192 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_5[2] 1133 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[1] 1139 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[19] 1203 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_39 1254 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_690_i 1053 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_244 1212 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[4] 1347 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[37] 1409 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[16] 1498 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_0_iv 1344 33
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[5] 1380 27
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[18] 1369 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_ns[2] 1184 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_101 1526 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_x 1466 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[0] 1178 18
set_location IO_0/UART_0/UART_0/iPRDATA_Z[5] 1449 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[8] 1257 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4] 1243 46
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[2] 1360 16
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_45 1165 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[10] 1146 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[4] 1422 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[4] 1105 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_replay_4 1383 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[24] 1266 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_35 1342 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2892[1] 1243 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[30] 1410 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[15] 1452 90
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2_2 1409 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[23] 1489 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[1] 1206 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST1/U0 1062 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[8] 1472 91
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState_ns_a3_0[0] 1365 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[57] 1568 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[12] 1427 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[8] 1038 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[14] 1156 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[22] 1410 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_174 1391 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[0] 1195 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[3] 1058 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_GEN_46_m1 989 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIS1SK1[10] 1346 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_2_0 1469 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_21 1312 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_74 1593 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIRR3K[6] 1156 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[5] 1139 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[0] 1585 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[1] 1035 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[5] 1403 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_2 988 28
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_178 1070 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[4] 1384 147
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg39_0_0 1377 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[1] 1360 97
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[15] 1178 112
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_29 1303 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_20 1360 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNI7NEK[5] 1203 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[9] 1120 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_source[0] 1180 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[1] 1065 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_2 1206 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_RNO 1039 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_a2_0_0_a2[2] 1138 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[7] 1381 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_nss_i_i_o2[0] 1329 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/stickyBusyReg_2_RNO 998 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[21] 1146 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_dmode 1447 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[20] 1150 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[13] 1418 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[2] 1506 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[2] 1263 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[29] 1186 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1064_1 1481 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_183_2_i 1338 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[25] 1410 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14e_RNO 1170 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_0_RNILDMF[4] 1228 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[6] 1355 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_11 1425 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[7] 1131 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[5] 1369 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[0] 1095 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[8] 1104 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[26] 1109 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[47] 1456 141
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/un1_sAddrDec_17_RNIUJPF1 1348 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2157_3 1313 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[5] 1495 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIN8K82 1107 24
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[15] 1365 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_size[0] 1272 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[21] 1160 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[22] 1491 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_108_0_state[1] 1236 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_3 1056 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[22] 1410 100
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[0] 1355 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1257 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a6 1316 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_136_1_sqmuxa 1508 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_3_sqmuxa_1 1340 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_a_ready_am 1226 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[10] 1262 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[23] 1373 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[7] 1097 42
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[2] 1374 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[15] 1387 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[0] 1218 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[25] 1057 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[45] 1537 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[1] 1159 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un3_endofshift_RNIVJES1 467 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_2 1245 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[21] 1365 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2121 1366 102
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state_ns_i_x2[3] 1458 24
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_3 1167 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[25] 1494 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[11] 1263 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[3] 1152 34
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST2/U0 1148 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1210 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[3] 1412 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[13] 1354 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_31 1034 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[8] 1307 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI2ATM[30] 1310 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[5] 1130 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[13] 1041 37
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_0 1129 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_58_10 1346 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_misa[0] 1518 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_12 1034 40
set_location IO_0/UART_0/UART_0/uUART/rx_state[1] 1510 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[6] 1118 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[28] 1142 30
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[3] 1367 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_awe1 1302 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1338 55
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[10] 1340 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1358_am[0] 1166 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC3_stxp_dataerr 1406 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3334 1264 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[0] 1129 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[19] 1300 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNICO1IO[5] 1169 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[17] 1029 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST2/U0 1400 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3028[4] 1282 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[5] 1199 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[0] 1357 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[7] 1159 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[21] 1038 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[20] 1454 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413[0] 1204 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_532_1.CO2 1213 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[1] 1489 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[16] 1578 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[15] 1397 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[32] 1409 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[5] 1076 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[2] 1094 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][6] 1190 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_write 1306 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[28] 1326 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[38] 1523 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0]_RNI995L[0] 1165 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNINKKM[14] 1245 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[43] 1610 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[1] 1318 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_xcpt_ae_inst 1379 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3095[36] 1258 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_3_d_ready_a0 1275 75
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[16] 1164 97
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST2/U0 1397 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[2] 1227 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2651_i 1141 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/_T_56 1288 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[18] 1174 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[15] 1409 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[13] 1314 60
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[36] 1158 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[5] 1235 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[15] 1306 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_5_RNO_0 1274 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_36 1011 37
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST4/U0 1147 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[14] 1359 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1449_bm[0] 1192 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIFJCM 1182 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[3] 1153 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[36] 1404 147
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIAECM 1145 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_35 1336 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6[17] 1204 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[30] 1105 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[28] 1469 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode[0] 1194 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][18] 1339 49
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_98 1028 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[4] 1042 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_942_3_sqmuxa 1422 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_0_bm 1190 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[11] 1239 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[13] 1145 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/reg$ 978 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_10_sqmuxa_i 1132 42
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty_4 1474 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1459_am[1] 1180 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[66] 1228 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNIB73U[0] 1531 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[19] 1352 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ramout[1] 1299 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[30] 1311 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2_RNIKFEF 1133 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI07TK1[19] 1350 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[16] 1383 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[3] 1270 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1327 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[23] 1506 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[15] 1256 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[26] 1268 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[45] 1555 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[5] 1049 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_50 1323 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[16] 1583 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1362[1] 1168 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[0] 1121 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[42] 1447 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[3] 1411 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[5] 1072 37
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state[0] 461 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233[4] 1533 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[73] 1583 87
set_location IO_0/UART_0/UART_0/uUART/un1_clear_framing_error 1406 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[5] 1038 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[10] 1286 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1972_0[1] 1205 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_op_RNIEQTF[1] 1044 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[3] 1095 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[21] 1152 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_126 1409 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[18] 1154 106
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_8 1061 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[2] 1271 102
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][2] 1434 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNITIEH[22] 1428 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_4[11] 1363 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[29] 1061 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4] 1279 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[11] 1617 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][0] 1334 70
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_am_1[1] 1371 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[31] 1275 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[0] 1320 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[3] 1437 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[2] 1428 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[14] 1074 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[6] 1335 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[46] 1420 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[2] 1217 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/samples[2] 1445 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[43] 1280 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[11] 1396 97
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg_63_ns_1_1[2] 1413 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0] 1237 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[6] 1391 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full 1251 79
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[17] 1370 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[23] 1296 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[39] 1582 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[15] 1536 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[4] 1504 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[2] 1208 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[3] 1326 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_3 1295 135
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[18] 1338 70
set_location CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[0] 1201 76
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_datahold[1] 1396 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_9 1179 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI09AV_0[10] 1278 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[52] 1549 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[25] 1415 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[12] 1162 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_76 1051 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q_3[0] 1401 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[7] 1242 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] 1181 88
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[1] 1209 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIMBNN[7] 1278 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[11] 1351 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[28] 1147 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[6] 1355 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI3HE41_0[16] 1268 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIFGKS[8] 1212 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[19] 1175 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_0_a_valid_0 1311 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[8] 1337 114
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[2] 1456 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[0] 1182 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[11] 1116 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[28] 1395 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[6] 1132 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/io_resp_valid 1414 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[6] 1226 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns[5] 1376 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[6] 1247 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[6] 1124 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_0[25] 1124 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI33ME[30] 1210 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_1_d_ready_0_1 1211 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[127] 1601 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[31] 1124 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1_1[1] 1397 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[7] 1097 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[7] 1396 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_1 1493 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] 1329 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[16] 1241 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIH14A[8] 1141 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[6] 1396 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461_2 1062 21
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_1[2] 1441 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKX1[0] 1397 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_225 1517 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16e 1158 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[8] 1286 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_RNITCB89 1132 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[3] 1271 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[29] 1287 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[0] 1096 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[15] 1035 40
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[23] 1283 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_jal 1382 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[22] 1203 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_221 1572 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[19] 1384 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_2[1] 1179 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_4_RNIM7H31 1061 24
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.INTR_reg_76_ns_1[3] 1426 18
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_am[1] 1438 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns[0] 1239 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[7] 1393 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_83_i 1274 48
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[7] 1403 28
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_119 1132 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[6] 1381 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_17 1357 138
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_275 1096 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24e_RNO_0 1187 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[0] 1254 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[11] 1217 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][7] 1213 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[6] 1227 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[7] 1295 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[103] 1570 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[5] 1218 124
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_RNO[0] 1386 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[7] 1222 118
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_159 1322 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIHEKM[11] 1238 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_mask[0] 1051 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[13] 1380 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[12] 1456 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[3] 1212 73
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST4/U0 1287 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1380 1340 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[12] 1587 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns[0] 1211 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[1] 1359 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIUHCV3[31] 1241 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_18 989 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[5] 1098 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_17[4] 1144 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_8 1349 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6HCV_0[22] 1283 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value 1250 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[5] 1218 90
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_RGB1 579 12
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[19] 1333 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[13] 1199 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[46] 1543 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIJH901[2] 1264 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[4] 1145 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[0] 1097 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[9] 1143 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[28] 1500 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[4] 1242 24
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][0] 1433 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNILR5N[30] 1254 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[16] 1288 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[119] 1590 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[14] 1129 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[6] 1383 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[10] 1283 54
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[2] 1364 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_RNI89BLI 1168 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1297lto4 1339 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[3] 1212 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[10] 1355 144
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_124 1190 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns[3] 1268 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[18] 1423 96
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[6] 1380 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_ns[0] 1176 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi_0 1333 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027_r_i_i 1329 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNISR3A8 1107 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[15] 1247 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_4[6] 1169 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[6] 1265 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[2] 1114 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICP6L2[15] 1290 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_406_i 1047 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_2[0] 1221 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[1] 1244 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[27] 1284 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[31] 1377 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[3] 1096 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST2/U0 1073 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[5] 1147 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[3] 1292 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_7617_64_3 1218 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIRT3Q1[29] 1351 51
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state_0_sqmuxa_2_a2_RNILOUV 437 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[16] 1240 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[13] 1130 54
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[6] 1455 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[16] 1564 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2058_1.CO2 1223 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[7] 1129 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[7] 1054 52
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_65 1109 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[10] 1225 24
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo8 436 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_o13 1320 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[13] 1258 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[8] 1358 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[9] 1270 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_630_i 1046 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[13] 1382 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[10] 1173 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_53 1509 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_RNI87PE 1354 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[3] 1267 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_m3_e 988 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[20] 1189 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[12] 1405 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_25e_RNO 1177 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[2] 1210 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[124] 1605 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNITMFO1[11] 1267 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2_0[0] 1274 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[14] 1595 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_7_0 1336 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[7] 1101 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_addr_1_sqmuxa_i 1322 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[17] 1382 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_416[68] 1206 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNINB4L[13] 1181 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[0] 1103 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[17] 1193 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_1_0 1268 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_14 1241 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_0 1000 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[23] 1469 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[10] 1381 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0_RNO 1292 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI2D0B8[28] 1115 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0 988 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[6] 1172 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[20] 1192 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/s2_req_typ_9_i_m2[0] 1339 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_185 1531 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[7] 1332 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[10] 1280 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[31] 1279 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST4/U0 1272 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full 1304 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_2 1551 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2234_0 1323 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI9OQ8B[11] 1267 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig_0_sqmuxa 1373 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[23] 1204 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[12] 1347 150
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_6 1060 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNI6F2J2[0] 1328 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[7] 1373 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[8] 1229 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_240 1335 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[8] 1244 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_alldone_RNO 1388 6
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST2/U0 1298 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_tag[3] 1343 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI73IE[14] 1221 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_123 1025 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[31] 1472 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns[9] 1379 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_97 1381 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[25] 1368 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[31] 1480 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[28] 1340 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[2] 1375 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_param[0][1] 1153 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[1] 1332 123
set_location IO_0/UART_0/UART_0/uUART/rx_state_ns_0_x3[1] 1510 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1217 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[7] 1092 34
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit_RNO[0] 1425 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1256 91
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_196 1119 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[29] 1119 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_141 1575 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[1] 1055 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_0 1361 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[25] 1303 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_2 1371 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q 1026 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[6] 1144 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_1[0] 1288 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7_1_1_RNO_0 987 36
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][2] 1429 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[22] 1291 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_172 1436 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[13] 1332 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[20] 1478 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[5] 1410 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_27 1376 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize_RNI15DB1[1] 1185 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[15] 1452 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[3] 1053 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_2_03_3_0 1239 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[17] 1147 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_replay 1350 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[2] 1466 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[5] 1437 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/q 1044 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[26] 1391 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNILD8L[30] 1179 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI3KVU 1185 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0[0] 1371 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_8_iv_RNO_0[1] 1356 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1169 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[21] 1160 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[90] 1605 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_3461_RNI12921 1058 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[19] 1503 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_270 1396 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_source_i 1316 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNISIKJ[26] 1247 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[6] 1352 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_RNO[5] 1437 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111_1[42] 1193 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81308_0_o3 1159 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[17] 1362 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[5] 1209 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[20] 1454 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[8] 1437 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_11_RNO 986 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_csr[2] 1355 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[25] 1255 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_2 1041 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[15] 1106 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[5] 1356 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_797[1] 1218 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[55] 1560 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[0] 1381 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[12] 1530 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1_3_RNIL93O1 1274 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[1] 1357 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[11] 1550 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[13] 1494 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[21] 1488 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST1/U0 1396 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[4] 1402 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[1] 1207 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0 1183 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[11] 1397 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[6] 1053 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_size[0][2] 1214 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[15] 1105 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] 1150 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_RNO_0[5] 1182 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[45] 1351 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[100] 1556 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNICF421 1200 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_241 1201 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[8] 1393 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[0] 1298 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[29] 1448 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state[0] 1266 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI7ACN 1191 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[29] 1342 130
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i[2] 447 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[19] 1443 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_RNILPEBC1 1181 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_918 1403 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[15] 1498 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0]_RNIG2171_0[0] 1173 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[13] 1112 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_68 1601 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[7] 1116 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_1_0[1] 1276 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[17] 1230 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[10] 1348 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[19] 1313 129
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[29] 1312 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[37] 1565 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[21] 1483 118
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_0_sqmuxa 1421 6
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO_0[4] 447 9
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST1/U0 1060 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_5[4] 1056 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[29] 1146 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[10] 1405 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[12] 1364 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[9] 1420 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[17] 1335 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[0] 1133 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[21] 1507 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/maybe_full_RNO 1219 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[34] 1540 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[72] 1292 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[12] 1304 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[4] 977 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2050_0[2] 1220 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut[1] 1282 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[23] 1534 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_debug_st_u 1462 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678[0] 1215 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81028_0_a3 1111 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[13] 1488 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[29] 1247 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_310 1491 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_125 1342 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[7] 1227 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[24] 1346 79
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[22] 1338 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[5] 1134 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[2] 1385 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[10] 1282 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[10] 1184 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_1/q 1051 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[19] 1358 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16[5] 1143 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[23] 1204 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC1_stxs_txready 1404 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[16] 1186 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[13] 1408 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1238 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_2 1348 141
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[14] 1362 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_48 1564 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1_2_0 1403 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[3] 1091 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[0] 1378 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1604 1006 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[5] 1233 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIENGE[9] 1276 129
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][0] 1432 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[29] 1471 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[66] 1349 75
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[2] 1526 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[9] 1411 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_34_1 1348 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_313 1199 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2[12] 1299 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_108 1079 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3[0] 1045 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI78KS[4] 1201 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[7] 1291 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[42] 1236 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[20] 1163 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel[2] 1424 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_3_RNO_0 1282 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_x2[20] 1150 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[6] 1233 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[38] 1578 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[21] 1509 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[2] 1283 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[10] 1157 30
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[18] 1371 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_9_RNO_0 1253 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[10] 1076 64
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_175 1022 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o2_0[3] 1275 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[10] 1303 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[27] 1111 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNIEMPK3 1225 81
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m7 1352 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_valid 1203 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_2023_i 1291 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNISESH[31] 1285 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[4] 1413 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_7 1325 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[27] 1279 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_27 1182 76
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_198 1012 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[20] 1250 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_2_data_arrays_0_2_0_0_RNO 1266 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[9] 1213 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a3[13] 1165 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[7] 1428 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_511_i 1009 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[31] 1127 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[4] 1214 55
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[7] 1531 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIB9KE[25] 1219 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIVLEH_0[28] 1291 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_bm[3] 1254 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_m5_i_a2_0 1191 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[4] 1355 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_0 1238 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_18 1189 61
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[7] 1368 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_16[1] 1132 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[26] 1452 111
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST1/U0 1086 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[17] 1397 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[26] 1387 138
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIAFDM 1140 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[56] 1565 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[17] 1411 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am_1[6] 1283 105
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[3] 1440 18
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0 1163 162
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[3] 1468 28
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[6] 1192 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[5] 1369 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0_RNI5BIT31[7] 1175 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_RNO[4] 1372 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[28] 1271 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[7] 1120 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[32] 1550 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[2] 1175 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_24 1340 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[9] 1329 60
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[24] 1342 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[29] 1495 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[11] 1384 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7154_0_a2_0_RNIDEBIA 1068 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_113 1315 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[55] 1528 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[2] 1081 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_2 1187 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_source[0][1] 1204 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[29] 1264 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[23] 1203 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_2_tz[0] 1060 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[4] 1472 103
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_pos[2] 1405 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIA45S[7] 1259 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_15 999 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIUCOH[14] 1313 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[1] 1161 39
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un34_fifo_mem_d_31_0 1389 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[21] 1362 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[14] 1521 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIGV426[18] 1282 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param[1] 1283 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[27] 1485 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[6] 1351 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[26] 1503 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[2] 1260 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[13] 1296 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[4] 1047 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[105] 1561 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[13] 1253 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[3] 1176 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg 1048 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[14] 1343 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[5] 1174 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[38] 1523 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[22] 1190 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1273 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIOUSK1[17] 1344 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_7 998 25
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un7_countnext_axbxc3 446 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_14 1361 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_flush_valid_r 1250 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIQM0M[7] 1250 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_Z[1] 1083 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_38 1555 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] 1214 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNI6AU31 973 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[7] 1014 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[8] 1088 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[3] 1341 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[14] 1259 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[1] 1071 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_0[9] 1156 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI4ARM[22] 1346 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[23] 1375 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[30] 1122 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[25] 1378 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2149_1 1304 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1239 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_158 1336 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_0_sqmuxa 1129 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[3] 1392 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[30] 1479 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[2] 1214 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[2] 1209 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[2] 1080 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_state_1_sqmuxa 1418 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_4 1288 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_io_in_0_a_bits_address_1_tz_3 1015 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[4] 1162 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[4] 1389 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_1 973 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[5] 1225 42
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[5] 435 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[4] 1521 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[5] 1371 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_348 1312 42
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_pos_RNO[2] 1405 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[24] 1304 55
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[12] 1184 111
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer[1] 1525 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[14] 1405 79
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_159 1198 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_bypass_0 1357 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_source[1] 1227 57
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_5 1017 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1220 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[28] 1417 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4_1 1400 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046_1 1492 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1238 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[30] 1036 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[5] 1434 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[27] 1363 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ibuf/_T_106[0] 1351 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[27] 1446 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIUC426[12] 1275 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[1] 1508 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[21] 1206 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[4] 1350 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[0] 1378 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_RNIS31N2 1190 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[0] 1097 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[9] 1406 100
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnextzero_m4 445 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][2] 1207 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_0_3 1153 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[12] 1431 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] 1289 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[29] 1147 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[16] 1332 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_186 1582 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[1] 1211 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIRHEH[24] 1261 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST1/U0 1395 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_521 1224 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[4] 1351 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI735G1[0] 1358 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_43 1061 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_m6_0_m3 1290 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_1_iv_0_a2_1[3] 978 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[7] 1074 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[6] 1069 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[6] 1343 57
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[30] 1360 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_rxbusy 1387 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][10] 1263 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1727_1 1443 84
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[17] 1124 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_23 1176 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[29] 1343 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_342 1307 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_12_RNO 1001 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_opcode[2] 1251 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_div 1339 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1469[6] 1216 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[6] 1137 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[3] 1354 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI3HE41[12] 1267 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[17] 1042 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_212 1324 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_168 1402 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[18] 1175 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNIUPHC3[5] 1532 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[1] 1206 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_ns[1] 1373 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[12] 1239 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[10] 1310 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[25] 1250 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[2] 1047 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[14] 1400 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[7] 1294 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2 1190 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter_RNO[0] 1264 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1_3_RNICF9V2 1272 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][18] 1288 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[4] 1142 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1908 1347 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[19] 1309 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_0[2] 1339 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[24] 1425 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_291[6] 1435 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[30] 1245 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[5] 1246 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[10] 1409 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[19] 1022 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_198 1567 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[29] 1159 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[2] 1420 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_opcode[0][2] 1226 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[18] 1284 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[18] 1046 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[15] 1303 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0]_Z[2] 1283 61
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_30 1035 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2889[5] 1242 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[17] 1375 103
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[17] 1288 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[6] 1397 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[17] 1181 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_bitsel_1_sqmuxa_1 1373 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[12] 1373 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_82 1588 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[6] 1374 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][21] 1302 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[4] 1374 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[17] 1266 79
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_345 1309 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[40] 1407 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[10] 1264 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] 1295 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[3] 1094 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2149_2 1317 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[13] 1281 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[20] 1289 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_238 1361 60
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[13] 1351 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1338[1] 1167 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[7] 1240 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_111 1363 51
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_9_u_1_1[7] 1429 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST1/U0 1363 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[8] 1213 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_size[0][0] 1273 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[14] 1375 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1062 1480 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_2 1365 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[20] 1308 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[42] 1447 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_209 1576 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[105] 1571 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2232_1 1307 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2284 1468 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2889_0[4] 1241 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNI1AG02[15] 1231 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[24] 1403 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10] 1222 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[17] 1170 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_a3_RNIIEVI1 1131 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_valid 1409 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[22] 1217 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error 1199 84
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_45 1402 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[31] 1253 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAUST1[5] 1275 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_2330_8 1304 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_m5[2] 1273 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_10 1342 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[6] 1205 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[4] 1316 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[26] 1131 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[0] 1196 15
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[1] 1452 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_GEN_29[0] 1236 48
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[4] 1392 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_283 1335 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/masterRegAddrSel 1358 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[27] 1379 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[9] 1411 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_295 1208 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_pktsel 1387 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0_0_sqmuxa 1293 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3045_2 1242 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNIC8JJ9 1082 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[11] 1309 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[2] 1426 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[13] 1389 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_44[1] 1195 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_RNO 1036 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[7] 1070 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[6] 1261 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[1] 1344 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_axb_1 1286 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_29 1020 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_35 1010 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[24] 1239 117
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[0] 1141 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_size[0] 1222 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[3] 1087 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[8] 1277 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_send 1316 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[22] 1276 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_ns[3] 1177 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[20] 1142 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[0] 1203 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_320 1069 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1281 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[6] 1270 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI31KE[21] 1220 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[21] 1259 30
set_location IO_0/UART_0/UART_0/iPRDATA_Z[3] 1429 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[5] 1381 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[1] 1322 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1494_u 1395 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[4] 1289 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[9] 1286 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI00MO1[30] 1254 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8HAV[14] 1266 138
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[0] 1366 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_16 1370 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[0] 1093 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_ssel_mux 1423 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[6] 1128 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[4] 1155 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[25] 1078 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[4] 1181 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[14] 1405 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[1] 1215 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[31] 1372 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_11 1229 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[16] 1336 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_m[0] 1362 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[2] 1156 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[6] 1270 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[0] 1022 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_51[7] 1400 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[10] 1609 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[3] 1142 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_data_out_u 1397 6
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[3] 1354 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2209_3 1305 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[3] 1062 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_wb_hazard_2 1330 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[33] 1551 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/maybe_full_rep1 1319 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[14] 1131 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[1] 1398 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram1_[0] 1196 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[31] 1308 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[7] 1266 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[12] 1473 88
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_164 1105 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_359 1427 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[14] 1381 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2 1005 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_mask_f1_cZ[3] 1296 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIPQFB[6] 1239 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIQ8OH[12] 1312 45
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count[2] 1191 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address[11] 1238 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_bm[1] 1403 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[27] 1081 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1672[3] 1267 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNIU065O[5] 1167 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[25] 1581 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_0_1 1406 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_21 1245 60
set_location IO_0/UART_0/UART_0/uUART/fifo_write_rx_1 1455 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[22] 1490 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[3] 1213 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[23] 1042 28
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[9] 1360 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[115] 1585 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4H6L2[13] 1265 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[1] 1341 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIGSSB1[2] 1189 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_24 1238 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[9] 1270 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_size[2] 1302 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_2_a_valid_1 1308 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr[6] 1302 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2178_NE 1399 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[8] 1128 39
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_133 1095 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][17] 1351 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][0] 1367 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_2 1359 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[41] 1455 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[30] 1498 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[23] 1388 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[4] 1493 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[127] 1597 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[20] 1321 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_4 1244 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[0] 1155 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[22] 1547 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[17] 1168 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[6] 1490 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[8] 1138 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/un1__T_825_1.SUM[1] 1247 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[12] 1282 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNILB7D9 1163 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_82 1204 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_1_RNIQ0131 1273 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[3] 1137 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_2 1371 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[5] 1077 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[7] 1119 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[2] 1164 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[6] 1385 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_3 1490 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_87 1373 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIUKEH[27] 1290 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m97 1216 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[0] 1309 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_85_i 1277 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[0] 1203 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[26] 1181 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[23] 1376 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[6] 1450 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1__RNIFI7U[1] 1189 75
set_location IO_0/UART_0/UART_0/uUART/un1_clear_framing_error_1 1404 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_11_sqmuxa_0_a3_0_a2 1178 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_219_0 1221 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[10] 1155 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[27] 1187 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_112 1131 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[28] 1083 15
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_149 1097 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_157 1301 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q 972 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[20] 1400 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[7] 1251 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[24] 1145 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_7 1133 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2 1425 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_bits_opcode_i_0_a3[0] 1332 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1204 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[31] 1120 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_lastframe 1395 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi 1340 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[8] 1403 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[26] 1082 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_probe_state_state[1] 1273 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_65 1538 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[3] 1191 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[7] 1240 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[0] 1434 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102571_i_a2 1066 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_a2_2_RNIAGGDR 1178 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_214 1214 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] 1247 34
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[6] 1402 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[15] 1336 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[10] 1344 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_16 1524 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIMMO43 1266 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[19] 1402 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1165 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[13] 1152 46
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[16] 1379 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[25] 1147 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIJN3N[20] 1289 51
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/full_5 1474 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[7] 1391 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[2] 1280 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[7] 1058 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[20] 1477 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102531_1 1060 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[1] 1128 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[6] 1052 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[3] 1357 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI10A01[9] 1248 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[17] 1474 114
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0 0 5
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[17] 1529 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[2] 1451 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[18] 1184 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/q 1017 31
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIINDM 1143 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_source[1] 1297 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[2] 1357 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_45 1574 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[17] 1259 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[19] 1614 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[13] 1388 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[12] 1122 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_GEN_23 1305 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_source[0][0] 1181 79
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_163 1193 96
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[3] 1362 37
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/INVBLKX0[0] 1146 111
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteens2_i_a2 1140 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_1_3 1250 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_first5 1388 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_54 1588 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_27 998 22
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[4] 1455 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1448[1] 1198 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[7] 1430 117
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_353 1084 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[30] 1443 138
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count7_NE_2 1190 114
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0_RNIULHD 1480 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[8] 1434 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_18[1] 1179 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1044_RNIOD7P 1509 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1481[3] 1230 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1243 1315 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0_a2[23] 1510 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[1] 1102 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[16] 1381 100
set_location IO_0/UART_0/UART_0/uUART/make_RX/fifo_write 1438 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_5 1366 105
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]_RNIOMM5[0] 1433 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[2] 1367 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[2] 1374 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22_5_0_a2_3 1013 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[3] 1362 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_in_0_d_valid_1 1241 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_89 1563 93
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_26 1032 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_63_4 1347 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[18] 1370 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_0_sqmuxa 1248 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_31_am_1 1291 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[8] 1461 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[8] 1279 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNI9DCM 1166 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI825S[6] 1237 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_18_1 1338 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[22] 1286 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[6] 1015 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_660_i 1034 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[22] 1191 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[25] 1246 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI8C4E 1187 78
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[5] 1450 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[19] 1262 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_700 1261 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI362N[19] 1287 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI1C0B8_0[28] 1071 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST2/U0 1303 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[5] 1092 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[54] 1583 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[26] 1310 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[1] 1419 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[7] 1126 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[25] 1338 133
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_1_sqmuxa_0_a3_0_a2 1372 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_param[1] 1153 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[28] 1441 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[5] 1103 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_105_a0_0 1012 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[26] 1162 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_cnst_i_a2[1] 1335 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[20] 1393 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1254 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_10 1228 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[46] 1544 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2[8] 1299 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_115_1 1110 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1191 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNIUT3A8 1083 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[31] 1379 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[24] 1502 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[20] 1288 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_0 1001 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_m_1_i_0_o3_0[14] 1198 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_49 1337 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0[6] 1317 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_60 1589 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[22] 1338 123
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_63 1043 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEPI63[30] 1239 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][19] 1313 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_32 1378 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[31] 1453 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[0] 1029 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[21] 1160 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[26] 1378 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][19] 1353 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[20] 1391 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[3] 1176 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[10] 1493 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[1] 1337 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[9] 1237 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[3] 1146 52
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNID8BD7[0] 1189 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_0_0 1050 18
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7] 1424 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_bits_size[2] 1235 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[60] 1432 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[7] 1046 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[9] 1177 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_0[6] 1277 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_8 1408 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_1_d_ready_a0_0 1194 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[111] 1584 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[21] 1309 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_40 1561 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[8] 1307 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_0_0 1346 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[31] 1453 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[9] 1150 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIDEDVA 1189 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[5] 1422 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[16] 1602 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[31] 1371 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[26] 1238 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[15] 1411 133
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_first 1390 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_sresetn_10_0_0 1384 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_6_RNO 1032 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[23] 1151 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_495 1334 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[62] 1438 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[20] 1314 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[20] 1233 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[28] 1236 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[22] 1275 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[6] 1523 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[1] 1155 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_17 1051 24
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state_0_sqmuxa_2_a2 437 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_32_ns 1277 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[26] 1388 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[28] 1263 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[0] 1390 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_105 1094 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[18] 1235 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_4982 1204 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[24] 1086 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[22] 1268 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_read[0]_RNIPIN31 1203 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[83] 1584 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[1] 1057 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[123] 1595 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_13 1166 58
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[1] 1363 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[15] 1119 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_27 1311 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[2] 1403 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[1] 1096 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[13] 1312 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_49[1] 1181 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/_GEN_7 978 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_71_2 1365 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[20] 1398 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[26] 1293 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[13] 1544 85
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[5] 1158 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142[4] 1154 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[5] 1041 43
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[31] 1360 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[7] 1190 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1300 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIRH6L[24] 1151 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_6e_1 1166 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_60 1474 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[5] 1377 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[20] 1479 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_3_d_ready_0 1274 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[22] 1041 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2060 1373 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ma_st 1327 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[9] 1298 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[16] 1498 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[5] 1281 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678[1] 1222 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[13] 1224 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4H6L2[15] 1264 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1_0[13] 1201 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[2] 1161 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_131 1239 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[2] 1383 126
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2] 1419 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu1[1] 1353 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 1021 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[2] 1228 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[28] 1418 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[13] 1349 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_137 1570 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[18] 1264 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_473 1188 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[6] 1280 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[97] 1572 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_148 1373 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[23] 1173 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[28] 1426 126
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[4] 1338 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_35 1061 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1341 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_167 1441 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o3[1] 1280 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1322 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[11] 1146 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[4] 1140 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI3Q6L[28] 1148 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_17_ns 1258 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[23] 1275 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[21] 1289 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[28] 1514 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIAJTR[10] 1290 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[123] 1575 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[29] 1234 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIEA0M[1] 1258 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[6] 1056 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[3] 1248 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_7 1276 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI124K[9] 1177 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[6] 1204 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_4 1360 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[15] 1160 49
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[0] 1351 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[12] 1096 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[15] 1130 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1293 1346 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[16] 1202 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_7_1_1_0 1357 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[13] 1349 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_208 1387 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1026_2 1364 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST1/U0 1298 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[5] 1495 85
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg_37_ns_1[0] 1409 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[92] 1602 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[29] 1238 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIV0GB[9] 1227 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI2DCV[21] 1254 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_2[5] 1144 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[8] 1419 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[16] 1132 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1287 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[24] 1144 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[13] 1388 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[9] 1369 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[3] 1236 30
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[4] 449 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_252[2] 1313 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][16] 1275 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[28] 1322 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[28] 1479 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[3] 1292 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][13] 1156 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[12] 1075 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[0] 1349 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2232_3 1303 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m3_0[0] 1065 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[5] 1049 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[20] 1164 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[0] 1323 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[24] 1483 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_Z[1] 1060 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_3[5] 1324 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_27_5_0_0_0 1028 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[8] 1163 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_wfi_RNO 1403 84
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[2] 1463 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[26] 1410 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[12] 1312 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[20] 1433 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1251 103
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[0] 1457 25
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/pendinge 1363 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_750 1254 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[26] 1071 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_223 1324 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[10] 1261 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[27] 1240 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[11] 1408 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[0] 1306 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[5] 1115 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[7] 1069 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[3] 1454 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1905_a0_1 1332 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[30] 1470 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_24 1271 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_115_1_2 1117 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[15] 1412 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_holdsel 1386 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[21] 1151 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_343 1034 144
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_321 1348 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[10] 1393 117
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST4/U0 1096 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][7] 1348 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[0] 1052 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_6 1322 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[16] 1238 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_miss_1 1342 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2265_RNI2IO41 1345 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_216 1029 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_41 1462 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST4/U0 1059 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[30] 1361 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[29] 1488 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[3] 1250 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[6] 1070 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[6] 1401 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[25] 1370 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_800_1_1 1212 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST2/U0 1101 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[35] 1257 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[23] 1356 151
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[8] 1433 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_a2_3[31] 1222 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[21] 1237 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[1] 1106 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut[2] 1276 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNO[11] 1061 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[9] 1427 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_am[2] 1213 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns_1_RNO[0] 1215 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_25_2 1289 84
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[1] 1166 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_92 1573 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[85] 1611 94
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg6_i_i_i_o2_i_o2 1371 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[21] 1425 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_133 1544 90
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_bit_sel[3] 1462 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[14] 1229 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[15] 1391 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1984[0] 1202 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_1/reg_0/q 1010 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[11] 1341 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[30] 1365 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[0] 1120 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_10[5] 1142 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] 1312 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[10] 1153 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[123] 1588 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][0] 1176 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24e_RNO 1184 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[3] 1475 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_4982_1 1202 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[30] 1115 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_eccMask_m1_cZ[0] 1265 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIVKDH[16] 1387 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_3[5] 1311 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[27] 1185 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[21] 1500 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_10 1559 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIOEKJ[24] 1252 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][14] 1297 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_1 1048 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[6] 1352 91
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SADDRSEL_i_o2_0[0] 1183 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNIGTDL[1] 1283 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[1] 1176 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[12] 1365 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_a1_1[2] 1059 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_tselect 1513 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[15] 1288 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[5] 1163 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[14] 1410 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[18] 1483 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full_RNO 1178 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0[26] 1170 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_36 1350 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[11] 1219 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[13] 1261 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[28] 1304 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_42_0[31] 1252 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[20] 1232 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[26] 1345 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[25] 1263 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[8] 1433 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_valid_r 1333 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[15] 1297 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[1] 1201 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[21] 1440 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[10] 1390 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[5] 1087 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[2] 1153 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_0_o2[1] 974 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[28] 1506 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[22] 1079 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[31] 1187 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_send 1221 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[8] 1502 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[0] 1080 39
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6_5 436 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[23] 1229 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[24] 1372 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_0[28] 1167 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[24] 1121 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_1_4 1115 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_size[1] 1201 78
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[7] 1437 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_75 1322 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIAJ2J2[2] 1352 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[30] 1130 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[27] 1246 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[6] 1221 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_wxd 1321 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_a3_1 1046 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[19] 1430 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[3] 1375 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_1[4] 1265 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_alu_fn[3] 1345 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_9e_RNO_0 1178 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[12] 1401 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[4] 1434 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[1] 1078 61
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_3_RNISE2C1 445 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[31] 1108 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[14] 1171 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[30] 1056 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[22] 1403 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[24] 1278 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_Z[0] 1091 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[0] 1071 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_RNIRHI7Q 1131 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[5] 1165 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[22] 1162 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe1 1304 57
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[2] 1372 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[10] 1287 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[30] 1478 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7_0_ns_1[3] 1186 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[14] 1381 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIVL6L[26] 1180 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[24] 1424 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_m_i_a2_1_a3[18] 1168 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_size[2] 1214 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[3] 1092 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[3] 1489 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[1] 1097 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[6] 1097 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[22] 1512 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[2] 1389 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[3] 1356 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_2 1345 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[4] 1124 19
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[7] 1543 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[12] 1186 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[4] 1154 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_27_u 1309 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[13] 1275 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/value 1256 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[24] 1293 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_cause_cZ[1] 1374 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_10 1347 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[12] 1146 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_16 1359 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_0_sqmuxa 1186 84
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_par_calc.rx_parity_calc_2 1446 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_152 1196 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[9] 1082 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[4] 1433 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[26] 1395 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_817_1_1 1239 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[6] 1073 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[28] 1500 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[2] 1274 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[8] 1103 39
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt_RNICLNG1[7] 1355 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[6] 1048 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[31] 1204 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_141 1321 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[54] 1580 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_20 997 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][22] 1268 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[31] 1135 21
set_location IO_0/UART_0/UART_0/NxtPrdata_1[3] 1432 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[4] 1532 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[13] 1347 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[16] 1298 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[1] 1370 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[7] 1432 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa 1180 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[43] 1559 91
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST1/U0 1158 114
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[1] 1139 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[19] 1512 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[121] 1585 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[25] 1351 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_valid 1342 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[30] 1313 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[16] 1335 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[22] 1205 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[14] 1383 135
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/xmit_cntr[0] 1458 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[45] 1570 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[5] 1117 25
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_23 1351 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.SUM[0] 1314 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2265 1355 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[1] 1286 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_0 1193 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[29] 1109 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[20] 1322 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[15] 1385 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[25] 1036 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[26] 1492 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_0_RNI1HJA1 1363 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[9] 1177 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[30] 1254 58
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.un5_PRDATA_o 1408 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[2] 1208 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[24] 1127 24
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_1_0 1345 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid 1026 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[3] 1154 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[17] 1177 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[10] 1143 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[29] 1438 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][13] 1355 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_28_RNO 988 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[5] 1068 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[7] 1225 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[26] 1518 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR_1[31] 1177 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[12] 1504 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[40] 1407 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[25] 1368 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[0] 1143 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[30] 1484 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST1/U0 1309 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[23] 1435 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1307 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_171 1472 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_243 1192 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[14] 1423 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[1] 1439 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[25] 1383 103
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_104 1360 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[22] 1204 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_GEN_16 1411 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_size[0] 1256 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[6] 1385 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m16_0_03_0_0 1289 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$ 981 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_33[1] 1208 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[75] 1585 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI4J426[14] 1291 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[10] 1163 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_298 1333 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[24] 1203 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_169 1543 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2083_1_3 1206 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[33] 1265 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[77] 1580 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1653_d_0 1339 96
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg39 1407 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST3/U0 1131 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0_1[5] 1288 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[9] 1264 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] 1074 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[5] 1105 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[10] 1466 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[25] 1166 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[2] 1380 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1294 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[46] 1226 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[3] 1425 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_valid_RNO 1329 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI2HOH[16] 1281 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount[4] 1343 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[11] 1090 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/un1__T_125_0 1219 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[5] 1548 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[6] 1158 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[11] 1268 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[3] 1019 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m0_4_03_2_0 1578 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[17] 1296 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[9] 1409 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[8] 1268 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_33[2] 1208 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[2] 1225 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1182 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[20] 1194 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[0] 1143 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[14] 1405 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNITGLIC 1215 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[25] 1371 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[31] 1119 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/countnext_1_1_0[2] 442 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_4[11] 1285 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[0] 1488 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[1] 1083 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_cnt[0] 1286 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[22] 1491 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[27] 1171 105
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 1419 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[8] 1238 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_327_1.CO0 1232 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[4] 1033 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[1] 1148 25
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_19 1059 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[20] 1427 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[9] 1264 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI2S4S[3] 1284 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[6] 1392 138
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_57 1221 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[10] 1477 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[4] 1071 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[10] 1401 102
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHSIZE_Z[1] 1185 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[21] 1276 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22_5_0_0 1035 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[1] 1211 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/_T_27_2 1323 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[4] 1284 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[4] 1074 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[7] 1380 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[12] 1479 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[26] 1311 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_98455_0_a3_0_a2_0_a2_RNI53LB 1081 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[6] 1217 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/q 1000 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[21] 1290 63
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_359 1086 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[15] 1365 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[6] 1358 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1405_RNIDR663 1309 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_strobe_RNO 1382 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1297 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[7] 1096 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[11] 1057 39
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_am[1] 1372 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[12] 1441 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[41] 1455 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[6] 1094 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3[18] 1095 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNILP3N[21] 1296 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[3] 1238 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[14] 1305 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[1] 1234 72
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state6_4 435 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[29] 1191 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[1] 1228 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_15_sqmuxa_0_a3_0_a2_0 1100 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[6] 1166 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_1_iv_0[2] 981 33
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_int_i_a2 1349 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[22] 1254 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[12] 1412 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNI3ACD1[6] 1157 78
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST2/U0 1163 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2903[2] 1236 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_17_sqmuxa_0_a3_0_a2_0 1118 45
set_location IO_0/UART_0/UART_0/NxtPrdata_1[4] 1445 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST1/U0 1095 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[31] 1324 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[11] 1550 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_746 1204 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_0_sqmuxa 1503 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/un1__T_825_1.CO1 1240 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_2_5_0_0 1041 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[10] 1262 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[4] 1264 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[27] 1499 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[19] 1137 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1338 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[20] 1252 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21e_RNO 1205 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[21] 1180 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491[1] 1206 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_250[2] 1206 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[1] 1141 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[28] 1502 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[12] 1257 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10_1_0[16] 1199 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[25] 1251 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[7] 1466 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIKT2J2[7] 1332 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[16] 1180 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[31] 1407 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_RNO 1035 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[13] 1169 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[1] 1221 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.awe0 1202 51
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_n2 1349 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[2] 1044 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[20] 1189 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3578_iv_RNO 1067 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] 1269 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIFBIE[18] 1232 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[25] 1368 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] 1223 19
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST2/U0 1092 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[12] 1593 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST3/U0 1102 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[19] 1502 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[11] 1068 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNISESS[11] 1265 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][0] 1185 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[2] 1358 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[86] 1603 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_6_tz_0 1343 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[20] 1405 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[2] 1152 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[6] 1083 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[11] 1493 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1364lto1 1166 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[1] 1371 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[8] 1121 39
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[11] 1181 109
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_39 1339 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[0] 1463 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m16_ns 1269 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18 1069 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param[0] 1277 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[15] 1471 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] 1230 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[14] 1476 114
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0_a2_0 1344 24
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/HREADYOUT_4_0_a3_2 1362 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[6] 1083 46
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_142 1054 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrx_async_reset_ok 1418 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[13] 1592 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[57] 1582 91
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_7 1419 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[19] 1517 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[3] 1050 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[9] 1106 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_last_7_1 1340 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[63] 1360 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20 1179 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr_0_sqmuxa_0 997 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[24] 1376 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNITH4L[16] 1188 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[22] 1152 103
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[5] 1192 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[9] 1379 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_4e 1163 75
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_45[5] 1412 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[37] 1532 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[24] 1545 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[26] 1445 90
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.edge_pos[3] 1422 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_alldone 1401 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[17] 1252 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[3] 1058 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2883[4] 1240 78
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[1] 1368 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNIJHBG3[5] 1530 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[7] 1409 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI26PM[12] 1364 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[3] 1282 79
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/empty_5 1475 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[44] 1591 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[11] 1347 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[27] 1264 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_RNI53ASJ[1] 1092 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[12] 1249 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[20] 1480 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[24] 1262 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2[26] 1175 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/value_0_0_a2[6] 1149 72
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_91 1066 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[11] 1367 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] 1219 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_20 1432 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[2] 1159 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[10] 1275 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[4] 1401 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[10] 1506 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[49] 1545 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[1] 1271 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][15] 1318 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[54] 1536 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_337_0[0] 1461 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0 984 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mie[11] 1501 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_27 1296 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[4] 1096 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[6] 1380 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[18] 1476 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1 1324 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[4] 1358 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[15] 1261 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_RNI31P01[0] 1270 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_1/reg_0/q 1051 25
set_location IO_0/UART_0/UART_0/NxtPrdata_5[5] 1449 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[1] 1361 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[10] 1230 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_o2[5] 1327 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1876_RNI0L9E1 1466 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_256 1212 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIAGRM[25] 1350 72
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_4 1045 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIMCD88[0] 1188 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/grantInProgress 1324 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[18] 1143 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error_1_0_1 1195 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[71] 1581 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount[2] 1310 82
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[1] 1432 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[17] 1248 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[10] 1289 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_592[1] 1228 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_bits_size[1] 1235 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3513 1329 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[7] 1256 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[6] 1469 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[29] 1369 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_41 1515 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[63] 1546 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[21] 1390 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[5] 1079 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIH13E1[3] 1198 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_GEN_198_cnst_i_a3_RNIRAIS[0] 1236 87
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[2] 1467 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[7] 1096 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_256 1312 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[22] 1236 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[11] 1420 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[8] 1123 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14[28] 1143 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI6CRM[23] 1344 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_22 1326 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413_ns[2] 1225 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[72] 1205 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7_i_m2_i_m3[0] 1070 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_2 1059 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[4] 1358 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_27[0] 1269 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_o3[0] 1063 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_1 1055 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2985_1[3] 1223 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNI632UD_0 1131 72
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[15] 1182 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[24] 1414 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[26] 1182 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[16] 1419 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[14] 1185 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_25 1105 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[55] 1353 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[24] 1385 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_0_RNO 1301 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[13] 1406 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[5] 1456 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_183_0_a2_1 1312 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2164_1[30] 1503 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_2 1262 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNI0FV58[10] 1101 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_42 1074 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_194 1308 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[11] 1519 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[16] 1472 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_30 1263 30
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_udrupd_RNIU8LC1 434 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[13] 1106 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/full_RNO 1217 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[55] 1570 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[3] 1214 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[31] 1038 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_0[0] 1280 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNI82KE9 1084 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[1] 1289 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][19] 1333 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3004 1314 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockProbeAfterGrantCount[0] 1311 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[6] 1512 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[29] 1533 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[2] 1231 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[1] 1490 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[6] 1069 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST1/U0 1320 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6_1_0[0] 1052 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[23] 1161 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[1] 1222 49
set_location IO_0/UART_0/UART_0/controlReg1[3] 1430 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[91] 1578 88
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[7] 1333 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[84] 1608 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[26] 1361 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[42] 1191 78
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_x2[3] 1447 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_17[0] 1230 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[5] 1087 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[15] 1434 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[20] 1521 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNI8L6L2[16] 1271 135
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_re_q1 1391 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[3] 1366 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_size[0][1] 1220 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[9] 1037 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/qe_N_4L5 1022 30
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[17] 1175 102
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_5[1] 447 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[24] 1318 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[6] 1392 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/qe_N_2L1 1037 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[7] 1162 48
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[28] 1385 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1_1[4] 1393 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413_ns[3] 1230 69
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][3] 1415 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_bm[2] 1179 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1327 61
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[1] 1433 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[18] 1438 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNI9H2D[4] 1238 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_19 1272 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_349 1085 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[4] 1184 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a3_2_0_1 1205 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[12] 1123 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[3] 1365 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[22] 1314 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[3] 1121 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[9] 1317 132
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[3] 1194 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_4[13] 1360 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[13] 1348 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[6] 1266 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[25] 1367 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[22] 1482 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_i_o2_4 1061 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[0] 1228 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[10] 1477 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[42] 1552 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[3] 1158 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_643 1257 60
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][5] 1410 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_1 1348 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[9] 1222 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[7] 1233 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[6] 1047 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[2] 1382 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIK9Q741_0[7] 1152 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[20] 1144 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[4] 1343 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[13] 1436 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_179_1 1331 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][7] 1274 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[3] 1092 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1332 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_1_sqmuxa_i_0_a2_0_2 1111 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[23] 1384 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[29] 1084 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_1_RNO 1300 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[16] 1401 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[2] 1245 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1295 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[5] 1046 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1_RNI4BAMJ[20] 1132 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1691 1351 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[23] 1169 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[16] 1172 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[31] 1262 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_338 1315 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[2] 1217 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[7] 1150 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic_xor 1251 105
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[5] 1198 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[4] 1368 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[4] 1075 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[11] 1215 30
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state86 436 6
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[1] 1537 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[14] 1441 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[12] 1500 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][3] 1295 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[2] 1098 15
set_location IO_0/UART_0/UART_0/controlReg1[7] 1448 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[0] 1491 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_4 1358 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[12] 1235 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_19 994 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[2] 1073 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[27] 1183 36
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[7] 1376 25
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_177 1095 129
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_o2[0] 1449 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[14] 1292 76
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[0] 1176 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[16] 1386 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[14] 1156 105
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg[6] 1442 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[0] 1297 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[19] 1225 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full_RNIPJ2S 1301 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[28] 1499 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNICL2J2[3] 1342 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI4FCV[21] 1253 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNIDTEK[8] 1212 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[34] 1289 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[1] 1139 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST1/U0 1391 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[6] 1064 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI56KS[3] 1200 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[31] 1372 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[1] 1508 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_33 1591 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3e_RNO 1195 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1161 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[61] 1448 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[26] 1492 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3359 1288 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[4] 1096 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[0] 1235 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_4[10] 1294 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[16] 1240 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[6] 1051 42
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg[3] 1375 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[5] 1148 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[2] 1061 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[92] 1598 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_332 1311 36
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/PSEL 1364 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[5] 1384 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[15] 1472 88
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[29] 1168 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[10] 1303 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[32] 1232 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[13] 1248 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[12] 1235 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[6] 1098 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[0] 1431 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[18] 1348 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[2] 983 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[7] 1190 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[15] 1421 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2 1359 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[3] 1244 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_RNI329AE 1081 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un2__T_1690lto5 1345 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[3] 1153 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNITB0L4 1265 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[38] 1214 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI901U[23] 1212 18
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNIOUHM[5] 1397 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[23] 1616 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_ns[2] 1241 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2982[3] 1227 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[27] 1446 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[4] 1127 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_350 1333 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[2] 1108 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[2] 1131 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_4 1298 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[8] 1197 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[12] 1395 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_RNO[3] 1375 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[6] 1088 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[7] 1091 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_2 1321 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[2] 1227 87
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160 512 2
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_in_0_d_valid 1247 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[29] 1360 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[24] 1153 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/q 1013 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_sn_m6 1370 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[13] 1496 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[0] 1311 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[6] 1058 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[15] 1401 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2] 1220 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] 1245 34
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHTRANS 1182 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[17] 1442 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[11] 1159 42
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[11] 1181 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323_2_1 1269 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[16] 1514 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[28] 1486 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[27] 1295 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_9_rep1 1163 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[6] 1169 16
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_33 1068 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1665_0_sqmuxa 1237 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_statece[1] 1430 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[26] 1447 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_70_2_0 1351 111
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST1/U0 1097 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[5] 1277 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] 1222 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_335 1323 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[3] 1096 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[7] 1429 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[15] 1420 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[17] 1482 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[6] 1250 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[11] 1237 58
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_200 1334 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[125] 1599 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[1] 1426 103
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[13] 1183 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[4] 1378 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[16] 1281 43
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg39_3_0 1406 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1598 1351 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_17 1539 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIVLEH[28] 1300 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[24] 1273 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[13] 1243 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[29] 1263 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[5] 1240 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[6] 1408 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[12] 1298 126
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_221 1211 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[3] 1588 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_223 1357 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[27] 1426 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[0] 1313 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIJ74L[11] 1180 42
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[3] 1370 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[31] 1335 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[4] 1156 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[12] 1146 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_18 1364 138
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/pending 1363 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[6] 1444 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_a3 1130 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/_T_203_0_o2 1012 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_source[0][0] 1176 82
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[5] 1128 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[6] 1358 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[19] 1152 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[6] 1095 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[3] 1072 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[9] 1154 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_241 1298 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[1] 1162 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[12] 1428 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[9] 1191 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_bm[2] 1204 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_rd_pointer_d_1_sqmuxa 1393 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[9] 1160 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[7] 1414 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4[1] 1332 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_112 1334 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[31] 1385 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[2] 1153 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[11] 1164 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] 1243 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[3] 1438 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[21] 1383 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[27] 1107 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[11] 1216 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[2] 1305 85
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_327 1368 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[75] 1591 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[19] 1372 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[27] 1239 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[19] 1485 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[42] 1540 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[49] 1275 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST4/U0 1142 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[21] 1336 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[4] 1259 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2982[0] 1226 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_4_sqmuxa_0_a2 1121 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIKRT6[0] 1298 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[4] 1076 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[7] 1430 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_size[2] 1209 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[20] 1229 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[12] 1385 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIFOM71[2] 1191 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_0_cnst_ss0 1372 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[7] 1333 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIITCV[28] 1288 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[7] 1390 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[13] 1489 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[11] 1168 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[14] 1077 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_2_RNO 1299 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_526_0_o2 1340 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_3_sqmuxa_1_RNISO5F 1330 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_24 1039 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_174 1311 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[28] 1506 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[9] 1043 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1314[1] 1142 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[40] 1553 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[10] 1072 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[5] 1157 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_46 1311 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[17] 1331 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][1] 1246 37
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[0] 1511 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[81] 1619 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[19] 1383 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_8 1283 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3603_1 1333 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[9] 1443 103
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_s0_0_a2 1429 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_4 974 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_RNO[4] 1370 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[3] 1388 133
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[3] 1345 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_855 1238 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[5] 1408 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[35] 1581 115
set_location IO_0/UART_0/UART_0/uUART/reg_write.tx_hold_reg5_0 1411 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[3] 1357 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[2] 1243 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST4/U0 1398 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[31] 1357 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[7] 1220 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_24 1185 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1212 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_1/reg_0/q 1005 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[5] 1456 84
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[1] 1363 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][16] 1195 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[30] 1421 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[29] 1551 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[18] 1369 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[30] 1486 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[5] 1201 123
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0 1351 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[19] 1285 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3379lto1 1275 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_a2[1] 1384 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[9] 1502 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/_GEN_21 1259 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2075 1347 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[16] 1163 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[7] 1415 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[27] 1462 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_size[0] 1317 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[3] 1418 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[20] 1287 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[23] 1165 30
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[15] 1365 48
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[4] 1136 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_606 1280 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[47] 1566 114
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/full_3 1471 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/q 996 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[0] 1213 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[13] 1258 46
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_int_i_a3_RNI7MB11 1346 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_73 1580 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1__RNO[0] 1209 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[6] 1304 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[20] 1571 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[5] 1072 36
set_location CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1] 1207 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[3] 1246 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[12] 1415 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[3] 1080 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_13 1586 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[17] 1306 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3578_iv 1059 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[6] 1426 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[18] 1355 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_0_RNIRA5H1 986 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_1[6] 1166 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[31] 1107 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_161 1570 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[1] 1087 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_13 1362 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[25] 1273 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_1452 1303 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1574_RNI1IDR 1342 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[1] 1129 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNI86MI_0 1182 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_uncached 1318 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[9] 1492 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[6] 1483 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[28] 1500 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[21] 1308 46
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_2 1120 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[16] 1441 126
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_duttck 457 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[9] 1387 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[27] 1356 97
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[1] 1367 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[14] 1322 105
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state88_RNITQ0F 444 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[18] 1391 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_12 1239 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO 1252 129
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_62 1058 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[11] 1186 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[0] 1052 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNILMOM[31] 1235 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[28] 1381 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[20] 1143 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[2] 1525 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI4CTM[31] 1315 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][2] 1177 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[29] 1461 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_opcode[2] 1044 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[4] 1163 19
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_218 1093 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[30] 1486 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST2/U0 1068 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[12] 1421 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/io_in_0_a_ready 1320 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[22] 1508 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[21] 1505 114
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/masterAddrClockEnable4 1362 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[77] 1579 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[20] 1187 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160[2] 1321 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1_haltedBitRegs_0_1_sqmuxa_or_0_0_o2 1066 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_txzeros_4_f0 1412 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[16] 1376 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_147 1334 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[53] 1458 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[25] 1444 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3076_RNII26A1 1270 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_19 1376 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[6] 1344 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[1] 1130 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[28] 1089 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[26] 1250 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1983_RNI0O97 1201 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_tmatch_0_sqmuxa_RNIK14F 1440 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNIGMSK1[15] 1355 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[22] 1241 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[30] 1411 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_435 1208 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[24] 1388 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[8] 1435 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[6] 1263 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[2] 1271 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[16] 1167 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[4] 1144 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[3] 1179 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[3] 1220 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[19] 1199 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_RNO 1027 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[17] 1097 64
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[14] 1362 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[29] 1233 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[9] 1214 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/resHi_0_RNO 1321 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[2] 1261 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[2] 1028 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[3] 1459 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[18] 1156 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[127] 1597 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m7_1 1312 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 1026 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[13] 1425 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25_5_0_0 1041 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3586_s 1056 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/releaseInFlight 1319 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1174 88
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_1 1435 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22e 1154 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[4] 1282 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_2[6] 1165 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[31] 1380 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[20] 1233 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST1/U0 1402 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[3] 1293 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[19] 1193 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_977_state[1] 1275 88
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNICQBL6[0] 1202 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_0_a2_0 1053 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[22] 1502 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[13] 1150 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[10] 1356 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNICVQEA 1093 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_217 1311 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[17] 1398 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[24] 1284 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1178 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[16] 1291 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[26] 1167 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[21] 1180 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI3E0B8_0[28] 1163 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_Z[0] 1078 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_s2_nack_0_0 1321 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_1 1227 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][10] 1189 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] 1215 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 1022 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_midbit_3 1405 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[18] 1476 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[1] 1502 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[26] 1183 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[14] 1313 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[20] 1132 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[23] 1489 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[23] 1269 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[1] 1367 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2978[2] 1279 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[1] 1387 133
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_35 1046 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[18] 1343 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a2_0_6 1310 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[25] 1371 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[15] 1429 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIJ68J1[4] 1188 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_177 1347 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_12_iv_RNO[3] 1441 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_7 1347 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1_1[4] 1467 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[27] 1249 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[24] 1384 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1267 55
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST1/U0 1094 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[11] 1168 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1_RNO[12] 1135 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[18] 1318 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[31] 1210 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_error[0] 1232 79
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_u_i_a2 1188 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[26] 1166 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[16] 1166 105
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[11] 1176 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n4 1413 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[12] 1095 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIISK92[24] 1260 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[9] 1584 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[4] 1295 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[23] 1182 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[21] 1233 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[6] 1515 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[5] 1225 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5817 1059 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[18] 1446 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[1] 1481 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[2] 1261 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1411_RNO[0] 1326 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/make_parity_err.parity_err_12_iv 1430 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_31 1365 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[19] 1178 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/_T_23 1253 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1177 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[6] 1121 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIRG8V[0] 1243 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[10] 1144 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_opcode_i_m2[0] 1275 60
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_RNO[0] 1511 15
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[5] 1466 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[17] 1122 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1876 1444 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_221_1 1466 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[2] 1414 7
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_34 1333 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[21] 1209 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_308 1325 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[3] 1395 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[5] 1514 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_162 1560 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[27] 1151 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_27 987 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[6] 1132 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[26] 1491 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][18] 1196 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[1] 1223 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns_1[0] 1203 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[3] 1119 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[3] 1246 106
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_RNO[0] 1496 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[12] 1119 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[7] 1240 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_0 1360 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825_7_am[3] 1245 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_csr[1] 1352 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[61] 1317 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNI4PQ8K[1] 1114 51
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_shift.rx_shift_11[6] 1431 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[25] 1490 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIHFKE[28] 1214 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[18] 1491 105
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[23] 1324 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[6] 1076 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[31] 1248 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[19] 1306 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[64] 1575 93
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_276 1323 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[14] 1105 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[8] 1586 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[17] 1398 100
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][4] 1428 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI62OH[5] 1293 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_152 1310 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_9[2] 1122 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1539 1323 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_param[2] 1273 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_93 1524 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_type[2] 1355 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[8] 1452 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[20] 1163 106
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[1] 1180 106
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q2 1389 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[3] 1409 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_316 1041 144
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_302 1413 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIL4T3A 1145 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_m3 987 33
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_2 1166 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[31] 1170 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_42[4] 1382 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413_am[2] 1209 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_opcode[0][1] 1175 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[10] 1142 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[47] 1567 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[18] 1430 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_275_12_i_o2_0 1045 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_mask[3] 1269 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_28 1332 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv[13] 1142 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[15] 1162 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[17] 1277 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[14] 1079 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_a2_2[5] 1329 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[21] 1202 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_2_a_bits_mask_i_a2[1] 1218 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[0] 1157 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[29] 1166 54
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[5] 1470 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[4] 1373 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[106] 1562 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[7] 1157 46
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIDAQ28[0] 1196 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[26] 1156 61
set_location IO_0/UART_0/UART_0/uUART/clear_framing_error_reg0 1436 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_197 1528 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_8[23] 1476 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[5] 1382 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[88] 1606 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[59] 1449 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[31] 1419 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[23] 1410 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_opcode[2] 1262 51
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_8 1418 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_11[8] 1501 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINJDS[9] 1274 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[1] 1218 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[10] 1159 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST2/U0 1395 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[18] 1489 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[7] 1217 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[23] 1427 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[11] 1397 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[4] 1289 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2163_RNIGQ864 1346 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI8ESK1[13] 1347 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[6] 1424 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[24] 1237 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_2_2 1412 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1368_ns[1] 1165 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[9] 1399 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/last_bit[3] 1420 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[4] 1407 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_8_sqmuxa_0_a3_0_a2 1119 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[29] 1317 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[26] 1413 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_c2 1410 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1046_1_0_a2 1491 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[25] 1474 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[7] 1162 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_55 1386 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[2] 1238 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m44_0 1266 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a2_6_tz 1358 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7_i_m2_i_m3[2] 1086 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0_RNIBR0141[28] 1165 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1224 22
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_1 1090 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_162 1322 30
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][1] 1434 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_305 1309 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[31] 1106 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[13] 1168 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[22] 1307 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[22] 1539 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNI53KE[22] 1239 87
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI74Q28[0] 1191 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4 1398 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[7] 1088 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNITJAA62[28] 1180 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11_RNO[19] 1201 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[6] 1124 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST4/U0 1367 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_252[1] 1308 58
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_resetn_rx 1417 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[19] 1210 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram1_[0] 1293 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[30] 1248 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[11] 1401 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[4] 1313 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[0] 1256 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIRUA41[31] 1284 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[2] 1226 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/un1_rd_pointer_d_1_sqmuxa_i_0 1358 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[13] 1104 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[29] 1447 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[7] 1615 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_bypass_src_0_2 1427 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[11] 1265 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[4] 1352 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[14] 1165 64
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[17] 1373 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[1] 1082 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[29] 1420 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5_0_a2[24] 1158 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1251 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_0_0 1372 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value 1297 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[10] 1412 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[9] 1404 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIDK243[14] 1340 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026 1477 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNILN1N[12] 1304 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[19] 1344 126
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[11] 1367 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[27] 1614 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][28] 1321 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[4] 1232 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][11] 1271 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[1] 1257 126
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_RGB1 583 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_648[2] 1212 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7[25] 1294 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[23] 1158 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[7] 1490 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[7] 1250 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[20] 1479 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[16] 1238 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[31] 1105 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_RNO[2] 1061 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[14] 1369 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_0[5] 1328 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_1[5] 1045 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1185 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[30] 1374 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1967[0] 1201 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[28] 1321 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[20] 1070 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[0] 1389 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[2] 1516 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[30] 1165 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2104 1238 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[15] 1216 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAQGP[6] 1274 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNI18CD1[4] 1156 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[9] 1370 123
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_90 1103 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[8] 1303 63
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_107 1092 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_17_RNO 984 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[9] 1157 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_typ[0] 1336 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[14] 1105 36
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWRITE 1360 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[80] 1618 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[23] 1527 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address 1232 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_870 1335 108
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[23] 1372 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_size[2] 1243 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNIP4O01[17] 1168 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[22] 1286 91
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_129 1069 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[4] 1365 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[18] 1232 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[28] 1148 31
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIPSQE 1158 90
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[19] 1377 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[16] 1164 22
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_14 1032 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[19] 1225 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[16] 1251 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] 1164 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1927_i 1309 111
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0_1 4 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[25] 1255 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/neg_out 1343 139
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_sn_m10 1372 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count[0] 1321 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_193 1524 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[19] 1505 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[28] 1288 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_lastframe_1_sqmuxa_0_a3_0_a2 1385 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIAIPO[26] 1287 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_574_2 1189 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2_RNI60U31 1058 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[0] 1218 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[1] 1203 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[22] 1348 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_4[14] 1346 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[3] 1342 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[3] 1375 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1036_3_0 1482 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13_RNO[21] 1179 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_20 1345 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_op[1] 1031 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[5] 1361 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[31] 1181 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[5] 1076 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[19] 1123 57
set_location IO_0/UART_0/UART_0/uUART/reg_write.tx_hold_reg5_i_0 1413 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_1_sqmuxa 1372 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_size_1_f0[1] 1313 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_size[2] 1226 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINJDS_0[9] 1273 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_738_10 1357 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][4] 1222 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[7] 1333 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[2] 1171 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[12] 1353 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1642 1339 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIGSM92[31] 1240 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[21] 1034 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[15] 1121 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[10] 1422 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[21] 1386 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[14] 1170 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_opcode_Z[1] 1256 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[16] 1381 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[17] 1424 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[28] 1118 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[10] 1167 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[11] 1377 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_a2[5] 1179 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_43 996 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[1] 1205 21
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[1] 1184 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[9] 1213 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_16_RNO[5] 1178 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[6] 1266 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_15_RNO 1040 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_ebreakm 1511 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[19] 1373 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[14] 1267 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[8] 1511 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIPF6L[23] 1208 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_78 1549 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[31] 1384 91
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST1/U0 1355 60
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[10] 1366 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[2] 1347 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_i[0] 1316 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[28] 1326 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[31] 1359 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_5 1154 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[8] 1225 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[23] 1383 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[20] 1224 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[5] 1377 147
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[8] 1300 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[11] 1301 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[27] 1262 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_1_d_ready_a0_0_0 1202 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_0_tz 1072 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[9] 1135 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1454_ns[0] 1180 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[23] 1198 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[3] 1009 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_ns[30] 1239 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1298 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIQ4L92[26] 1286 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[53] 1557 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[1] 1333 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_0[15] 1228 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_source[1] 1297 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/io_deq_bits_size[1] 1159 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[3] 1475 112
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIB6BD7[0] 1194 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][18] 1263 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_7_sqmuxa_i_i_a2 1138 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_125 1554 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_23 1094 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/neg_out_1_sqmuxa_1_i 1328 141
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[20] 1284 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[15] 1423 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_direct 1418 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_control_dmode 1440 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m40_ns 1263 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[50] 1416 139
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[2] 1490 16
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[7] 1376 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[4] 1451 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[0] 1199 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] 1229 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_1 997 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[4] 1305 123
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_3 451 3
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[5] 1348 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[2] 1382 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[30] 1290 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[0] 1117 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[2] 1394 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_2_a2_0_a3_RNIN7BN 1064 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[52] 1446 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_17 1163 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[4] 1074 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23 1183 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[22] 1486 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIBCKS[6] 1219 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[45] 1550 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_70_20 1411 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[6] 1083 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_1 1318 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[10] 1396 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_xcpt_ae_inst 1376 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source_4[1] 1305 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_wr_pointer_q_1.CO0 1384 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[0] 1194 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[28] 1411 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_8[1] 1116 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[5] 1356 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[31] 1481 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIE2TT1[5] 1273 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/causeIsDebugBreak 1447 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[3] 1248 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[24] 1087 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[21] 1251 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[2] 1203 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[10] 1419 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_131 1369 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[77] 1333 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_386_1.CO2 1229 69
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0_1_i_a3_i 1473 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHSIZE_Z[0] 1356 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[19] 1510 111
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[7] 1495 16
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_261 1105 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[22] 1274 24
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[9] 1357 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[15] 1300 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_13 990 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[10] 1154 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[2] 1072 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] 1169 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[4] 1306 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[29] 1371 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_26 1182 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_68_RNI1S98 1146 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIRSFB[7] 1242 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedResp 1287 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1165 1083 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI3P8V[4] 1269 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[25] 1073 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[25] 1390 141
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_258 1104 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[7] 1107 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[23] 1362 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[11] 1399 136
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_313 1485 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[28] 1473 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[19] 1190 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_316 1346 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_1 1200 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_1_5 1139 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_singleStepped 1399 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[13] 1035 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[16] 1198 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m0_0[0] 1064 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[13] 1155 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[31] 1380 88
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[1] 1432 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/ram_size[0]_RNIRCLK[0] 1185 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_victim_state_state 1287 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_bypass_1 1347 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[2] 1230 87
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o[1] 1418 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[30] 1387 123
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/penableSchedulerState[0] 1361 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[3] 1253 123
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[28] 1335 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[2] 1436 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIUPB5B 1253 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[5] 1347 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[5] 1050 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[4] 1333 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[3] 1407 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_extra[0][7] 1224 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[30] 1459 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[15] 1287 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[5] 1060 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[13] 1125 64
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_87 1169 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIRUQE 1147 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[7] 1118 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[2] 1347 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[29] 1285 118
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST2/U0 1284 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNITTP02[7] 1272 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_246 1303 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[22] 1266 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[9] 1384 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[3] 1360 90
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count[4] 1344 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518[1] 1402 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[25] 1034 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[5] 1117 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[3] 1104 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[27] 1149 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[13] 1453 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[13] 1237 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_0[11] 1229 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[28] 1351 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNI2DLG3 1264 129
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[5] 1454 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a2_0_RNIFQ0D6[5] 1318 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[27] 1475 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[23] 1283 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[30] 1259 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[5] 1070 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[24] 1408 118
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/empty_out_RNO 1362 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/blockUncachedGrant_6 1306 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2178_NE_0 1393 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[3] 1272 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[21] 1193 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[28] 1402 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[21] 1537 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[11] 1406 109
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST2/U0 1288 30
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.edge_pos_RNO_0[0] 1437 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_6[31] 1516 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_305 1207 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_xcpt_interrupt 1346 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_31 1028 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[18] 1299 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_a2_0_RNI87321 1214 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[47] 1536 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[23] 1256 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_valid_hit_pre_data_ecc_sx 1341 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_358_RNIEO0R 1163 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_opcode[0][0] 1156 88
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[5] 1428 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST1/U0 1325 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[12] 1118 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[9] 1214 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_size[0][1] 1160 88
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[2] 1206 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[30] 1071 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[4] 1092 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[7] 1116 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[15] 1430 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[31] 1213 81
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2 1449 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[2] 1295 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3] 1071 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[20] 1539 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[16] 1339 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618_RNI99MF2[2] 1191 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[6] 1071 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_18 1260 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_23_5_0_0 1038 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551_0[63] 1358 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[0] 1406 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[79] 1592 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO 1060 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_750_i 1049 39
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[2] 432 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a2_1[6] 1326 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[47] 1552 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_301 1216 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[5] 1048 42
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer[1] 1489 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1256 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_31 1585 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[22] 1286 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[27] 1072 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_20_1_0_a3_RNI4O7H 1057 24
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[15] 1300 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[28] 1149 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[22] 1201 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI6APM[14] 1347 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[5] 1381 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[6] 1203 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[49] 1538 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[26] 1370 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q[2] 1365 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[118] 1593 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[17] 1338 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[26] 1221 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/io_in_0_a_ready_u 1214 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[4] 1408 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228_RNO[0] 1313 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1221 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_1[29] 1117 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_valid 1417 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3576_0[1] 1417 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[19] 1484 115
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[12] 1159 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1504_0_3 1300 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[2] 1271 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_sn_m4 1354 117
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST3/U0 1139 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[5] 1301 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[2] 1386 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[20] 1181 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_7 1040 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[9] 1242 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c_RNIO5QI41[26] 1186 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_6 1199 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_5_RNO 997 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_14_bm 1238 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[52] 1328 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_1[3] 1341 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[9] 1300 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[13] 1479 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[4] 1368 57
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg[0] 1405 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_rdata_addr_pipe_0_0[5] 1435 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[0] 1402 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNI86MI 1209 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_24_5_0_0_0 1032 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] 1140 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1 1256 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[19] 1395 97
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_323 1116 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST4/U0 1396 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[11] 1314 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[27] 1240 85
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST1/U0 1058 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[6] 1170 16
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_consecutive_0_sqmuxa_0_a3_0_a2 1382 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1987_i 1289 108
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_par_calc.tx_parity_5 1470 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIP77H1[6] 1275 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1_2_0 1130 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[0] 1042 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_221 1459 87
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIA8R28[0] 1197 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST1/U0 1057 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][13] 1230 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1_1[5] 1437 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_ns[4] 1382 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[3] 1142 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[3] 1216 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error_1_0 1189 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[26] 1120 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_5 1272 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_21[0] 1228 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[4] 1217 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_3[0] 1217 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627[37] 1197 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_18_5_0_0_0 1021 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_4_sqmuxa_i 1063 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[17] 1504 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[8] 1344 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[13] 1141 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[91] 1587 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[52] 1571 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[10] 1340 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[6] 1045 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_356 1066 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[7] 1281 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[2] 1271 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[27] 1140 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[3] 1295 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[20] 1180 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[0] 1328 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[0] 1216 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[7] 1072 61
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIIMCM 1165 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[6] 1053 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNIRC4UA 1082 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[30] 1251 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2_1_sqmuxa_0 1371 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[24] 1384 85
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[7] 1383 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[18] 1340 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_3 1189 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[17] 1293 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[25] 1136 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2054[2] 1213 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIUEQH[23] 1275 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_xcpt_if_u 1441 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[4] 1063 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_1[5] 1322 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_bits_size[2] 1216 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[8] 1148 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[16] 1228 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/d_first_1 1254 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[7] 1118 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1405 1341 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[4] 1561 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[15] 1078 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[31] 1130 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNINQA41[31] 1287 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_param[0][1] 1274 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[4] 1057 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[23] 1179 21
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[4] 1364 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[25] 1180 72
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT_1 577 5
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[25] 1332 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[30] 1106 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_2 1275 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[4] 1388 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21e_RNO_0 1203 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[9] 1342 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_0[1] 1359 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_GEN_21 1247 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[20] 1354 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[22] 1162 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_122_3[4] 1200 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[117] 1591 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_11[0] 1220 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[27] 1258 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2e_RNO 1011 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[1] 1163 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_out_0_d_ready_0_RNO 1204 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[12] 1337 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_0_d_bits_size[0] 1227 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_2/reg_0/q 1002 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[3] 1393 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_5 1331 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[8] 1122 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[14] 1386 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST2/U0 1163 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_205 1524 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[12] 1420 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel[0] 1425 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[1] 1202 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[1] 1270 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14e_RNO_0 1175 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[26] 1071 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_1_3 1206 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[1] 1206 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[12] 1094 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[39] 1225 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[12] 1329 133
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw_27[3] 1411 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_10_RNO_0 1204 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_201 1533 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[19] 1265 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.awe1 1220 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[6] 1176 84
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/pauselow_RNO 463 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[13] 1278 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_0_RNO 1349 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[12] 1424 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/full 1253 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[34] 1254 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_davailable 1389 7
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJTAG_0 504 2
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[21] 1566 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[5] 1063 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[37] 1559 109
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[2] 1380 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_first 1383 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[8] 1328 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2 1184 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI0HQH[24] 1292 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] 1311 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[7] 1069 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[23] 1178 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[28] 1413 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[2] 1516 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/INVBLKX1[0] 1141 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[3] 1248 43
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2] 1426 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[42] 1552 84
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[6] 1415 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[8] 1126 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_valid 1242 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[14] 1085 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/qe_N_3L3 1029 30
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_wmux_0_RNIPVHM[6] 1398 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[17] 1490 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[47] 1567 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[8] 1436 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_param[0][0] 1162 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3_RNIIVRL1[0] 1071 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO 1576 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2_0[26] 1167 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST1/U0 1273 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[8] 1379 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[2] 1337 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[7] 1203 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[25] 1341 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7[2] 1185 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[24] 1440 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[6] 1098 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[6] 1128 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[15] 1473 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[10] 1512 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[4] 1116 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_1[0] 1221 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[19] 1502 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[25] 1370 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/un1_value_1_2 1232 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST3/U0 1333 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[30] 1474 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_div 1347 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] 1315 76
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_datadelay[5] 1400 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_20e_1 1183 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_parity_err_0_sqmuxa_2 1439 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_6 1540 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[14] 1420 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[1] 1202 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[11] 1449 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[0] 1137 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[23] 1418 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8] 1293 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[2] 1353 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[3] 1263 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[14] 1229 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[0] 1389 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_2_sqmuxa 1221 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m20 1235 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_valid_0 1307 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[4] 1075 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[1] 1108 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_4_5_0_18_a2 974 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[20] 1508 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3359_RNILHAH1 1286 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] 1147 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[3] 1339 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_114_1_i_a4[0] 1256 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[10] 1153 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[23] 1419 138
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_317 1104 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[20] 1358 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[43] 1243 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_19 1309 117
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[0] 1400 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2176_NE 1359 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI5QUT[12] 1225 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_11 1546 114
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[7] 1399 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_4_RNO 1528 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIG6PU1[22] 1263 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[21] 1458 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[20] 1504 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[7] 1082 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[5] 1300 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2142_RNIQCLH[3] 1151 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3[28] 1118 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[1] 1153 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[12] 1120 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_19 1021 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[24] 1360 130
set_location IO_0/UART_0/UART_0/uUART/rx_state_ns_0_a2[0] 1452 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[29] 1526 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_210 1553 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[25] 1566 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[19] 1154 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[0] 1401 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_42_2 1335 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[3] 1404 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[13] 1072 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_a2_0_RNIH2M9D 1187 60
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_state[2] 1467 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[11] 1166 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[1] 1049 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[57] 1366 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[8] 1163 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[3] 1084 58
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_sm.rx_state19_NE_i 1417 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_2_i_0_o2[213] 1139 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_163 1213 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[41] 1619 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[5] 1367 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[10] 1345 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_xcpt_st_u 1461 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[8] 1347 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[3] 1358 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_8 1346 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1[2] 1397 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_0 1341 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[4] 1099 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3297 1353 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[4] 1314 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_m2[13] 1141 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1383.ALTB[0] 1178 60
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST2/U0 1067 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[30] 1475 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_116 1310 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7] 1230 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_109_3 1130 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[9] 1075 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[10] 1320 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_77 1311 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_139 1044 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNILFM45[24] 1238 129
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST2/U0 1133 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_171_i_m2_RNI3Q3U1 1276 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_75 1536 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[1] 1128 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[27] 1259 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[17] 1378 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] 1319 76
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_s2_0_a2 1451 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HREADY_M_pre27 1347 33
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count[3] 1192 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_4_RNO 1027 39
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIEJDM 1147 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_228 1309 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[3] 1134 19
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[12] 1143 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_size[0][0] 1187 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[9] 1265 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1449_am[0] 1194 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_mtx_bitsel_1_sqmuxa_i_i_a2 1370 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[0] 1217 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[19] 1484 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_27 1269 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIJ17H1[4] 1252 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_30 1557 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[21] 1152 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_44 1311 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[11] 1360 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m7 1308 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[29] 1384 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_iv 1371 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_2_RNO 1385 123
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_33 1058 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST3/U0 1060 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[17] 1246 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[4] 1059 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_ns[3] 1265 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2108 1227 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[7] 1126 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_101 1324 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[7] 1062 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[16] 1356 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1255 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_tag[3] 1334 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[41] 1213 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[2] 1207 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3013_data_1_sqmuxa 1423 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNID39V[9] 1212 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_7[6] 1084 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[17] 1310 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[61] 1581 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[4] 1239 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[18] 1171 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_32 1065 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[2] 1162 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_sink_ram_sink_ram1_[0] 1301 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[25] 1443 135
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_RNO[4] 441 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[4] 1101 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_4_RNI6KQOA 1136 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[28] 1510 109
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_354 1310 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[3] 1152 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_2[3] 1375 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_25 1204 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][2] 1167 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_86 1541 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr[18] 1508 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI703U[31] 1231 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1_io_in_0_c_bits_address_1_1 1225 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[22] 1164 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[21] 1600 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_st_array_i_a6_2[5] 1325 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[25] 1407 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[30] 1573 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_3_RNIRLD81[0] 1069 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_43868_0_a2_0_a2 1134 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[20] 1475 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[53] 1561 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471[3] 1218 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_813 1245 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_106 1544 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1147 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[20] 1392 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[42] 1616 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[3] 1213 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_17_am 1257 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[31] 1120 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_12_RNO 1266 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1230 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_full_RNO 1218 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/un1_SDATASELInt_4 1186 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[2] 1529 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[2] 1086 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_10 1440 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_10 1347 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[3] 1489 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_171_i_m2 1282 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_15 1313 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[22] 1415 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_259 1190 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_release_data_valid_RNIEQTE2 1277 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7[1] 1363 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[29] 1419 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[4] 1223 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[2] 1085 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[18] 1300 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[17] 1169 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_3378_i 1263 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[11] 1305 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[28] 1254 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_30 1191 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2e_RNO_0 998 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[19] 1295 52
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_datahold[0] 1392 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[30] 1556 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[89] 1588 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_209 1145 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[118] 1586 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNI0CBB6 1249 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[16] 1377 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[0] 1117 34
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[11] 1289 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST4/U0 1390 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_RNO[7] 1167 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71_RNI29CD1[5] 1155 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102547_0_a2 1062 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[9] 1379 148
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/PREGATEDHADDR[28] 1190 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[13] 1369 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[18] 1179 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[31] 1462 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[3] 1156 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[16] 1301 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_70 1600 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[26] 1518 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[78] 1601 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][21] 1310 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_a_ready_bm 1214 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[22] 1249 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[0] 1098 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[11] 1174 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[4] 1193 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[41] 1619 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[6] 1270 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1605_0_o2[1] 1010 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[1] 1151 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_dataerr 1415 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[19] 1343 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[1] 1370 150
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_299 1028 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_156lto9_i_a2_3_0_0 1392 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[4] 1102 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_33 1328 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[3] 1140 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI0NKJ[28] 1240 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_3_tz 1366 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[31] 1087 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[65] 1573 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_21[1] 1182 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[9] 1245 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[27] 1520 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[4] 1242 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[19] 1284 51
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[6] 1181 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[4] 1196 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[16] 1274 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[0] 1382 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[2] 1129 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[14] 1088 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[30] 1445 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[6] 1272 55
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv_RNO[3] 444 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_0_1_sqmuxa_3 986 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[8] 1416 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIRKLI8 1158 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[0] 1493 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_prv_0_sqmuxa 1431 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0] 1302 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[4] 1058 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[2] 1095 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[98] 1577 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0_0[3] 1295 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[22] 1215 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[22] 1603 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_a2_6[31] 1476 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[1] 1204 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/blockUncachedGrant 1306 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[13] 1068 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[3] 1226 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[2] 1096 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2 1046 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_opcode[0][2] 1186 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_RNO[1] 1149 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7_i_m2_i_m3[4] 1101 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_RNO 1025 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[2] 1108 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[6] 1094 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[4] 1390 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_15_RNO 1175 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[18] 1293 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[11] 1501 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[7] 1405 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0_RNIFKQL7[29] 1081 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_171_i_m2_RNI71FH1 1280 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[22] 1199 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[22] 1211 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_676_6[3] 1224 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIU5U6[5] 1297 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[10] 1143 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2_0[5] 1282 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_19 1363 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[29] 1112 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[7] 1095 33
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[15] 1148 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[40] 1559 84
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_RNI5FL51[1] 1190 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[30] 1179 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[23] 1177 21
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1_RNO 1355 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_bm[6] 1264 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[23] 1297 49
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_122 1083 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_131_1_SUM[3] 1367 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[0] 1057 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_379 1399 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[4] 1513 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[15] 1251 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[10] 1156 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[1] 1357 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/DEFSLAVEDATASEL_2 1165 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[19] 1398 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102532 1066 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[15] 1359 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI28RM[21] 1358 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[9] 1226 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_2_5_0_43_a2 972 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_10[12] 1125 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIG2826[27] 1271 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_58_3 1347 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[16] 1176 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[1] 1240 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_13[5] 1127 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[2] 1203 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2016 1393 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[14] 1280 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[4] 1181 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[7] 1409 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[24] 1449 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[3] 1064 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[9] 1268 49
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_141 1057 99
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_19 1310 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_550_2_3 1191 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[3] 1357 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[20] 1516 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_31 1192 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[11] 1414 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[56] 1314 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[0] 1127 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][11] 1216 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q_RNIEV5N 1009 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[17] 1433 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[13] 1226 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7_i_m2_i_m3[4] 1086 45
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8] 1425 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[74] 1298 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIR28L2[30] 1286 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7] 1278 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_2/reg_0/q 1049 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0__RNI5D2D[2] 1243 87
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/ahbToApbSMState[1] 1357 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[5] 1289 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_address[5] 1219 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[4] 1169 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[0] 1136 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[0] 1187 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[93] 1584 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[27] 1485 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[1] 1088 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_23_rep1 1209 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[6] 1282 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[30] 1543 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIB19V[8] 1219 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][4] 1201 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[30] 1500 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_28e_RNO 1171 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[20] 1172 42
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0_DELAY 7 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_86 1599 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[1] 1329 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[18] 1491 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[19] 1271 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_9[6] 1495 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_65 1577 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[31] 1109 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_34_5_0_0 1017 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[4] 1249 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[17] 1274 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[31] 1546 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[0] 1389 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[15] 1394 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1328 1340 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[19] 1510 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[30] 1298 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_flush_valid 1250 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_93_0 1264 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_22 1600 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_7 1252 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[15] 1437 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_rxfifo_RNIF4MF 1366 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[10] 1524 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_59 1321 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_wfi_RNO_0 1398 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[25] 1310 54
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST3/U0 1393 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[10] 1156 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[3] 1515 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIMM7K[4] 1151 78
set_location IO_0/UART_0/UART_0/iPRDATA_Z[0] 1448 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_63 1587 93
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d5 1199 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[3] 1133 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2448 1441 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[16] 1509 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[4] 1075 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[0] 1576 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_12[3] 1488 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[0] 1173 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIGMRM[28] 1315 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[2] 1491 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[54] 1536 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[5] 1280 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg5_3 1406 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[20] 1226 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0[1] 1374 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2_RNI2ARC2 1295 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m20_0 1264 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv_0[1] 1406 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[20] 1432 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[19] 1196 30
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[7] 1161 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[5] 1238 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[1] 1249 43
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/PSEL_RNO 1364 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_2_d_ready 1257 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_source_Z[0] 1255 52
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_155 1310 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[29] 1278 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[27] 1356 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[21] 1468 126
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_301 1209 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[4] 1419 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[3] 1154 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_1650_4 1278 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_RNI4GRK7 1107 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[12] 1353 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_32 1396 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2092_0 1320 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[13] 1063 19
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWRITE 1378 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[21] 1333 129
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_124 1297 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[10] 1344 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[8] 1302 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[20] 1171 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_RNIPC8J1[7] 1202 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[12] 1279 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_97_RNI3V98 1112 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[5] 1458 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[0] 1170 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[5] 1367 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_GEN_17 1028 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST4/U0 1057 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_csr[0] 1469 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][31] 1190 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNIK6UQ 985 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_4[9] 1297 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[16] 1227 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[26] 1253 108
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0[5] 1446 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_sresetn_9 1369 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_43 1572 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[25] 1611 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI605G5[15] 1265 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_8_RNO[4] 1081 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_63_RNI0G93 1145 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[2] 1458 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[6] 1189 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[33] 1135 99
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterAddrClockEnable_i_1 1197 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[23] 1473 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[18] 1164 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_333 1093 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[21] 1359 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[28] 1377 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/rx_cmdsize_4_RNO_0 1393 9
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.edge_pos[0] 1424 19
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg_63_ns[2] 1416 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_44 1433 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_Z[0] 1059 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_189 1391 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIEPI63_0[30] 1237 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/replay_wb_common 1320 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un2__T_2895 1240 75
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_191 1336 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_16 987 25
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_213 1178 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[20] 1459 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6[18] 1134 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[0] 1312 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[34] 1149 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[24] 1415 96
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[0] 1346 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[9] 1214 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[86] 1606 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_m1_e_0_0 985 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNI0MDH[17] 1379 102
set_location IO_0/UART_0/UART_0/uUART/fifo_write_tx 1413 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[110] 1582 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[24] 1212 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1455.ALTB[0] 1178 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_25 1176 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[93] 1584 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_am[1] 1217 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[10] 1426 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[29] 1377 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[28] 1290 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[15] 1303 49
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[0] 1351 25
set_location IO_0/UART_0/UART_0/uUART/make_TX/fifo_read_en0_1_i_a3 1471 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5] 1250 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[0] 1124 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_Z[0] 1068 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[5] 1139 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[2] 1106 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] 1256 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_RNO[65] 1443 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[1] 1139 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_1_SUM[3] 1215 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[29] 1451 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[5] 1134 79
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_137 1495 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[9] 1392 103
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/rd_pointer_q[1] 1403 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[1] 1076 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_4[27] 1119 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/io_deq_bits_opcode[0] 1236 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[67] 1583 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[2] 1202 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[7] 1054 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[4] 1387 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[2] 983 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig_0_sqmuxa_1_0 1370 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[7] 1135 25
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_78 1058 90
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[11] 1358 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[51] 1450 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0_2[31] 1515 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[24] 1508 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_4[9] 1060 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[6] 1201 114
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_int_i_o2_0 1194 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_34 1250 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[27] 1075 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[26] 1058 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[57] 1308 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/q 1024 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[6] 1362 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[1] 1130 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/_T_27_0_RNIBVMJ 1206 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[6] 1413 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[22] 1372 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][2] 1232 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[14] 1056 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[22] 1489 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[24] 1460 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1292lto1 1153 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_6 1276 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNIG7H61 1162 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[4] 1201 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[18] 1270 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[6] 1046 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[36] 1245 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[18] 1233 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[36] 1569 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNIQAQH[21] 1311 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[3] 1051 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[6] 1301 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[27] 1286 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] 1296 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[22] 1165 12
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[45] 1560 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_357 1136 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig12 1369 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[2] 1070 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_563 1062 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[8] 1276 42
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/endofshift_2 464 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_2 1558 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[26] 1147 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1953_1_RNID8F4 1207 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[4] 1344 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_40 1407 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[26] 1404 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0_data_arrays_0_0_0_0_RNO 1264 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[17] 1511 112
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg[2] 1387 16
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[2] 1367 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[5] 1116 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[5] 1299 135
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_65 1334 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1_0[7] 1478 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[4] 1282 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_csr[2] 1347 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_RNO[0] 1094 36
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[4] 1369 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[31] 1143 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1_5 1138 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[0] 1340 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[66] 1249 57
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.INTR_reg_37_ns_1_1[0] 1406 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_236 1334 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[7] 1392 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1292 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[30] 1479 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[26] 1345 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] 1285 64
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6_0 1188 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[0] 1521 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_11 1068 69
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[1] 1376 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[10] 1400 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[6] 1147 79
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[1] 1444 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[17] 1030 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[14] 1485 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_28e 1168 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[19] 1201 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIASO21[16] 1259 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[25] 1147 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[67] 1346 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[9] 1416 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_37 1309 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_9 1356 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[5] 1233 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[1] 1520 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[5] 1133 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/exception_RNI56LC1 1439 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[19] 1509 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2289_3_RNICC9F 1348 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[31] 1446 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_address_RNI2UCC[4] 1234 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[9] 1400 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4_RNO_0[18] 1192 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[7] 1105 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIO3EL6 1262 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[28] 1247 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_160 1333 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[20] 1487 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_source[0] 1220 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[125] 1606 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[10] 1272 97
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[4] 1186 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][13] 1273 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_163 1310 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[122] 1603 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[29] 1389 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[11] 1471 87
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO 1389 3
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_RGB1 576 12
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST4/U0 1295 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[1] 1097 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[7] 1120 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST4/U0 1394 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa_2 1312 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_uncached_pending 1302 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[2] 1070 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7[4] 1128 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_815 1334 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_m5_i_a4_0 1288 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_RNO[0] 1274 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[24] 1382 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][0] 1238 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[7] 1180 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[3] 1158 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027c 1348 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[16] 1254 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][0] 1218 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[21] 1506 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[70] 1605 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[8] 1281 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[5] 1151 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246[0] 1523 106
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12] 1429 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[25] 1164 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[11] 1218 33
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1458 21
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[7] 1403 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[13] 1274 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[7] 1400 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_8[1] 1164 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[2] 1077 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_28 1026 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[23] 1308 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[13] 1544 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][2] 1244 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[5] 1276 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23 1256 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[28] 1377 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[20] 1310 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_0_0_RNI7NRD1 1370 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[2] 1260 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1320_ns[0] 1141 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST4/U0 1308 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedReqs_0_typ[2] 1328 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_8_RNO[6] 1120 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[20] 1310 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[26] 1256 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_RNO[30] 1135 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_47 1174 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[43] 1557 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[16] 1348 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/accruedRefillError 1397 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[26] 1345 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[18] 1315 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[120] 1596 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI48PM[13] 1350 78
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0 1166 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_251 1387 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[15] 1523 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_0_sqmuxa 1365 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_1_data_arrays_0_1_0_0_RNO 1260 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[24] 1281 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[17] 1406 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[21] 1160 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[1] 1053 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[13] 1436 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[15] 1239 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[3] 1166 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[5] 1210 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[23] 1381 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_4_RNO 999 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[29] 1245 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[17] 1493 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[31] 1268 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[3] 1438 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[24] 1272 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[27] 1488 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[8] 1212 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1354.ALTB[0] 1172 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_25 986 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[3] 1245 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[4] 1208 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_cry_RNI23VC[5] 1524 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] 1254 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_0 1278 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][24] 1318 55
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10] 1427 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_singleStepped_2 1399 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1275 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[4] 1032 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_cmd_2[0] 1337 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mie 1452 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[21] 1213 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[1] 1359 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[18] 1479 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_58 1586 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_error_0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] 1286 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_18 1369 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_2 1358 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[28] 1143 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[7] 1065 60
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[7] 1399 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[9] 1435 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_replay 1372 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[3] 1282 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[4] 1487 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[23] 1297 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[3] 1418 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[5] 1044 45
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg[5] 1450 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[2] 1072 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_15328_0_RNIAQ482 1201 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[0] 1306 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST3/U0 1353 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[24] 1346 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_525_1.CO0 1181 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[2] 1270 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[29] 1250 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[1] 1084 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[24] 1186 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0[2] 1285 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_10[0] 1481 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[31] 1187 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[3] 1230 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_3 1594 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1333 1357 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_0[6] 1078 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI0IO21[11] 1266 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_size[0][2] 1182 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1168 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[0] 1326 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2181_0 1396 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_4 1250 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25274_1_RNIM2071 1201 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_13_sqmuxa_i_i_a2 1139 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[6] 1236 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST2/U0 1400 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[93] 1586 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_0[18] 1295 117
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST3/U0 1399 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[43] 1557 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_1_0[10] 1292 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_15[5] 1143 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[5] 1437 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_233_RNIJSJH 1405 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_8 1373 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_201 1482 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2_1[6] 1164 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[35] 1190 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[2] 1208 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[5] 1346 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[17] 1513 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][15] 1144 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_3_d_ready_0_3_1 1273 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[24] 1257 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[0] 1476 88
set_location IO_0/PF_SPI_0 506 2
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[3] 1102 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2106_0 1311 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[5] 1077 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[21] 1142 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[5] 1214 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[30] 1318 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[10] 1330 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[23] 1260 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[30] 1383 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1862_1_0[11] 1396 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[0] 1476 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_97_0[0] 1070 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[5] 1130 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_7 1194 73
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_8.m5_1_2 1428 21
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_2[1] 446 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNICISK1[14] 1345 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[108] 1549 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[1] 1103 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[3] 1402 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[16] 1352 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[17] 1345 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[10] 1186 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[3] 1109 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[6] 1200 31
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_22 1092 135
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][2] 1435 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[21] 1370 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI1M4L[18] 1196 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_22 996 22
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_8 1320 69
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_16 1069 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_ctrl_csr[1] 1464 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[14] 1250 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[9] 1219 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[3] 1395 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[19] 1197 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_3[7] 1401 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_0[26] 1185 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[23] 1146 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[22] 1334 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[17] 1274 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[8] 1104 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_11_RNO 1039 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_347 1200 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[31] 1273 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[28] 1152 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[9] 1443 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[21] 1273 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[1] 1102 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_18_sqmuxa_0_a3_0_a2_0_RNIQ9BAS2 1130 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[16] 1432 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2092 1274 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_994 1354 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[12] 1496 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897[0] 1237 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_size[0] 1221 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_1_iv_0_1[3] 972 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[37] 1360 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[24] 1180 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[19] 1232 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[30] 1129 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[14] 1129 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[15] 1276 126
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req 1352 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0_RNIMC7D9 1085 24
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[15] 1202 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_37 1550 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[21] 1202 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_8 1225 129
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG2_6 1124 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_4[12] 1305 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_axb_15 1249 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_ns_1[0] 1416 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[24] 1065 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[14] 1082 30
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0_a2[5] 1368 9
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[16] 1379 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[21] 1369 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[8] 1306 127
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_2 1405 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[25] 1362 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[14] 1536 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[14] 1079 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[4] 1336 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[6] 1096 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_10 1202 73
set_location IO_0/UART_0/UART_0/uUART/make_RX/make_parity_err.parity_err5 1417 27
set_location IO_0/UART_0/UART_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2 1454 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1062_2 1479 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[28] 1215 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[0] 1086 39
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m16_1 1442 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[2] 1392 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_3[6] 1062 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_io_in_0_a_bits_address_1 1014 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[24] 1386 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[18] 1262 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_250_1 1151 81
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[13] 1310 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[12] 1127 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[28] 1377 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_512 1325 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[27] 1118 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[17] 1404 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] 1151 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1024_0 1478 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1664 1349 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[31] 1259 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[30] 1070 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2174_3 1354 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[23] 1379 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_132 1192 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_1[1] 1129 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2_0[25] 1142 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHTRANS 1356 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1806_2 1397 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_shiftreg_5_192_i_m3 1389 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[37] 1532 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[1] 1214 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[28] 1240 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[7] 1229 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size[0][1] 1259 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[7] 1165 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[2] 1383 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat 1298 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_0[15] 1175 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/q 975 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_size[0] 1225 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[7] 1157 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n2 1414 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0[5] 1295 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[26] 1448 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_1_1[10] 1464 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[104] 1567 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[7] 1056 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_27 1033 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[5] 1195 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[0] 1446 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[13] 1268 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_62588_0_a2_RNI8ON92 1106 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_1[0] 1402 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[10] 1554 84
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][0] 1430 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1464_RNIOIU11 1394 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_lsb_1_6_am[0] 1346 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIOCIJ[15] 1254 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_4 1197 55
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[7] 1393 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[8] 1358 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[3] 1090 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_29 1352 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[17] 1412 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[31] 1267 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST4/U0 1332 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[57] 1610 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[30] 1238 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_163_RNIE8UK 1152 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_648[5] 1227 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[2] 1290 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_size[0] 1210 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[26] 1368 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[21] 1272 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_627_0[43] 1189 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_220 1494 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[23] 1145 102
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIFKDM 1183 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[4] 1069 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[25] 1317 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[84] 1608 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[14] 1095 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_107 1322 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_RNO 1032 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[17] 1271 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[15] 1424 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[5] 1412 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_8[29] 1095 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNO[7] 1094 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[67] 1578 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[6] 1203 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[3] 1212 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[5] 1303 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[17] 1245 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1313 1057 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNIC5E42[0] 1071 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[4] 1179 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_33[1] 1308 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[24] 1141 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[1] 975 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_30_RNO 1160 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[23] 1272 63
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_RNO[3] 450 3
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_253 1093 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[12] 1359 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[30] 1125 15
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/empty 1474 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[7] 1614 97
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_162 1034 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[31] 1556 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[28] 1237 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[11] 1403 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_ssel_pos_RNO 1388 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3028[5] 1260 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_1 1574 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[3] 1127 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_last_7 1222 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ma_st_array_i_o6[5] 1321 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/_T_567_0_a2_1_1 1422 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[24] 1226 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_1_0 1058 18
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[0] 1162 97
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST3/U0 1072 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[14] 1541 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[25] 1404 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_xcpt_ae_inst_4 1393 99
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_174 1166 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[2] 1223 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNI1O6L[27] 1176 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIQJFO1[10] 1273 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[23] 1482 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[22] 1408 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[2] 1354 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][30] 1215 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2880[0] 1238 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[3] 1106 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[24] 1237 126
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[11] 1187 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[29] 1448 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[6] 1230 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_25 1183 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf_4[10] 1048 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_10 1440 108
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/nextHaddrReg[4] 1377 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[1] 1151 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a6_3_2 1404 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[20] 1289 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_722_0_RNO 1251 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/SUM_0[3] 1225 48
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[16] 1301 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST4/U0 1286 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[25] 1372 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[15] 1070 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[12] 1367 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[25] 1497 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_valid 1248 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1048_1 1475 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[8] 1256 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/cached_grant_wait 1315 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[25] 1220 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[16] 1237 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[30] 1342 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[10] 1180 57
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_206 1375 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_37_5_0_a2_1 1008 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_43 1308 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[30] 1249 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[9] 1144 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[30] 1340 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_size[0][1] 1311 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[20] 1198 30
set_location IO_0/UART_0/UART_0/uUART/reg_write.tx_hold_reg5 1412 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] 1244 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[52] 1319 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2_0_RNIMJAO7 1083 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full 1184 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[0] 1214 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIENTR[12] 1290 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[7] 1096 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_error_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error_ram1_[0] 1294 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[12] 1249 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[14] 1214 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[20] 1224 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_30 1160 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[55] 1524 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_6[2] 1130 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[23] 1211 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_28 988 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[27] 1483 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[17] 1464 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[3] 1402 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3103[45] 1226 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/full_RNIUGVN 1203 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] 1223 37
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[20] 1135 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[72] 1594 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[10] 1165 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_67 1081 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[32] 1578 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIJHKE[29] 1232 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[31] 1534 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3014_param_cnst_i_a2_RNO[1] 1333 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0 1057 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_resetn_tx 1424 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount_lm_0[4] 1343 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1285 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[2] 1317 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_opcode_Z[0] 1264 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][1] 1200 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[19] 1388 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[8] 1383 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[6] 1410 103
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/latchahbcmd3 1196 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551_0[58] 1363 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_27 1306 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1145 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[24] 1482 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/_T_23 1204 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228_RNO[1] 1197 90
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST2/U0 1154 117
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_data_out_u_1_0 1399 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/io_tl_out_0_d_valid_or 1297 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7_i_m2_i_m3[1] 1097 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1188 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_mem_hazard_0 1333 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/io_deq_bits_size[0] 1176 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[2] 1108 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_291 1310 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[24] 1152 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_sn_m5 1166 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_6[25] 1178 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q[3] 1371 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[25] 1374 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_0/reg_0/q 1004 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[20] 1406 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_5 1355 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[25] 1192 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[12] 1329 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_64_3 1357 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full_RNO 1308 69
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[0] 1203 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0[6] 1281 78
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[4] 1153 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[7] 1044 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_95 1100 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[29] 1409 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST2/U0 1393 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_815[1] 1229 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[14] 1249 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_0 1346 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[14] 1080 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[5] 1033 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[55] 1559 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[27] 1236 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[3] 1345 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[24] 1146 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18] 1020 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a2[0] 1276 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[30] 1032 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[27] 1305 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIPMKM[15] 1243 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/SYNC2_msrxp_pktsel 1391 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[31] 1429 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_977_state[0] 1281 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[10] 1309 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] 1239 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST4/U0 1056 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[11] 1429 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[25] 1294 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_554 1219 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[16] 1424 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[7] 1286 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_opcode[0][2] 1166 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_RNO[0] 1405 3
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_59 1400 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[27] 1506 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[18] 1537 109
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2[2] 1366 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[27] 1612 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][8] 1273 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1891_i 1310 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[20] 1418 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[7] 1228 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[23] 1565 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_csr_ren 1353 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[26] 1326 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_ns[1] 1184 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_bits_opcode[2] 1265 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[0] 1074 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause_7[1] 1451 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[28] 1478 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[0] 1429 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[31] 1364 151
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[19] 1272 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[29] 1159 61
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[3] 1375 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] 1231 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stx_async_reset_ok_2_0_a3_0_a2 1416 9
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[2] 1236 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state[2] 1330 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_opcode_Z[0] 1261 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_11_5_0_928_i_m2_i_m3 1002 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[0] 1096 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[30] 1367 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_sn_m3 1392 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[14] 1418 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_size[0][1] 1239 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1038 1499 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/_GEN_21_0_o2 1315 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[6] 1068 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[7] 1351 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIB7IE[16] 1237 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[20] 1504 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[25] 1266 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[61] 1540 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_34[1] 1178 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1306.ALTB[0] 1189 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error 1287 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[24] 1501 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_4e_1 1153 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[3] 1094 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[5] 1380 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[13] 1348 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[0] 1478 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNIOLEN[12] 1327 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_cause[0] 1416 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[17] 1396 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7_i_m2_i_m3[7] 1063 54
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0_RNO[0] 435 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[16] 1186 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[12] 1250 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[3] 1105 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_xcpt_valid 1307 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/q 1040 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[0] 1173 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_typ[1] 1303 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/insn_ret 1467 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[38] 1236 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIG6KJ[20] 1255 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[7] 1136 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[10] 1554 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_size[2] 1225 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[13] 1214 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[6] 1386 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] 1248 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m40_am 1262 48
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_q[5] 1349 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] 1193 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1_0[2] 1458 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[25] 1069 24
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[2] 1451 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[26] 1360 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_0_RNO 1000 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[2] 1381 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[0] 1296 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[24] 1485 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_size.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0__RNO[0] 1202 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNID0REA 1114 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[2] 1437 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_ns[0] 1416 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_3_sqmuxa 1204 63
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHADDR_Z[19] 1368 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[18] 1424 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[19] 1311 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[3] 1498 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[27] 1530 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[28] 1116 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/dcache_blocked 1351 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[25] 1511 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[27] 1357 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[2] 1044 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_RNO[7] 1089 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2178_NE_1 1423 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[9] 1221 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI4OQ21[22] 1271 63
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[0] 1353 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[11] 1399 132
set_location IO_0/UART_0/UART_0/uUART/fifo_write_rx_1_i_0 1459 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[14] 1213 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[1] 1349 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] 1253 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[34] 1511 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m39_4 1268 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[26] 1180 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[6] 1198 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[14] 1461 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[3] 1595 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[13] 1594 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[7] 1114 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_55 1584 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587 1399 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[3] 1287 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO_0[27] 1070 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[22] 1497 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_236 1044 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[3] 1439 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[24] 1439 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[1] 1222 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[26] 1373 88
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_243 1208 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[7] 1227 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_a2[1] 1276 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[6] 1431 81
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[4] 1433 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m0_2_0_2_0 1372 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[8] 1093 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[18] 1229 103
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/tckgo_0_sqmuxa 445 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][26] 1219 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1__RNIFDKE[27] 1236 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[8] 1174 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[17] 1391 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[3] 1204 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[26] 1285 60
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_o2_0[1] 1358 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1559[64] 1345 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2[1] 1245 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_source_Z[0] 1254 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[25] 1273 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3] 1198 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_7[19] 1509 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[9] 1371 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[12] 1248 70
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count7_NE_2 1354 21
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_59 1163 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_522 1336 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/cfg_ssel[1] 1372 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[8] 1322 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[22] 1474 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[3] 1151 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[27] 1459 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[49] 1424 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[5] 1287 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIUJEH[23] 1375 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_328 1321 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[62] 1539 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_61 1585 93
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_n1 1408 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[4] 1361 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[28] 1335 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_14 1174 73
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[21] 1362 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[20] 1313 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[0] 1399 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_4[26] 1380 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_last 1222 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[28] 1252 123
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[11] 1132 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[38] 1572 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[11] 1379 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1363_ns[0] 1179 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_1_0 1044 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[4] 1372 126
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_213 1332 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7[8] 1198 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[21] 1399 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[24] 1381 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[7] 1360 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1218 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[53] 1359 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1616 1361 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q 1046 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1401s2 1442 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[36] 1561 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[112] 1575 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1950_1[8] 1486 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[10] 1475 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[24] 1416 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_2_d_bits_size[1] 1220 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[18] 1167 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[18] 1269 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[7] 1362 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[28] 1547 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_311 1332 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_o2_1_1 1070 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[1] 1396 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[31] 1489 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][4] 1280 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[20] 1142 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIC9JO1[25] 1249 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_19_0[0] 1069 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[19] 1507 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIMI3T_0[16] 1262 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_addr[12] 1283 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[26] 1485 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_d[30] 1141 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1960_1[11] 1522 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[11] 1241 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[5] 1272 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1_1[1] 1495 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[26] 1094 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[108] 1559 112
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE 1357 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[33] 1285 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_41 1560 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[14] 1168 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_322 1299 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_266 1077 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[3] 1075 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[6] 1076 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[17] 1288 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[5] 1195 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[20] 1133 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[25] 1361 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un3__T_4656 1206 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[10] 1403 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[1] 1217 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[58] 1617 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIE0P21[18] 1271 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu2[0] 1334 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 1009 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[13] 1344 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_11[22] 1201 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[120] 1596 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[4] 1460 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI2PKJ[29] 1257 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_259 1416 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][15] 1294 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_22_5_0_0_0 1034 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[30] 1106 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_50 1604 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[19] 1181 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1[30] 1131 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_610[2] 1221 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_21e 1211 72
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/regHWRITE 1378 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_296 1308 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[11] 1238 85
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[2] 1538 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[12] 1405 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[2] 1153 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_am[8] 1307 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNID2VT[16] 1220 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[29] 1286 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[73] 1202 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[1] 1168 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[16] 1439 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_0_a4_0_0[5] 1313 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[14] 1106 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[21] 1371 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST4/U0 1065 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIMI3T_0[12] 1272 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0[0] 1048 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause_3_sqmuxa_i 1465 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[44] 1344 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[22] 1261 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[13] 1161 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_3_0 1388 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[31] 1304 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNID440A[22] 1261 129
set_location IO_0/UART_0/UART_0/controlReg2[3] 1435 28
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_42 1309 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[110] 1557 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[27] 1387 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_14 1038 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[5] 1423 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_10 1117 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[19] 1503 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[5] 1234 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] 1214 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1430_bm[0] 1179 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[2] 1377 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_532_1.CO1 1219 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][17] 1302 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[1] 1095 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_10 992 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[11] 1302 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_RNI4JV91[6] 1301 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[3] 1315 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_RNIKQBC1[0] 1058 33
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST4/U0 1129 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[7] 1132 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[51] 1374 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7[17] 1167 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[14] 1395 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI5R8V[5] 1224 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 1020 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[17] 1337 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1246 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[2] 1069 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/empty_out_RNO 1351 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[16] 1338 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[23] 1610 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_reg_cause_4_cZ[1] 1402 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[27] 1442 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_30_RNO 1040 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2027 1309 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134[4] 1336 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[126] 1598 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_size[0][2] 1318 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[11] 1274 43
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST1/U0 1392 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[12] 1396 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[5] 1495 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[15] 1243 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_156 1375 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2124 1358 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[23] 1445 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[8] 1556 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[0] 1486 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[8] 1170 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_bm[3] 1425 78
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint_CLK_GATING_AND2 456 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[53] 1558 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_11_RNO 1251 126
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[0] 1465 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI8HAV_0[14] 1261 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_12 1431 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[7] 1083 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[30] 1250 117
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2 1409 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3304_RNITB1A 1288 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[9] 1449 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_18_sqmuxa_0_a3_0_a2_0_RNIACRUN 1177 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0_i_m2[14] 1428 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[0] 1104 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[0] 1330 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2157 1313 102
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[1] 1350 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[7] 1370 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[4] 1178 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/io_out_1_d_ready_a0 1200 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823_ns[3] 1250 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[0] 1333 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/txfifo_dhold_dec_2_0_a3_0_a2 1390 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[14] 1266 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[11] 1381 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[2] 1236 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[26] 1135 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[0] 1387 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][7] 1259 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[23] 1320 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_ctrl_div 1353 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678_RNO[1] 1222 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248[6] 1150 82
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIQTQE 1169 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[4] 1381 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[2] 1055 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_last_7_1_1 1216 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_132_0_sqmuxa 1529 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[24] 1386 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[40] 1537 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_1_5_0_835_i_i_a3 996 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] 1258 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136[7] 1148 79
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[11] 1185 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[26] 1447 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/id_reg_fence_1 1335 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[23] 1358 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[8] 1276 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_6[16] 1194 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNISAOH[13] 1273 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[46] 1544 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[2] 1321 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[2] 1125 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[12] 1071 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[10] 1400 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[1] 1230 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_GEN_136 1278 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1311.ALTB[0] 1140 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[53] 1319 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[17] 1395 79
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[2] 1401 19
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_90 1333 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[25] 1348 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_12 985 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[31] 1337 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[15] 1295 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[23] 1260 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[4] 1075 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1478_i[0] 1312 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/io_resp_cacheable_0_0 1408 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1257 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[1] 1224 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIVDV58[10] 1132 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[10] 1399 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNISER82[3] 1069 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_Z[1] 1084 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[24] 1310 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[23] 1376 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIEICM 1151 102
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clk_div_val_reg[6] 1364 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[17] 1226 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mstatus_mpie_15_iv_i 1455 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[2] 1238 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[21] 1349 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_2[0] 1322 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[25] 1505 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1453 1252 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_21_5_0_0 1022 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/da_last 1154 78
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer[3] 1539 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11_RNO[15] 1123 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/valid_1_0 1377 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_3/reg_0/q 998 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[14] 1555 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[17] 1477 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[29] 1371 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[6] 1155 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize_6[1] 1357 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dscratch[16] 1546 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO_16 1351 135
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[12] 1377 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[23] 1481 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[31] 1417 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[11] 1144 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[22] 1169 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_0[24] 1309 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[22] 1407 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[8] 1116 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[29] 1488 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0_1[2] 1290 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[11] 1347 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[7] 1107 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[11] 1289 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[4] 1099 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[13] 1293 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[21] 1145 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[19] 1387 91
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[10] 1191 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[17] 1389 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[12] 1415 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[5] 1290 90
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[6] 1380 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[5] 1152 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[2] 1129 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[15] 1212 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[11] 1152 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[14] 1427 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][12] 1313 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/_T_21 1160 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[30] 1146 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[26] 1433 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1406_am[0] 1183 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[5] 1205 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_16 1316 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[28] 1129 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/_m1_e_0 984 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_214 1552 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_0[23] 1191 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_am[11] 1474 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[19] 1327 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[13] 1153 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1268 1291 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[14] 1438 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[27] 1334 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1789_0 1261 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[17] 1411 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[26] 1387 139
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[7] 1347 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_0_0 1285 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_1_5_0_35_a2 973 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[25] 1186 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[30] 1255 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[17] 1148 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[3] 1109 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[28] 1217 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/maybe_full 1183 97
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[1] 434 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_3 1337 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_22 1188 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[7] 1297 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_a2_3[31] 1291 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_244 1320 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_GEN_23_0_sqmuxa_0_RNI2BQK3 1224 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[6] 1234 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[6] 1122 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[3] 1284 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[10] 1265 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[9] 1271 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_76388_0_a3_RNI5U562 1080 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[31] 1290 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_0 1274 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][31] 1267 37
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[10] 1180 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_ns[3] 1204 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_108_0_state_9_iv[1] 1236 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[0] 1098 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[9] 1247 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[4] 1127 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_RNILTF02[11] 1227 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[6] 1400 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[18] 1168 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[31] 1117 15
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/latchAddr_i_o2 1364 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[29] 1451 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[13] 1376 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_0_sqmuxa_0 1387 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[28] 1081 15
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/d_masterRegAddrSel 1358 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[17] 1251 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3013_source_11_sqmuxa 1311 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_276_0_sqmuxa 1201 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_104 1028 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[29] 1370 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[30] 1263 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2034 1404 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[2] 1066 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[31] 1164 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1428[1] 1310 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[22] 1261 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[51] 1588 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3016_1 1253 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_106 1341 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[14] 1261 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_error[0] 1184 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[21] 1457 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIC65S[8] 1267 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[25] 1287 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1523_0 1322 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[9] 1557 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[27] 1487 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/_T_25 1304 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_228 1211 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_RNO[3] 1137 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[18] 1514 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI8NQG1[11] 1274 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551_0[60] 1336 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNIRF4L[15] 1160 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_write_0_0_0 1339 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_253 1469 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[28] 1331 129
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[12] 1155 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[6] 1054 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_139 1463 87
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[0] 1369 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[20] 1285 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[8] 1226 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[22] 1411 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5] 1282 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1242 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[40] 1272 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data_4[25] 1384 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[8] 1250 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[17] 1546 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_cause[0] 1400 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_RNI2MHN[8] 1364 54
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_194 1116 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[5] 1529 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[5] 1458 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu1[0] 1355 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[24] 1370 144
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/count_c2 1195 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[5] 1507 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready 1044 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[7] 1138 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[17] 1502 112
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[3] 1370 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_bm[1] 1331 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[28] 1181 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[0] 1110 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[17] 1144 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[20] 1427 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268[1] 1235 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/clr_txfifo_3_sqmuxa_1 1369 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[3] 1436 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[17] 1411 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[13] 1466 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0_1[4] 1288 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[8] 1401 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[5] 1044 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[121] 1592 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[7] 1196 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_274 1321 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa 1310 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[1] 1159 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[0] 1235 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_12 1317 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[0] 1200 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_26 1027 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[5] 1079 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[2] 1149 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[9] 1289 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[51] 1560 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[0] 1400 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_RNO[9] 1175 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[1] 1160 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[2] 1082 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][11] 1348 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[24] 1153 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_4_sqmuxa 1203 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_6 1169 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[0] 1072 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[4] 1325 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[18] 1320 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/maybe_full 1156 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[31] 1073 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[64] 1436 138
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/wr_pointer_q_RNO[3] 1371 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_size[0][0] 1221 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0]_Z[1] 1280 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[3] 1062 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[19] 1431 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_615_i 1049 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[2] 1158 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[16] 1376 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI63JO1[23] 1300 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_15_RNO 1260 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[5] 1370 87
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_245 1371 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[11] 1360 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[13] 1350 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[12] 1236 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[4] 1098 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[44] 1547 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[6] 1246 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/stickyBusyReg_0_sqmuxa 996 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[58] 1434 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7082_0_a2_1_a2_0_RNIVCRRC 1083 27
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/un1_PADDR 1368 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_i_0_0_o2[3] 1381 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[21] 1255 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[31] 1553 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_250[0] 1201 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_5_RNO[27] 1137 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[18] 1306 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1257 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[5] 1369 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_RNIOCHPK 1130 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[11] 1447 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2089 1262 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[22] 1095 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_21_1 1287 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] 1212 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[0] 1056 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI1N8V[3] 1279 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[9] 1237 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[22] 1164 12
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[26] 1394 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[13] 1409 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[18] 1346 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2654_i 1159 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[52] 1554 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3[5] 1535 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_RNO[3] 1189 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/inFlight 1210 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[4] 1153 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[43] 1611 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[14] 1296 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[4] 1125 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8_RNO[9] 1141 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[4] 1153 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5[14] 1104 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[18] 1191 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[12] 1301 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[0] 1155 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[20] 1219 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[9] 1128 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/busyReg_2e 1005 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[1] 1191 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0[5] 1294 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushing_RNO 1258 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_bm[4] 1267 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[0] 1101 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[9] 1404 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[5] 1130 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames_4[0] 1402 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[29] 1440 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/rf_waddr_1[1] 1310 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7[4] 1129 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[49] 1545 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8e_RNO_0 1171 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[9] 1431 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3076 1285 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444[2] 1185 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[1] 1384 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1970_a0_0[3] 1190 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[1] 1172 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[26] 1555 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[3] 1416 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[14] 1336 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[0] 1157 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[31] 1404 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16_am_RNO 1275 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_sn_m4 1367 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source[0][1] 1298 70
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_275 1321 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[11] 1464 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_28_RNO 1026 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST1/U0 1399 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[15] 1248 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[1] 1058 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_185 1308 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_23 1213 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[8] 1074 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[25] 1306 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[35] 1288 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[31] 1413 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIOK0M[6] 1256 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_880_0_o2 1314 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[45] 1550 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[18] 1478 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[12] 1256 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7[1] 1137 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[18] 1288 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[8] 1214 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q 1027 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_pc_valid_0 1344 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/full_RNO 1251 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[7] 1093 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[10] 1140 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_38 1323 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[3] 1131 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][8] 1261 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_89 1598 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[3] 1442 87
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[1] 1466 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[11] 1367 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[15] 1074 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[36] 1188 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82[1] 1139 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_RNO[0] 1177 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[34] 1576 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[6] 1137 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[19] 1268 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3304 1275 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[14] 1259 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[5] 1513 82
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_0_sqmuxa_1 433 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[25] 1370 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_1_d_ready 1248 75
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]_RNIC2FV[0] 1435 15
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_326 1067 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[37] 1240 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0[2] 1184 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0_RNI2N9A22 1129 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[39] 1413 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[9] 1494 108
set_location IO_0/UART_0/UART_0/uUART/make_RX/make_parity_err.parity_err15 1416 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[12] 1551 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_10[1] 1177 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[20] 1151 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_1[7] 1378 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[24] 1261 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[0] 1086 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[23] 1610 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1252 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_8 988 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[56] 1547 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNI85IR2[31] 1244 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_2[9] 1521 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_54 1322 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[57] 1614 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1175 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[2] 1364 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3564_0_sqmuxa_0_a2 1093 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[28] 1294 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[29] 1449 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[16] 1285 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[14] 1345 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[23] 1205 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[21] 1399 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_addr[8] 1256 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[31] 1341 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_68 1297 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_Z[0] 1070 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1376_i_a3_2_0 1202 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI7U0U[22] 1220 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[30] 1252 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[23] 1140 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[0] 1323 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[20] 1560 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[10] 1320 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_126 1582 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_RNID9JJ9 1080 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[26] 1555 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[10] 1041 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.awe0 1266 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[11] 1312 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[26] 1449 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_3_d_ready_0_3 1272 75
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/un1_masterAddrInProg_6_0 1209 111
set_location IO_0/UART_0/UART_0/uUART/rx_byte_in_1[0] 1457 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_0_m2[18] 1225 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[28] 1513 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_1_0_a2 1480 78
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0_o2_0[1] 1375 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[9] 1280 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/ram_param[0][0] 1213 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[25] 1460 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[3] 1275 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[4] 1387 114
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[1] 1453 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[75] 1591 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[8] 1297 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_50908_0_o2_i_a2_0 1183 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[8] 1300 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[20] 1416 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_12_RNO_0 1263 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[11] 1271 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel[7] 1044 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_16 1158 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[23] 1418 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_87 1597 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_160_RNILN3P3[1] 1311 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag[2] 1337 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[6] 1166 28
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[4] 1360 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[18] 1189 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[10] 1406 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[3] 1242 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1297lto4_RNIMK911 1332 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[29] 1356 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/un2__T_526 1234 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[19] 1177 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[23] 1148 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q 1035 31
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_19 1280 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2206_NE 1322 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[5] 1165 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1_s2_uncached_1_i_a2_RNI6VIM 1332 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[2] 1403 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[12] 1369 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1967_RNIA4PE1[0] 1189 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[21] 1389 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_527[1] 1232 45
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[9] 1204 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1398[0] 1321 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 1016 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[23] 1225 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[5] 1513 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_3_RNO_2 1284 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIDR6H1[2] 1277 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[1] 1299 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[9] 1399 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_a3_2 1405 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[18] 1341 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_7 1190 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][15] 1282 64
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_13 1366 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[113] 1593 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[5] 1206 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_1[4] 1106 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1322_2 1354 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_22e_RNO_0 1157 72
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[3] 1117 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[22] 1290 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_81886_216_0_a3_0_o2_0_RNIRQ3A8 1099 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0_1[1] 1287 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026_2 1474 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[12] 1036 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_6_RNO_0 1248 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c_last 1107 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/saved_address[8] 1257 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_param[1] 1234 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[6] 1204 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_3 1346 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[19] 1335 144
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[7] 1398 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[23] 1327 91
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state_5 444 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[11] 1311 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266[1] 1234 64
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_93 1071 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[26] 1292 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state_0_0[1] 1273 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[23] 1329 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_131_m[0] 1229 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_26[0] 1267 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_3_RNO 1250 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[6] 1122 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1] 1195 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_3_sqmuxa_0_a3_0_a2_0 1129 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[15] 1299 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[17] 1190 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_443[3] 1214 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_valid 1527 108
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_121 1036 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/less_u 1249 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNI6HCV[22] 1252 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[7] 1105 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_14 995 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNO[5] 1069 42
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1] 1418 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[15] 1419 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_107_1 1275 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m91 1260 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/N_1975_i 1286 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_RNO[5] 1092 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[2] 1113 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_tselect_134_0 1516 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_388 1225 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[2] 1261 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_address[8] 1367 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[7] 1295 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[8] 1225 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0_RNO[21] 1143 24
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST1/U0 1128 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1149 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[14] 1213 21
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_pos_RNO_0[2] 1415 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[9] 1417 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_req_ready_3 1302 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_496_i 1048 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[4] 1118 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[11] 1113 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_16[0] 1228 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1388_0_sqmuxa 1205 48
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1 1191 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_cfi_taken_1 1428 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_mask[0] 1045 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_18_2_a2_0_a2 1068 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[5] 1265 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_RNO[4] 1081 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[5] 1059 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI7SUT[13] 1212 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[28] 1511 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_RNO[0] 1117 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[5] 1308 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[3] 1280 103
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un3_endofshift 457 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][18] 1344 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[6] 1094 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/un1_value_1_2 1309 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0]_Z[0] 1243 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7[0] 1072 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[10] 1089 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/m40_bm 1267 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/io_deq_valid_RNI62S41 1188 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[16] 1272 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_25_0_a2_1_a2_RNIE1REA 1162 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_a0_1[2] 1058 36
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_37 1046 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_hsize[0] 1364 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_5 1548 84
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[7] 1129 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNI8QO21[15] 1256 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] 1155 91
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[2] 1373 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1040_RNIKD7P 1511 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[9] 1393 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_31 1004 28
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter[4] 1469 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_m3[10] 1157 42
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST3/U0 1395 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_294_1_0_a2_0_RNIH2M9D_0 1169 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_32_ns_1 1274 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[3] 1348 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[119] 1590 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[3] 1104 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[7] 1073 55
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_bm[5] 1391 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[9] 1571 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3] 1284 58
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState 1178 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_size[2] 1309 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102529_tz_0 1056 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[26] 1490 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[38] 1578 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_5_RNO[11] 1156 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3515_ae_ld 1330 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1293 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_o2_RNIVGS9B[26] 1124 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[15] 1457 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[11] 1269 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[16] 1415 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[15] 1373 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_1[22] 1359 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[31] 1146 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_Z[0] 1078 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[7] 1259 73
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_180 1089 69
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_80 1322 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[17] 1194 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[9] 1410 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[9] 1424 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[21] 1231 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel_10_0_0[2] 1373 3
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[16] 1377 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_45 1352 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_121 1309 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_350 1346 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_218 1539 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[11] 1219 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[1] 1361 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0] 1242 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode_ram0_[0] 1196 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_alu2[1] 1342 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1631_3_sqmuxa_2 1201 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/wb_valid_0 1389 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_hazard 1326 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[39] 1575 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[22] 1414 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNIRGEH[20] 1402 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[116] 1588 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1293 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_4[14] 1110 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[71] 1260 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[3] 1160 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[6] 1402 6
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_0_sqmuxa_0_a2_0_a2 1350 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3581 1393 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[9] 1283 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102529 1067 21
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state_ns_0_0_0[5] 1382 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[7] 1411 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[26] 1252 58
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[3] 1341 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[27] 1299 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_cpu_s2_nack_a3 1322 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[3] 1398 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_1[1] 1152 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address[1] 1281 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[24] 1236 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIHJ1N[10] 1268 54
set_location IO_0/UART_0/UART_0/p_CtrlReg1Seq.controlReg14_0 1444 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[26] 1567 93
set_location IO_0/UART_0/UART_0/uUART/DATA_OUT[5] 1450 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[29] 1261 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[6] 1203 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_7[14] 1118 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[5] 1210 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[7] 1081 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[4] 1200 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_15 1367 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[3] 1243 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_flush_pipe 1345 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[9] 1278 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_size[0][1] 1159 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache 1362 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[11] 1186 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/tlb_io_resp_cacheable_i_i_a2_0 1308 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[7] 1223 117
set_location IO_0/UART_0/UART_0/NxtPrdata_1[0] 1442 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_531_1_v[23] 1261 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[25] 1271 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][26] 1257 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1044 1481 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[2] 1069 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[22] 1390 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1811_2 1423 78
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[3] 1333 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2[14] 1438 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4 1262 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[13] 1393 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_lut[3] 1278 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_mem_busy_2 1326 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[33] 1580 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[40] 1613 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[9] 1236 46
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/sticky_13_iv_i[1] 1395 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_317 1296 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3013_source_6_sqmuxa_0_a2 1332 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2017 1394 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[27] 1287 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[12] 1497 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_149 1345 36
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt[1] 1408 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7098_0_a2_1_a2_0 1056 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[59] 1367 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[16] 1320 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[14] 1476 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIQNEK3[21] 1280 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[29] 1456 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_217 1532 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[16] 1354 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_RNO[10] 1142 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9] 1285 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[2] 1291 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/ae_ld_array_i_1_RNI95Q11[5] 1286 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_4[7] 1344 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[6] 1246 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNISO0M[8] 1241 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[24] 1383 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[3] 1052 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0_0[5] 1435 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mcause[0] 1461 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKX2[1] 1345 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[18] 1422 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o2_RNIHMD35[5] 1150 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_rs2[15] 1356 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2056[3] 1216 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am_RNIGP2J2[5] 1335 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[8] 1586 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[16] 1249 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[28] 1246 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/un1__GEN_243 1525 90
set_location IO_0/GPIO_0/GPIO_0/edge_pos_2_sqmuxa_i 1439 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_0 1534 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[8] 1249 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_hartsel[1] 1062 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1983 1211 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/maybe_full_RNO 1328 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/value_0_0_a2[5] 1151 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[18] 1494 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_RNI2LR82[5] 1094 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_error_1_1 1293 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[26] 1117 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_51 1319 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1_2_0_3 1402 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_268_2655_0 1211 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[5] 1104 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160_25_rep1 1141 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][23] 1273 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q 1020 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_pc[17] 1413 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNIDV726[26] 1281 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_528[28] 1261 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_238 1079 69
set_location IO_0/UART_0/UART_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 1473 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[7] 1385 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[25] 1158 61
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_153 1321 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1410[1] 1176 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[20] 1316 127
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_pktsel_0_sqmuxa_i_1_o2 1368 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[14] 1222 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[6] 1071 43
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q[0] 1382 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[17] 1417 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[4] 1416 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[11] 1399 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_replay_4 1389 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_ctrl_sel_alu1_5_iv_i[0] 1355 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[10] 1324 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[2] 1224 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_RNI3A8B2[4] 1535 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[15] 1104 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[0] 1284 100
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_strobetx_5_iv 1407 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_tag_9[2] 1337 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_address[19] 1287 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_642_1 1264 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[47] 1552 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[6] 1164 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[23] 1261 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNI2UNH[3] 1286 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[3] 1288 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[23] 1501 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_49 1505 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_179 1365 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[6] 1446 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8] 1221 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[27] 1307 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[28] 1406 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_53 1341 138
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0 1446 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_6 1573 102
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[5] 1201 108
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST3/U0 1330 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[24] 1139 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_bm[5] 1418 87
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_300 1103 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[16] 1302 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_13[13] 1164 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[19] 1210 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[28] 1381 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI6LOH[18] 1288 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[17] 1265 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_1[3] 1531 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST3/U0 1392 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[10] 1397 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_ns[6] 1287 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[27] 1387 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[95] 1574 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[5] 1206 30
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_54 1056 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[30] 1452 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[2] 1242 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[2] 1371 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_123_1 1386 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[1] 1402 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_1_0[9] 1366 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[29] 1455 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[1] 1284 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIB4UM8[23] 1163 24
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_69 1344 36
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_12 1308 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_825_i 1032 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[10] 1427 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[15] 1250 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[4] 1102 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[3] 1333 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[48] 1515 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[15] 1164 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_817_1 1237 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_163 1494 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_4 1577 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_2[2] 1334 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[22] 1317 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_sn_m4 1339 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[21] 1390 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[21] 1308 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680 1262 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_736_0 1376 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause_4[31] 1372 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[49] 1538 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2289_3 1331 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_287 1082 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[15] 1358 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][0] 1237 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[46] 1563 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[20] 1334 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[3] 1236 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNII7NN[5] 1282 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[41] 1272 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[14] 1382 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/maybe_full_RNI8C4E_0 1184 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[9] 1484 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[9] 1423 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_o2[29] 1314 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_1 1262 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[87] 1599 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3_0[127] 1579 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_xcpt_ae_inst_4 1379 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[18] 1568 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s0_valid 1419 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_9 1283 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[9] 1073 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[7] 1466 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr_7_31 1373 57
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[26] 1156 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7[3] 1267 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] 1187 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_1_0_1 1356 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[2] 1106 18
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST1/U0 1158 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_mask[3] 1275 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_166 1298 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[43] 1236 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_823_ns[2] 1236 51
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_sn_m3 1376 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[18] 1419 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[23] 1491 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3552_cZ[11] 1481 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_source_4[1] 1202 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2230_1 1306 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][14] 1346 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_RNO[0] 1101 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[6] 1095 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1913_RNIQ1LV 1338 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[20] 1317 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[13] 1392 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_lsb_1[1] 1355 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_RNO[1] 1275 90
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR[31] 1198 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/s1_valid 1419 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[28] 1141 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[25] 1147 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_252 1331 57
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[1] 1390 28
set_location CFG0_GND_INST 1343 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0__T_318_addr_pipe_0[7] 1436 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1502[0] 1339 114
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter[0] 1465 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNILFGO1[19] 1272 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[16] 1167 18
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_parity 1470 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data[3] 1360 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[6] 1198 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1[1] 1093 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[31] 1368 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/completedDevs_9[1] 1200 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[1] 1219 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[31] 1378 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[11] 1475 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[0] 1343 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0_RNO[16] 1166 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[14] 1392 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[4] 1432 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316_7[1] 1266 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_46 1557 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[9] 1110 57
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2 1404 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25_5_0_0_0 1034 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[26] 1477 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/_T_22 1250 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_lm_0[0] 1111 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_71[2] 1152 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[76] 1587 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[8] 1285 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12e 1158 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7[7] 1124 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[111] 1554 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[22] 1350 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[18] 1277 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[24] 1381 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_19e_1 1178 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[26] 1503 82
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[3] 1373 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_RNILI861[11] 1302 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[7] 1193 19
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState 1345 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[48] 1311 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am[19] 1476 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16_ns 1273 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[10] 1451 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[3] 1131 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[14] 1491 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[1] 1225 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[3] 1202 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_170[16] 1297 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[27] 1276 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_RNO 1021 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[27] 1340 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037_7_0[9] 1252 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1430_am[0] 1178 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[17] 1464 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[19] 1172 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[26] 1441 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNICGPM[17] 1351 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[5] 1055 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[15] 1135 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[22] 1395 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/maybe_full_RNIPV6F 1257 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[7] 1120 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15[23] 1177 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[15] 1070 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/_T_114 1294 84
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_336 1218 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[23] 1423 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[18] 1436 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[16] 1394 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_4 1525 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7[0] 1178 90
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/full_out_RNO 1352 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[26] 1356 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_436_i 1045 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST3/U0 1304 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[2] 1218 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[1] 1594 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_am_1[22] 1437 105
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_pktend 1404 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_2/q 976 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_262 1387 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[39] 1273 102
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[14] 1197 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_1[17] 1193 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[31] 1104 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[21] 1221 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[4] 1215 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/refill_addr[12] 1415 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[11] 1405 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1575_1_o3 1412 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[1] 1274 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[4] 1073 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_19_5_0_0_0 1020 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_3 985 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[12] 1252 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_0_RNO 1001 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[15] 1254 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[3] 1210 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_debug_breakpoint 1453 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_387[1] 1228 69
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state[0] 1348 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[4] 1057 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_187 1359 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[6] 1498 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2181_1 1395 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[26] 1278 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[5] 1495 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[3] 1515 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[17] 1329 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_m_i_1_0_a3[18] 1190 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_168_0_sqmuxa_0 1308 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[18] 1287 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_RNO[6] 1117 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_size[1] 1226 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[16] 1303 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7_i_m2[3] 1080 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_327 1130 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_pc[19] 1475 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[0] 1094 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_bitsel[4] 1370 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[1] 1021 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/data_hazard_mem 1321 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_hsize[1] 1183 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[22] 1267 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_a2_0[5] 1176 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_70_i 1283 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[14] 1369 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[30] 1462 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_5[16] 1512 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_2_RNO 1190 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_opcode[0][2] 1202 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[3] 1152 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_962 1272 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_71_4 1358 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[30] 1336 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[28] 1291 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[3] 1286 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q 1024 31
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[2] 1387 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state[6] 1281 79
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/un1_sAddrDec_17 1344 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_25 1041 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] 1220 37
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_1_sqmuxa_1 1410 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO 1261 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIH81U[27] 1224 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[26] 1404 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3323_2_1_3 1271 81
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIV2RE 1166 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_684_1 1233 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNI632UD 1129 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[61] 1347 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[25] 1505 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[20] 1314 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[2] 1232 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_105 1525 93
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST4/U0 1392 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[28] 1558 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[29] 1102 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[1] 1043 34
set_location IO_0/UART_0/UART_0/uUART/next_rx_state4 1456 27
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HADDR[5] 1361 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[35] 1248 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6] 1280 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[3] 1332 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[14] 1397 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1386[1] 1177 60
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_286 1328 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_bm[20] 1224 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7[2] 1128 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[4] 1188 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxp_frames_4[2] 1394 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_source[1] 1297 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[26] 1101 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[0] 1576 85
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[1] 1380 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[4] 1280 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_6_0[6] 1150 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q 981 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_13 997 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIF61U[26] 1237 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_RNI1NDH[18] 1391 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv_0_cZ[1] 1152 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[15] 1285 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[4] 1388 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_8[0] 1258 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][22] 1161 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[8] 1047 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[21] 1196 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_3[25] 1103 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un2__T_1674 1266 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_393_RNI7DPO3 1212 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[4] 1128 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[81] 1617 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_pc[13] 1426 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_cause_4_ns[3] 1427 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_229_0_a2 1422 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[32] 1219 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[20] 1400 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[29] 1409 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[29] 1169 106
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_131 1044 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIPT3N[23] 1296 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_xcpt 1375 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[4] 1194 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[0] 1192 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[27] 1416 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[30] 1190 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[42] 1616 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIOEEH[21] 1251 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/wdata[24] 1497 114
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState 1164 108
set_location IO_0/UART_0/UART_0/uUART/make_RX/framing_error_RNO 1408 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[27] 1349 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[29] 1141 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_in_1_d_bits_size[1] 1230 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2106_0_RNII2CH1 1309 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[28] 1508 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_RNO[0] 1426 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7] 1271 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_1[10] 1069 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1__RNIDG7U[0] 1194 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[11] 1321 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[60] 1577 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_36_1 1350 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_RNO_0[14] 1189 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/io_deq_bits_address[22] 1298 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[5] 1071 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1_1[3] 1490 102
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_Z[3] 1199 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[21] 1358 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[11] 1111 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[30] 1413 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[2] 1441 132
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST3/U0 1297 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[25] 1500 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[17] 1249 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_6[4] 1105 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_14 1322 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_156lto9_i_a2_3_0_1 1394 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_size[2] 1260 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][9] 1268 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1__T_2715 1040 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_iv_15[4] 1104 45
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv[3] 460 6
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count_RNO[1] 1444 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address_0_sqmuxa_1 1440 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[5] 1032 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[14] 1478 114
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST2/U0 1096 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[17] 1268 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2976_RNO[0] 1238 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] 1323 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[21] 1293 123
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_re_q2 1380 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[18] 1440 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_RNO[3] 1327 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[29] 1266 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1_RNO[7] 1239 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[2] 1403 91
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST3/U0 1064 114
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST3/U0 1357 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_609_0_RNIC86SC_0 1128 72
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitsel_6_f0[0] 1425 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[15] 1468 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIUIIJ[18] 1258 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[29] 1527 93
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST4/U0 1149 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[19] 1470 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[13] 1460 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value_1 1253 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_73 1596 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNIJL1N[11] 1237 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[1] 1059 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_233_3_12_RNO 1534 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_req_addr_Z[23] 1299 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/io_deq_bits_size[0] 1225 54
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIBHEM 1140 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.awe0 1245 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_RNO[12] 1139 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/_T_24 1222 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7[4] 1105 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[4] 1092 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_debug_ld_u 1458 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_1[31] 1184 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[17] 1315 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[4] 1305 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[29] 1185 100
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST3/U0 1075 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[29] 1227 97
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write10 1436 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0__T_62_addr_pipe_0[3] 1295 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[16] 1388 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[25] 1109 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2028 1319 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m0_0_03_2_0 1298 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[21] 1495 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_148 1308 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_13_RNO 1237 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNI11NM[28] 1233 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[22] 1287 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[18] 1481 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[79] 1592 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] 1141 85
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNI04RE 1150 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIK9NN[6] 1280 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_0_sqmuxa_1_0_a2_i 1355 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[7] 1180 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[5] 1419 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[5] 1222 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[9] 1132 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[5] 1068 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[28] 1380 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/uncachedInFlight_0_0_sqmuxa_i 1290 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[12] 1333 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[13] 1152 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_3_sqmuxa_0_a3_0_a2 1124 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore2_storegen_mask[1] 1266 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[31] 1153 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[22] 1414 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[7] 1087 64
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_bitcnt_0_sqmuxa 1412 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNI0DQ8Q 1128 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[2] 1347 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm_1_1[15] 1471 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_15 1175 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[31] 1459 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[3] 1271 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3069_1.blockProbeAfterGrantCount_0[2] 1310 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[28] 1330 111
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/CLK_DIV[1] 1371 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data_4[2] 1352 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[5] 1386 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_4[1] 1177 51
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_parity_calc 1443 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_361_1_3 1212 84
set_location IO_0/UART_0/UART_0/uUART/rx_dout_reg_empty_1_sqmuxa_i 1463 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscAddr[11] 1304 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_10_1_0[0] 1047 54
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer[5] 1506 16
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[15] 1336 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[0] 1137 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[9] 1155 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[5] 1346 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[28] 1246 81
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_27 1049 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[20] 1315 129
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_4_ns[3] 1397 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_grow_param_1_0_.m5 1338 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[3] 1201 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[8] 1273 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[9] 1297 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[5] 1152 27
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[3] 1187 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_0 1355 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[4] 1389 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0] 1240 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v[22] 1260 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250[16] 1583 97
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_filtered_i_o2 1440 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/CO2 1311 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[10] 1397 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_1[3] 1260 111
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[1] 1290 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_am_1_RNO[3] 1263 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_source[0][1] 1301 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[1] 1282 118
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_178 1410 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[31] 1248 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[35] 1455 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4] 1259 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_1_2 1205 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[5] 1386 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] 1140 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[7] 1190 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[25] 1434 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_5[29] 1140 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/_GEN_15_1_2_iv_0[1] 980 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[28] 1404 138
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2[0] 1417 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1042_2_0_a2 1488 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[3] 1490 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[28] 1128 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[11] 1266 63
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_221 1483 72
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[3] 1346 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/msrxs_datain[1] 1385 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNI3JEK[3] 1242 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[25] 1479 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[15] 1590 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[22] 1423 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_52 1429 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] 1249 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[41] 1608 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/s2_valid_uncached_pending_1_0 1343 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158[9] 1117 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_stxs_strobetx14 1407 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[24] 1298 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO[27] 1260 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control_RNO[15] 1088 42
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg_50_ns_1[1] 1419 18
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_53 1370 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[23] 1388 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[7] 1231 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0[11] 1275 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNICKI92[21] 1250 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_259 1290 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[30] 1248 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_1_RNO_0 1254 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[21] 1248 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_3 996 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[24] 1414 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_RNO[0] 1079 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[76] 1593 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[0] 1196 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIGK4I2[7] 1260 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[2] 1075 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[23] 1262 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control1[6] 1397 19
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/HRDATA[5] 1394 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_162[13] 1229 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_737_1.CO2 1225 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[13] 1212 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address[0][13] 1282 55
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state[0] 1450 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[10] 1401 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_112_RNI3RP82 1333 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[7] 1059 43
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_count[0] 1443 19
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.edge_neg[1] 1421 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_address[4] 1492 100
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg_50_ns_1_1[1] 1420 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/rd_pointer_q_3[2] 1365 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_151[11] 1313 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/io_out_2_a_valid 1314 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[28] 1395 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[14] 1410 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][1] 1206 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/io_m7_0 1209 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[28] 1402 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_addr[2] 1279 106
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[30] 1299 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[1] 1083 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_7[0] 1222 117
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SADDRSEL[2] 1344 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST4/U0 1333 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNI0TIO1[21] 1296 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[45] 1442 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[57] 1451 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1985 1336 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260[18] 1410 87
set_location IO_0/UART_0/UART_0/controlReg1[0] 1444 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_144_1 1140 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_14_RNO 1038 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_pc[11] 1407 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/un1__T_1445.ALTB[0] 1188 51
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_314 1063 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI26161[2] 1286 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc_4[25] 1368 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNITV1N[16] 1297 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_29e 1170 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_w 1459 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_531_1_v[0] 1225 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[71] 1574 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[31] 1227 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2_0[16] 1165 18
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/DEFSLAVEDATASEL 1345 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_256_RNO 1310 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2[9] 1110 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns[9] 1404 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1518_1[2] 1340 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIAUQ21[25] 1262 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_2101 1248 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNI33NM[29] 1227 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_lm_0[4] 1133 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[22] 1479 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7146_0_a2_1_RNI5HD81 1092 24
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/count7_NE_2_RNIPS0O 1346 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1387_am[0] 1187 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1047 1348 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1354 1347 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNIK9B41[0] 1068 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[4] 1472 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_13_RNO_0 1236 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_57 1344 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_replay_4 1368 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec[2] 1456 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_4_RNO_1 1285 132
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_txzeros 1412 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_ns[11] 1212 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[0] 1081 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2[27] 1093 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[20] 1420 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_1[5] 1368 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/maybe_full 1205 79
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_0_sqmuxa 1433 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[3] 1104 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI72BD7[0] 1181 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/ram_opcode[0][0] 1209 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_RNI3IO81[4] 1080 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/neg_out_7_iv 1343 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m0_2_03_1_0 1598 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc[23] 1388 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[9] 1219 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[5] 1108 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[30] 1362 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[63] 1544 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_29 984 28
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST1/U0 1152 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[67] 1583 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[22] 1266 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][3] 1233 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_valid_r 1413 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNI0LIJ[19] 1252 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[3] 1149 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[1] 1363 55
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKY1[0] 1382 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_40 1018 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8 1173 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[85] 1611 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[30] 1553 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[14] 1499 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[19] 1023 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_10[6] 1117 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_17 1350 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[24] 1500 102
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_349 1369 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[18] 1398 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[42] 1540 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[28] 1148 87
set_location IO_0/UART_0/UART_0/iPRDATA_Z[1] 1432 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[12] 1075 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[24] 1375 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_214[17] 1272 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[3] 1119 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[26] 1167 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863[8] 1215 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[6] 1200 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_234 1320 27
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_4 1344 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_i_o3_RNI2D0B8_0[28] 1098 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/value_1 1236 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/_T_1177_0[0] 1209 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data_7_i_0_RNI4CU6[8] 1279 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[27] 1116 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[4] 1088 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[22] 1189 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_223 1068 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[21] 1285 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/a_data_Z[12] 1252 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[0] 1315 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_244_RNO 1304 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640_7_0_ns_1[3] 1263 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIB08I2[3] 1200 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_1_RNI9PSD1 1368 18
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[3] 1360 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[103] 1563 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNIQGKJ[25] 1238 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_address[15] 1269 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7_i_m2_i_m3[7] 1080 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_data[30] 1364 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_o3_0[5] 1274 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[14] 1222 106
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[0] 1398 19
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/int_raw[1] 1399 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[1] 1191 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[14] 1372 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1746 1448 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1[14] 1483 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[11] 1265 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_32_5_0_0 1039 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0__RNIPN901[5] 1278 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[26] 1297 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[52] 1446 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr[12] 1297 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_2[18] 1424 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_5_RNO 1285 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[10] 1309 46
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[15] 1351 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[38] 1518 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[0] 1056 30
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[3] 1430 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[30] 1075 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_srsts_i_a4_0[3] 1324 138
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_midbit 1390 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data[16] 1188 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[4] 1352 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr[15] 1235 82
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST4/U0 1063 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[19] 1284 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_ns_1_1[6] 1457 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2153_RNO 1311 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0[42] 1368 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[12] 1245 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[9] 1278 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_GEN_115_1[7] 1446 90
set_location IO_0/UART_0/UART_0/uUART/tx_hold_reg[3] 1412 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[5] 1018 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[16] 1405 82
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_6 1345 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[21] 1377 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_validc_4 1347 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/bypass_mux_2_4_cZ[20] 1472 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[22] 1376 124
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_0_iv[56] 1445 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_12 1400 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_1_0[0] 1050 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2230_2 1320 102
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6_m1_0_a2 1193 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[0] 1182 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0_1_1[10] 1413 105
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un4_utdo 432 6
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_64 1344 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_1[8] 1500 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] 1222 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[27] 1406 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_18 1026 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_0[6] 1422 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7[0] 1104 18
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[6] 1204 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/io_resp_bits_data[30] 1412 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[22] 1301 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][8] 1223 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_1_sqmuxa_3 456 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[3] 1368 144
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteens2_i_a2 1365 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_q[0] 1356 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[56] 1536 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[13] 1453 84
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_state[2] 1372 10
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count_16_0_iv[3] 433 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[31] 1252 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[0] 1235 127
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2052[0] 1212 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[12] 1028 37
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_235 1359 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_2 1360 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/clock_rx_q3 1382 4
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[97] 1578 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_205 1224 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[8] 1233 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[119] 1594 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s1_pc[6] 1413 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[10] 1266 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_imm[0] 1398 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[0] 1324 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[8] 1366 130
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[57] 1568 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIMI3T[16] 1284 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/maybe_full_fast 1312 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273[9] 1488 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1405_RNI008D1 1308 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_4 1464 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_21_0_a2_RNIFL6EA 1126 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0[4] 1429 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_RNO[6] 1197 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[5] 1158 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[30] 1275 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[23] 1175 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[3] 1112 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[30] 1145 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_145 1579 90
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[0] 1167 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1551[5] 1254 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_mem_cmd[0] 1348 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1408 1349 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[27] 1477 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/CFG3_BLKY2[1] 1119 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[27] 1302 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[1] 1187 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[2] 1352 114
set_location IO_0/UART_0/UART_0/p_CtrlReg2Seq.controlReg24 1440 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_GEN_30_u_0 1314 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[29] 1386 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[16] 1258 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[2] 1113 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[21] 1374 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1624_10 1265 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][10] 1267 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_tag[0] 1279 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v_RNIMI3T[12] 1260 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_210 1152 81
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[27] 1142 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[22] 1266 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_11[1] 1195 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[2] 1156 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][9] 1362 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/_T_27_0 1249 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[0] 1239 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[31] 1465 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][24] 1198 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[109] 1548 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[40] 1542 84
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.INTR_reg_50_ns[1] 1417 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[19] 1200 24
set_location IO_0/UART_0/UART_0/uUART/make_RX/receive_full_indicator.fifo_write_9 1438 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[21] 1417 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_Z[0] 1065 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[17] 1246 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/un1__GEN_188_2_sqmuxa 1273 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[5] 1046 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_10[2] 1500 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0__RNIFCKM[10] 1233 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_RNO[0] 1176 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[3] 1388 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/exception 1417 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNI1MUT[10] 1212 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am_1_1[29] 1498 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_337 1210 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_ns_1[4] 1355 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[31] 1151 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/stickyBusyReg_2 999 34
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_188 1132 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_13 1249 129
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/data_out[7] 1441 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[1] 1375 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic[29] 1254 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[48] 1573 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_a_ready 1243 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[27] 1364 145
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/io_deq_bits_data[26] 1292 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0__RNII8KJ[21] 1256 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279[0] 1211 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_91_RNIFMAV2 1312 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] 1257 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_9[11] 1120 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_618[0] 1214 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3111[25] 1266 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_1406_30_sqmuxa_1_a5 1200 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_26 1548 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_c_valid 1272 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNIRI4D[8] 1237 45
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/un1_msrxp_strobe 1396 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_data_coh_state[1] 1272 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[2] 1057 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[4] 1071 22
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_70 1070 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7[4] 1092 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[10] 1529 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_ex_hazard 1357 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[11] 1379 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_c[28] 1178 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114_0[43] 1224 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_25[25] 1077 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2865_1_7 1222 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1290 1301 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[26] 1249 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] 1265 79
set_location IO_0/UART_0/UART_0/uUART/make_TX/tx_byte[0] 1452 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[11] 1148 42
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_1_ns[6] 1393 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_451_i 1010 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1__RNIF4VT[17] 1227 21
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_52 1350 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/maybe_full_RNO 1253 75
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] 1416 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[61] 1540 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_ns[10] 1387 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_6_sqmuxa_0_a3_0_a2 1116 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][28] 1336 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2138_5_RNO_19 1344 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[4] 1057 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_s1_meta_addr_pipe_0_0_1[6] 1304 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_244_RNO 1220 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_444_7[3] 1184 90
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/INV_0 1460 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1026_1 1494 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[27] 1171 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[4] 1289 73
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/wr_pointer_q_3[3] 1390 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_0_RNI51DC[5] 1229 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[29] 1033 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_30 1030 40
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_10_iv[1] 1404 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_cZ[9] 1351 123
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/CFG2_7 1344 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[4] 1380 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[21] 1338 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_bm[17] 1501 108
set_location IO_0/UART_0/UART_0/uUART/fifo_write_rx_1_RNI0N2N 1458 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_0[9] 1392 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[26] 1314 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1242_1 1470 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value_RNO[0] 1147 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_3[1] 1167 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_7_RNO_0 1248 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_data[11] 1215 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[78] 1603 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109[6] 1122 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[30] 1037 34
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i_RNO_0[2] 453 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mbadaddr_9_0[15] 1471 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_92 1081 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_3[27] 1509 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1050_i 1488 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_12e_RNO 1155 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_713 1228 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_259 1320 33
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST4/U0 1394 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_119_0_bits_address[15] 1312 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[27] 1111 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2167_0[10] 1344 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[6] 1149 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r_RNO[1] 1082 33
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6[3] 1394 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1466_63_m_RNO_7[1] 1176 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[3] 1104 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_734_13 1342 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[0] 1126 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[70] 1605 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_data_4[25] 1385 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3316[3] 1268 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_0_control_tmatch[0] 1474 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[12] 1424 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[43] 1557 108
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[3] 1356 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_bm[22] 1404 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_2_1[27] 1092 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[111] 1554 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[1] 1136 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_279_5_am[1] 1210 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[8] 1403 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/pstore1_cmd[0] 1324 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_270 1179 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/rf_wdata_1_am[26] 1418 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_pc_Z[16] 1387 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNI9PEK[6] 1245 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_2_1 1258 87
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO[1] 1377 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_30[0] 1255 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1_RNISA7H1[7] 1251 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_640[2] 1271 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNI92UM8[23] 1075 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] 1292 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[28] 1308 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_11 986 25
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/HWDATA[15] 1294 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[11] 1441 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_88_1_5 1128 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[10] 1400 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[20] 1248 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_1[14] 1164 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_11[14] 1094 45
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA[0] 1339 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/_T_63_0[0] 1068 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[1] 1244 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[4] 1220 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_248_6_0[9] 1145 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2878[1] 1239 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[1] 1130 25
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_37 1068 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_sn_m1 1296 117
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNICIEM 1165 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[22] 1435 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/d_last_RNIHCJE6 1299 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits 1348 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_810_i 1034 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_853_a0_0[5] 1243 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[7] 1255 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_24 1431 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/N_466_i 1045 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0__RNITK4D[9] 1247 45
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_269 1329 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bypass_mux_1[31] 1329 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951[3] 1219 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[41] 1548 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[30] 1361 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[7] 1101 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mtvec_Z[17] 1501 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2_1[30] 1140 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR2_21 1038 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_1[4] 1419 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr[11] 1307 99
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[5] 1394 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_17 1033 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[9] 1040 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/io_deq_bits_size[1] 1219 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[7] 1092 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[20] 1176 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[2] 1271 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7[3] 1116 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_33 1040 34
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_218 1320 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_branch 1400 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[10] 1401 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[19] 1172 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[14] 1042 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_14[6] 1163 48
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[11] 1206 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/io_tl_in_0_d_bits_data_0_iv[29] 1197 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] 1245 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[59] 1449 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[21] 1170 30
set_location IO_0/UART_0/UART_0/NxtPrdata_5[6] 1447 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_7_1_0[1] 1231 87
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/HRDATA_0[8] 1304 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm[29] 1260 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/saved_source_Z[1] 1252 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[25] 1043 31
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/count[4] 441 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[94] 1604 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/io_in_0_d_bits_data[26] 1237 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_bp_1_address[18] 1489 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1[3] 1092 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[24] 1234 103
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST3/U0 1156 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_i_m2_ns[9] 1425 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] 1063 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2[6] 1292 105
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[16] 1348 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mip_msip 1234 79
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNISVQE 1164 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_2[9] 1075 39
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1 1404 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[5] 1323 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[11] 1551 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m2_a0_3[0] 1057 36
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/HREADY_M_pre113_RNIDIDM 1147 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_4 985 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_1[10] 1130 39
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_2 1388 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_14 1538 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[27] 1025 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3044_1 1249 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_addr_m1_ns[5] 1272 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/io_mem_0_a_valid 1309 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[6] 1045 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/ram_opcode[0][0] 1158 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_am[23] 1263 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc[20] 1401 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][5] 1188 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[23] 1208 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/_T_614_0[29] 1268 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_address[0][10] 1345 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[5] 1085 64
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_shift[4] 1435 31
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/un1_data_out_dx_31_0 1392 21
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HWDATA[1] 1375 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_8e_RNO 1165 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[20] 1176 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[53] 1558 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_0_a5[6] 1274 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[4] 1353 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[4] 1332 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[0] 1313 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[23] 1447 139
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_1951_5_ns[2] 1214 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a3[95] 1585 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/req_tag[1] 1323 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/value[2] 1148 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2232_0 1310 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[5] 1378 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_eccMask_m1_cZ[1] 1261 105
set_location IO_0/UART_0/UART_0/uUART/make_RX/clear_parity_en_1_sqmuxa_i_0 1420 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[6] 1445 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_828_i 1066 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/io_deq_bits_data[21] 1374 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] 1233 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3587_28 1412 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2991_18_i_0_o2_RNINV77C 1164 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[15] 1049 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[22] 1492 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[3] 1362 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_Z[3] 1432 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[7] 1256 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2_0 1110 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/q 1019 31
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_bit_cnt[3] 1426 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[3] 1050 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0[5] 1206 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_354 1125 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_678_2661_0 1200 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_am[14] 1365 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_330_1_3 1161 81
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_1 1358 9
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_byte_Z[6] 1432 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_i_0_a2_0_RNILIAO7 1081 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_12[8] 1116 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_405[0] 1204 70
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/hwdataReg[6] 1359 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_4[7] 1500 87
set_location IO_0/GPIO_0/GPIO_0/PRDATA_o_2_1_1[0] 1416 21
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA_sn_m1 1371 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_0[26] 1291 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data_4[19] 1398 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_260_0[24] 1405 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_3_pc[13] 1392 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2118 1356 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_471_6[2] 1220 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[4] 1122 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_lm_0[2] 1520 105
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_210 1053 144
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/utdo_2 439 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[18] 1264 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[15] 1389 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch[7] 1483 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_0_1_2_bm[4] 1374 108
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[22] 1383 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/_T_417[45] 1224 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_34_0 1332 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[31] 1232 73
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_94_16_bm 1272 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2160[5] 1160 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_cause[3] 1397 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/_T_201 1379 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST2/U0 1149 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_o3_0_0_o2[2] 1176 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_RNI18243[10] 1327 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[14] 1166 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1487[6] 1283 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1268_sx 1335 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][17] 1230 43
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[8] 1184 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin[27] 1296 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_228[0] 1198 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_RNIK98I2[6] 1200 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4[8] 1115 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_230 1539 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_1[30] 1333 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[29] 1164 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3087[5] 1263 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[3] 1290 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/_GEN_21 1157 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_pc_4[6] 1368 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1_6_i_m2[23] 1148 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_16_RNO 987 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[1] 1060 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_6[8] 1465 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[11] 1393 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7_i_m2[4] 1077 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[5] 1385 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0[39] 1551 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_2_1[11] 1140 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0__RNIJJ3K[2] 1158 48
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[2] 1357 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[9] 1395 126
set_location IO_0/UART_0/UART_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_0[3] 1445 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/in1_xor_in2[24] 1238 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_i_m2_cZ[13] 1229 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_0_xcpt_ae_inst_4 1368 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[1] 1155 34
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_14_1_1[5] 1068 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_pc_RNO[28] 1451 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op1_1_0[24] 1323 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0__RNIFVEK[9] 1247 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4[3] 1177 69
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_179 1096 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[126] 1598 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_126_0_data[7] 1259 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/ram_data[0]_Z[18] 1289 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][5] 1342 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0 1089 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/un1_value_1_2 1236 42
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[23] 1150 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushed_RNO 1254 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[2] 1381 136
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/io_dataChainOut_update_0_a2 984 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_4_RNO[19] 1176 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1475[1] 1223 127
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/HWDATA[27] 1169 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_RNO[65] 1577 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_12 1173 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[6] 1204 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array[19] 1614 94
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[23] 1224 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[50] 1519 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2134_0[26] 1357 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[1] 1060 61
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState_RNO_0[1] 1368 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[17] 1191 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[52] 1574 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/doUncachedRespc_1 1307 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1680_4 1256 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_RNO_1[2] 1056 36
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m9_0 1196 111
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[24] 1135 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_3[18] 1188 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_cZ[28] 1406 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[6] 1285 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[7] 1186 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/maxDevs_0_4_am[2] 1180 69
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[3] 1465 16
set_location IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_write 1354 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[1] 1590 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1772 1441 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc[21] 1496 106
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[14] 1201 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_cZ[22] 1303 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_0_a2_0[9] 1158 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_addr_Z[30] 1179 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[24] 1155 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_2_data[0] 1378 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_0[15] 1087 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un2__T_2106 1308 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/saved_size[2] 1225 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNICOSB1[0] 1188 81
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST2/U0 1399 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[14] 1308 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_0_0_a2_1_0_o2_RNIC5UM8[23] 1104 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_reg_rs_msb_0_6_1_1[14] 1406 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_0[7] 1107 51
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_first_RNO 1383 9
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/N_2653_i 1140 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_84 1584 93
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/maybe_full_RNO 1251 81
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/utdo 439 10
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1464 1400 114
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_udrupd 433 3
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_139 1338 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[6] 1363 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[29] 1451 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3037[1] 1268 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[17] 1598 99
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/HADDR[17] 1365 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/enables_0_3 1199 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[4] 1292 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_2127[21] 1349 148
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_2_RNO[6] 1133 45
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/data_out[4] 1464 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[51] 1566 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[4] 1122 34
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/PREGATEDHADDR[28] 1352 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv_1[2] 1368 141
set_location IO_0/UART_0/UART_0/uUART/make_RX/un1_samples7_1_0 1422 30
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_4 1368 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ctrl_stalld_8_RNO_12 1371 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/ram_param[0][1] 1154 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[3] 1125 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dcsr_cause_7_RNO[0] 1449 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2_2[17] 1164 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/_T_105_a1 1008 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_971[8] 1288 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5[5] 1222 72
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_84 1202 96
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt_RNO[7] 1187 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_12_sqmuxa_0_a3_0_a2_0_RNIAUOJ7 1080 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_179[31] 1448 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/un1__T_1641_4 1241 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[8] 1356 147
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_825[2] 1241 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/io_out_bits_addr_2_RNIAPV91[9] 1306 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data_7_0_0[30] 1211 102
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_233 1069 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[5] 1079 36
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/masterAddrClockEnable_i_1_RNI345H7 1193 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_mask[0][0] 1294 70
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1[12] 1092 39
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[24] 1241 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_dpc_9[7] 1443 90
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST4/U0 1289 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_1631 1348 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7_i_m2_i_m3[6] 1073 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150_0[24] 1188 42
set_location MEMORY_0/Memory_app_0/COREAHBLSRAM_PF_0/U_Memory_app_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[0] 1190 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_8[23] 1176 27
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_201 1210 96
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/control2[5] 1369 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_data[1] 1361 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[6] 1037 28
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_first_RNO_0 1222 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder_12_iv[8] 1401 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[20] 1305 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/_T_3076_RNI4G0R 1275 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[7] 1180 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/state_RNINT141[5] 1321 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/io_out_0_haddr_i_m2_0[17] 1345 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[22] 1267 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_1[4] 1058 61
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[10] 1200 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shift_logic_1[6] 1267 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/io_out[29] 1278 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_source[0][0] 1182 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_240_RNO_71 1596 96
set_location IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/SDATASELInt[6] 1353 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_15_10[29] 1140 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][11] 1215 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_v_0[2] 1224 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[0] 1133 16
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[24] 1108 55
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_3_v[4] 1464 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[59] 1309 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[0] 1542 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_v[28] 1320 111
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/INVBLKX0[0] 1339 42
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/PRDATA[2] 1387 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2158_10[1] 1116 48
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[21] 1124 96
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_291 1129 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5985_29_0_a2_RNIPKKHC 1067 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6] 1239 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/release_state_ns_i_o3[3] 1279 78
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_114 1332 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor_6[24] 1440 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[19] 1343 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[7] 1274 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2] 1189 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1428[0] 1308 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3502_14_sqmuxa_0_a3_0_a2 1130 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[1] 1205 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/un2__T_13_1 982 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_2273_0[19] 1518 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_1_sqmuxa_i 1474 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data[0]_Z[19] 1267 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0[12] 1074 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1_[13] 1185 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/id_fence_next 1341 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[4] 1201 22
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[5] 1074 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1_ibuf_io_inst_0_bits_inst_bits_36_3 1325 108
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_count[0] 1357 7
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0[27] 1550 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[12] 1390 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0_39 1332 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7_i_m2_i_m3[6] 1075 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/N_87_i 1272 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_speculative 1409 76
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/io_out_bits_wdata_m1_1[4] 1248 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_228[1] 1317 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_413_ns_1[3] 1207 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2168_cZ[7] 1363 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[4] 1072 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][14] 1262 43
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_84_data[20] 1152 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST1/U0 1332 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/io_imem_req_bits_pc_ns[20] 1477 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[10] 1393 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_16_15[27] 1104 27
set_location CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT 1153 162
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_263 1174 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_lm_0_1[10] 1549 84
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237[17] 1543 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram0_[30] 1202 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram1__RNILB6L[21] 1192 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[38] 1260 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/un1_COMMANDRdData_cmdtype_1_sqmuxa_0 1059 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/s2_tlb_resp_ae_inst 1407 76
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_344 1092 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[1] 1336 58
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/un1_state86_2 432 3
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_22[0] 1254 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_lm_0_1[51] 1568 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/io_in_0_d_valid_0_am 1188 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/out_1_am[9] 1215 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1[9] 1344 138
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_266_6[3] 1233 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_RNO[2] 1161 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_10_m3[0] 1064 33
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock5 1462 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[3] 1145 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1491_2[4] 1157 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[0] 1071 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/time_0_3_i_m2[24] 1110 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[3] 1023 40
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/mem_reg_rs2_15_1_0[23] 1345 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[2] 1066 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560[62] 1364 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/shin_RNIDRVQ2[26] 1284 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_inst[28] 1416 115
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1546[5] 1273 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/wb_reg_inst[7] 1303 103
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0[54] 1365 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/mem_reg_pc[12] 1416 124
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/regHADDR_RNI47BQ[30] 1176 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[10] 1153 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2136[15] 1367 150
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_data[19] 1272 46
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_35_5_0_0 1010 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][26] 1286 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1__RNICIRM[26] 1345 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_4_data[27] 1371 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_779_i_a13_7_1 1346 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/tx_fifo_write_sig16 1356 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s2_data[30] 1337 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2897_0[3] 1246 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter[2] 1262 97
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_7_1_1[7] 1090 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_RNO[4] 1079 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/un1_io_lhs_12[0] 1235 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_0[28] 1332 135
set_location IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/iPSELS_0_a2[0] 1370 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117[9] 1387 79
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_op2_1_cZ[6] 1323 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_0[26] 1409 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/_T_2150[35] 1252 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_rs_msb_1[11] 1382 118
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_data.SystemBus_TLBuffer.Queue_3.ram_data_ram1_[5] 1204 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/divisor[8] 1393 133
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/_T_84_addr[3] 1374 58
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778_0[0] 1221 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_RNO 1033 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102424_cnst_i_x2[22] 1188 36
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_2230_0 1350 132
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_1[10] 1122 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mscratch_102_0 1492 111
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/regs_23 987 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_index[0][0] 1223 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[1] 1141 52
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_547_1_bm_RNO_0[8] 1224 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_187 1472 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_valid 1333 100
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiReqReg_data[2] 1047 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_14_13_RNO[2] 1128 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1[18] 1166 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[6] 1254 49
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_a4[6] 1616 96
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR4_294 1308 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_117_RNO[3] 1402 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1560_0_a3_0_0[56] 1303 75
set_location IO_0/UART_0/UART_0/uUART/make_RX/rx_state_ns_1_0_.m8 1448 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/probe_bits_address[11] 1284 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2_RNIU5RC2 1291 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_1691_0 1359 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_RNO 1026 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_reg_inst[7] 1402 106
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_data.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[3] 1232 37
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/un1_value_4 1253 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_data_1_1[9] 1161 90
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_3_data_arrays_0_3_0_0_RNO 1269 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[12] 1312 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ex_ctrl_sel_imm[1] 1402 109
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/elts_1_pc_4[9] 1408 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/value_2 1208 91
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc[6] 1446 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_RNO[7] 1100 51
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[4] 1188 19
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_155[8] 1299 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/io_deq_bits_data[12] 1273 63
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/OR4_185 1128 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/ex_rs_1_1_2_am[2] 1347 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/io_deq_bits_address_i_m2[21] 1309 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_0_i_0_a3 1080 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/ram_param[0][1] 1163 88
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/vb_array_3_i_o3[95] 1584 102
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_2[12] 1092 45
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_GEN_175_cZ[27] 1364 129
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_18e 1207 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[7] 1360 76
set_location IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/haddrReg_5[0] 1374 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[1] 1139 25
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_source.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5] 1198 85
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_hart_in_0_d_bits_data_0_iv_6[26] 1112 21
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_17e_1 1162 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_778[70] 1239 57
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/_T_479_1 1216 48
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/ram_address.awe1 1283 75
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/_T_5581_1 1057 21
set_location IO_0/GPIO_0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.edge_pos_RNO[0] 1424 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/timecmp_0_0[14] 1094 64
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/reg_mepc_8[28] 1510 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_3_1[16] 1190 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/_T_214[29] 1175 106
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/OR2_21 1320 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/logic$[10] 1232 126
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/remainder[47] 1456 142
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_data[31] 1064 31
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/pending_7e_1 1191 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/ram_data[0][24] 1300 61
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_3114[15] 1267 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_557 1237 60
set_location MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/SDATASELInt[12] 1184 112
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/s1_req_cmd[2] 1326 82
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_2[10] 1152 30
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_T_1429[1] 1176 51
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 1416 68
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/RAM_R0C0 1488 14
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 1092 149
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 1236 122
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 1236 95
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 1164 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 1452 95
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 948 122
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 1344 68
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 1128 122
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 1524 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 1272 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 1380 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 1236 68
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_2_data_arrays_0_2_0_0 1308 149
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0 1380 32
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 1308 14
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 1380 14
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 1344 14
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_1/RAM64x12_PHYS_0 1380 113
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 1416 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 1272 14
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 1380 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/WideMult_0_0/MACC_PHYS_INST 1380 131
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 1200 14
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0 1272 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 1308 68
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 1020 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 1380 95
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_0/RAM64x12_PHYS_0 1368 113
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 1020 122
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 1128 149
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 1200 122
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 1092 68
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 984 122
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_3_data_arrays_0_3_0_0 1272 122
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_1_data_arrays_0_1_0_0 1272 149
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_3 1452 122
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_2/RAM64x12_PHYS_0 1368 140
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 1308 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 1200 41
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 984 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 1236 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 1164 41
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 1452 41
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0_data_arrays_0_0_0_0 1308 122
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 1092 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 1452 68
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/RAM_R0C0 1524 14
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_1 1416 122
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_2/RAM64x12_PHYS_0 1416 113
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 1092 122
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 1056 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 1488 68
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 1164 122
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 1056 122
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_2 1380 122
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 1452 14
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_0 1344 122
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 1200 68
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_1/RAM64x12_PHYS_0 1404 113
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 1344 41
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0 1392 5
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 1164 68
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 1020 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 1344 95
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 1056 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 1308 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 1488 41
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 948 95
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 1200 149
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_0/RAM64x12_PHYS_0 1392 113
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 1128 95
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 1236 149
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 1056 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 1416 14
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 1128 68
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 1236 14
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 1164 149
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 1272 41
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 984 95
set_location IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 1488 95
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 1200 95
set_location MEMORY_0/Memory_app_0/PF_TPSRAM_AHB_AXI_0/Memory_app_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 1020 95
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_array_0_0_0 1416 95
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[12] 1077 63
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_s_2072 1536 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[0] 1044 54
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter_cry_cy[0] 1464 27
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[6] 1407 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m88_0_03_ns_1_0_wmux 1581 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2083 1434 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m4_0_0_ns_1_0_wmux 1344 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter_s_2077 1260 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_0_wmux[7] 1401 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[22] 1143 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1 1410 108
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer_cry_cy[0] 1500 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[16] 1191 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount_cry[0] 1332 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0 1440 99
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[0] 1431 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[17] 1170 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[2] 1383 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[6] 1158 63
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[0] 1395 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[11] 1107 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux 1392 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0 1212 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0 1212 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[7] 1071 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_cry[0] 1116 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0 1080 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_119_cry_0 1392 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_1_1_wmux 1197 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[0] 1128 54
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_cry_0_0 1344 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[27] 1149 60
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux 1452 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[21] 1149 54
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[0] 1443 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[6] 1392 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_0 1260 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m56_0_03_ns_1_0_wmux 1608 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[4] 1068 60
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[2] 1428 15
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[7] 1392 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[30] 1104 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_1 1443 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2081 1080 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[5] 1122 54
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[4] 1428 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0 1416 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[2] 1071 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[10] 1080 42
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[1] 1431 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_1 1443 105
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_s_2075 1488 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m24_0_03_ns_1_0_wmux 1608 99
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[5] 1368 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[13] 1167 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1289_0_I_1 1299 90
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1_RNIUEJU1 1416 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0 1440 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2078 1524 99
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m17_0_03_1_0_wmux 1248 135
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_239_0_I_1 1425 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[8] 1113 69
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_2_wmux 1194 54
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_s_2073 1524 15
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[17] 1188 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_433_0_I_1 1290 96
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[23] 1140 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5_0_cry_0 1212 69
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[5] 1410 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_cry[0] 1116 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[19] 1131 69
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter_s_2074 1464 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_1 1467 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[1] 1059 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[18] 1137 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux 1188 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[16] 1131 54
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[3] 1428 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[3] 1113 54
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[4] 1440 24
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIDUII1[0] 1140 78
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_309_cry_0 1128 81
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[29] 1161 63
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[1] 1434 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[31] 1164 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0 1440 96
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[3] 1431 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[28] 1167 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[12] 1077 33
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[10] 1155 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_1_wmux 1191 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[14] 1164 63
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[15] 1134 54
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[7] 1404 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[26] 1161 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_RNIBAKH 1320 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m72_0_03_ns_1_0_wmux 1575 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[9] 1083 42
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[4] 1380 24
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_cry_0_0 1356 18
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3039_cry_0 1248 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_s_2080 1512 105
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m120_0_03_ns_1_0_wmux 1596 108
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[20] 1134 69
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_RNIJF191 1356 6
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[24] 1107 54
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2079 1512 87
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0 1380 144
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0 1392 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[25] 1157 60
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_111_s_1_2084 1140 72
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_1 1445 117
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[8] 1092 42
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count_s_2076 1320 141
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0 1452 123
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0 1236 27
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2082 1288 114
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[9] 1152 63
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB0 1745 148
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB1 587 121
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB10 1745 13
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB2 1745 121
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB3 587 94
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB4 1745 94
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB5 587 67
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB6 1745 67
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB7 587 40
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB8 1745 40
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1_RGB9 587 13
set_location PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_RGB1_RGB0 583 14
set_location CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_GB0 1175 162
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/mtx_spi_data_out_2_u_i_m2_i_m2_2_1_0_wmux_CC_0 1392 8
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/spi_clk_nextd4_NE_RNIJF191_CC_0 1356 8
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[0]_CC_0 1395 20
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[2]_CC_0 1383 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[4]_CC_0 1380 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[5]_CC_0 1368 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[6]_CC_0 1392 20
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/prdata_2_6_2_0_0_wmux[7]_CC_0 1392 26
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/counter_d_cry_0_0_CC_0 1356 20
set_location IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/counter_d_cry_0_0_CC_0 1344 8
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[0]_CC_0 1431 17
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[1]_CC_0 1434 20
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[2]_CC_0 1428 17
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[3]_CC_0 1431 20
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[4]_CC_0 1428 20
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[5]_CC_0 1410 20
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[6]_CC_0 1407 20
set_location IO_0/GPIO_0/GPIO_0/CONFIG_reg_o_2_3_1_0_wmux[7]_CC_0 1404 20
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[0]_CC_0 1443 26
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[1]_CC_0 1431 29
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[3]_CC_0 1428 29
set_location IO_0/UART_0/UART_0/NxtPrdata_5_1_0_wmux[4]_CC_0 1440 26
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/counter_s_2074_CC_0 1464 20
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/rd_pointer_s_2072_CC_0 1536 17
set_location IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/wr_pointer_s_2073_CC_0 1524 17
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/counter_cry_cy[0]_CC_0 1464 29
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/rd_pointer_cry_cy[0]_CC_0 1500 17
set_location IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/wr_pointer_s_2075_CC_0 1488 17
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1_RNIUEJU1_CC_0 1416 26
set_location IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr8_1_RNIUEJU1_CC_1 1428 26
set_location IO_0/UART_0/UART_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux_CC_0 1452 26
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[0]_CC_0 1128 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[10]_CC_0 1155 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[11]_CC_0 1107 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[12]_CC_0 1077 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[13]_CC_0 1167 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[14]_CC_0 1164 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[15]_CC_0 1134 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[16]_CC_0 1131 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[17]_CC_0 1170 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[18]_CC_0 1137 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[19]_CC_0 1131 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[1]_CC_0 1059 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[20]_CC_0 1134 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[21]_CC_0 1149 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[22]_CC_0 1143 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[23]_CC_0 1140 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[24]_CC_0 1107 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[25]_CC_0 1157 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[26]_CC_0 1161 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[27]_CC_0 1149 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[28]_CC_0 1167 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[29]_CC_0 1161 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[2]_CC_0 1071 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[30]_CC_0 1104 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[31]_CC_0 1164 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[3]_CC_0 1113 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[4]_CC_0 1068 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[5]_CC_0 1122 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[6]_CC_0 1158 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[7]_CC_0 1071 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[8]_CC_0 1113 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/io_in_0_d_bits_data_3_1_0_wmux[9]_CC_0 1152 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_0 1080 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_1 1092 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_2 1104 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_3 1116 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_4 1128 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/un1__T_82_cry_0_CC_5 1140 65
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2081_CC_0 1080 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2081_CC_1 1092 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2081_CC_2 1104 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2081_CC_3 1116 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2081_CC_4 1128 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/_T_71_s_1_2081_CC_5 1140 62
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[10]_CC_0 1080 44
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[12]_CC_0 1077 35
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[8]_CC_0 1092 44
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_22_1_1_wmux[9]_CC_0 1083 44
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[0]_CC_0 1044 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[16]_CC_0 1191 26
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/io_dmi_in_0_d_bits_data_28_1_0_wmux[17]_CC_0 1188 26
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_109_cry[0]_CC_0 1116 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_136_RNIDUII1[0]_CC_0 1140 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_309_cry_0_CC_0 1128 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/_T_82_cry[0]_CC_0 1116 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_CC_0 1236 29
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_CC_1 1248 29
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/_T_532_cry_0_0_CC_2 1260 29
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_1_wmux_CC_0 1191 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_22_1_2_wmux_CC_0 1194 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux_CC_0 1188 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/_GEN_69_7_1_1_wmux_CC_0 1197 56
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/_T_2863_5_0_cry_0_CC_0 1212 71
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/m17_0_03_1_0_wmux_CC_0 1248 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2082_CC_0 1288 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2082_CC_1 1296 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2082_CC_2 1308 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/_T_14_s_0_2082_CC_3 1320 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0_CC_0 1440 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0_CC_1 1452 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_104_cry_0_CC_2 1464 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0_CC_0 1440 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0_CC_1 1452 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_159_cry_0_CC_2 1464 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0_CC_0 1440 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0_CC_1 1452 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_225_cry_0_CC_2 1464 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0_CC_0 1452 125
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0_CC_1 1464 125
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/un1__T_38_cry_0_CC_2 1476 125
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_1_CC_0 1443 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_131_0_I_1_CC_1 1452 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_1_CC_0 1445 119
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_186_0_I_1_CC_1 1452 119
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_1_CC_0 1443 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_252_0_I_1_CC_1 1452 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_1_CC_0 1467 119
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/_T_65_0_I_1_CC_1 1476 119
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2078_CC_0 1524 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2078_CC_1 1536 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2078_CC_2 1548 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2078_CC_3 1560 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_237_s_2078_CC_4 1572 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_246_s_2080_CC_0 1512 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2079_CC_0 1512 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2079_CC_1 1524 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2079_CC_2 1536 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2079_CC_3 1548 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/_T_250_s_2079_CC_4 1560 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/count_s_2076_CC_0 1320 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0_CC_0 1380 146
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0_CC_1 1392 146
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_103_0_cry_0_CC_2 1404 146
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_0 1392 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_1 1404 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_2 1416 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_3 1428 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_123_0_cry_0_CC_4 1440 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0_CC_0 1416 146
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0_CC_1 1428 146
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/_T_98_0_cry_0_CC_2 1440 146
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/m4_0_0_ns_1_0_wmux_CC_0 1344 143
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1_CC_0 1410 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1_CC_1 1416 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1863_cry_1_CC_2 1428 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/flushCounter_s_2077_CC_0 1260 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/lrscCount_cry[0]_CC_0 1332 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0_CC_0 1212 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0_CC_1 1224 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_24_cry_0_CC_2 1236 116
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_3576_0_1_0_wmux[7]_CC_0 1401 137
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0_CC_0 1212 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0_CC_1 1224 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/_T_35_cry_0_CC_2 1236 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1289_0_I_1_CC_0 1299 92
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_1289_0_I_1_CC_1 1308 92
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3039_cry_0_CC_0 1248 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_3318_cry_0_CC_0 1260 83
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_433_0_I_1_CC_0 1290 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/_T_433_0_I_1_CC_1 1296 98
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m120_0_03_ns_1_0_wmux_CC_0 1596 110
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m24_0_03_ns_1_0_wmux_CC_0 1608 101
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m56_0_03_ns_1_0_wmux_CC_0 1608 107
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m72_0_03_ns_1_0_wmux_CC_0 1575 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/m88_0_03_ns_1_0_wmux_CC_0 1581 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_119_cry_0_CC_0 1392 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_239_0_I_1_CC_0 1425 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/_T_239_0_I_1_CC_1 1428 89
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2083_CC_0 1434 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2083_CC_1 1440 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/_T_218_1_s_1_2083_CC_2 1452 80
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/_T_1400_1_RNIBAKH_CC_0 1320 74
set_location PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/_T_111_s_1_2084_CC_0 1140 74
