

================================================================
== Vitis HLS Report for 'packed_conv_paper'
================================================================
* Date:           Wed Oct 14 14:38:31 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       original (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.129 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17285|    17285| 0.173 ms | 0.173 ms |  17286|  17286|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2  |    17280|    17280|         1|          1|          1|  17280|    yes   |
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 5 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_read = read i10 @_ssdm_op_Read.ap_auto.i10P, i10 %kernel"   --->   Operation 7 'read' 'kernel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %kernel_read"   --->   Operation 8 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_read = read i10 @_ssdm_op_Read.ap_auto.i10P, i10 %input_r"   --->   Operation 9 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %input_read"   --->   Operation 10 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 11 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 12 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 12 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 13 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 13 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %input_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %input_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %kernel"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %kernel, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %output_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %output_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 21 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i20 %mul_ln1118" [CONV_LAYER/conv.cpp:85]   --->   Operation 22 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.73ns)   --->   "%br_ln85 = br void %_ZN13ap_fixed_baseILi23ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi4ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [CONV_LAYER/conv.cpp:85]   --->   Operation 23 'br' 'br_ln85' <Predicate = true> <Delay = 0.73>

State 5 <SV = 4> <Delay = 1.12>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i15, void, i15 %add_ln85, void %.split8" [CONV_LAYER/conv.cpp:85]   --->   Operation 24 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.91ns)   --->   "%icmp_ln85 = icmp_eq  i15 %indvar_flatten95, i15" [CONV_LAYER/conv.cpp:85]   --->   Operation 26 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln85 = add i15 %indvar_flatten95, i15" [CONV_LAYER/conv.cpp:85]   --->   Operation 27 'add' 'add_ln85' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split8, void %_Z10conv_paperI9ap_ufixedILi10ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S0_ILi20ELi4ELS1_5ELS2_3ELi0EEEvPT_PT0_PT1_.exit" [CONV_LAYER/conv.cpp:85]   --->   Operation 28 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_1_LOOP_4_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_4_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [CONV_LAYER/conv.cpp:98]   --->   Operation 40 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%output_read = read i20 @_ssdm_op_Read.ap_auto.i20P, i20 %output_r"   --->   Operation 41 'read' 'output_read' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %output_read, i2"   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.12ns)   --->   "%add_ln1192 = add i22 %zext_ln85, i22 %shl_ln"   --->   Operation 43 'add' 'add_ln1192' <Predicate = (!icmp_ln85)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i20 @_ssdm_op_PartSelect.i20.i22.i32.i32, i22 %add_ln1192, i32, i32"   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln708 = write void @_ssdm_op_Write.ap_auto.i20P, i20 %output_r, i20 %trunc_ln, i20 %output_read"   --->   Operation 45 'write' 'write_ln708' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi4ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [CONV_LAYER/conv.cpp:120]   --->   Operation 47 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.698ns
The critical path consists of the following:
	wire read on port 'kernel' [11]  (0 ns)
	'mul' operation of DSP[15] ('mul_ln1118') [15]  (0.698 ns)

 <State 2>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[15] ('mul_ln1118') [15]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[15] ('mul_ln1118') [15]  (0.698 ns)

 <State 4>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten95', CONV_LAYER/conv.cpp:85) with incoming values : ('add_ln85', CONV_LAYER/conv.cpp:85) [19]  (0.736 ns)

 <State 5>: 1.13ns
The critical path consists of the following:
	wire read on port 'output_r' [37]  (0 ns)
	'add' operation ('add_ln1192') [39]  (1.13 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
