Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  2 15:36:06 2023
| Host         : PC-636 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.697        0.000                      0                  172        0.179        0.000                      0                  172        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.697        0.000                      0                  172        0.179        0.000                      0                  172        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.952ns (18.961%)  route 4.069ns (81.039%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     5.189    binary_to_morse/CLK
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  binary_to_morse/sig_cnt_reg[3]/Q
                         net (fo=11, routed)          1.220     6.865    binary_to_morse/Q[2]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.989 f  binary_to_morse/sig_cnt[3]_i_10/O
                         net (fo=16, routed)          1.086     8.074    binary_to_morse/sig_cnt[3]_i_10_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.124     8.198 f  binary_to_morse/sig_cnt[3]_i_21/O
                         net (fo=1, routed)           0.564     8.762    binary_to_morse/sig_cnt[3]_i_21_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     8.886 f  binary_to_morse/sig_cnt[3]_i_6/O
                         net (fo=2, routed)           0.654     9.541    binary_to_morse/sig_cnt[3]_i_6_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     9.665 r  binary_to_morse/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.545    10.210    binary_to_morse/sig_cnt0
    SLICE_X4Y37          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.516    14.888    binary_to_morse/CLK
    SLICE_X4Y37          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.906    binary_to_morse/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.952ns (19.116%)  route 4.028ns (80.883%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     5.189    binary_to_morse/CLK
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  binary_to_morse/sig_cnt_reg[3]/Q
                         net (fo=11, routed)          1.220     6.865    binary_to_morse/Q[2]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.989 f  binary_to_morse/sig_cnt[3]_i_10/O
                         net (fo=16, routed)          1.086     8.074    binary_to_morse/sig_cnt[3]_i_10_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.124     8.198 f  binary_to_morse/sig_cnt[3]_i_21/O
                         net (fo=1, routed)           0.564     8.762    binary_to_morse/sig_cnt[3]_i_21_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     8.886 f  binary_to_morse/sig_cnt[3]_i_6/O
                         net (fo=2, routed)           0.654     9.541    binary_to_morse/sig_cnt[3]_i_6_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     9.665 r  binary_to_morse/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.504    10.169    binary_to_morse/sig_cnt0
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.519    14.891    binary_to_morse/CLK
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[2]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X3Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.948    binary_to_morse/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.952ns (19.116%)  route 4.028ns (80.883%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     5.189    binary_to_morse/CLK
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  binary_to_morse/sig_cnt_reg[3]/Q
                         net (fo=11, routed)          1.220     6.865    binary_to_morse/Q[2]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.989 f  binary_to_morse/sig_cnt[3]_i_10/O
                         net (fo=16, routed)          1.086     8.074    binary_to_morse/sig_cnt[3]_i_10_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.124     8.198 f  binary_to_morse/sig_cnt[3]_i_21/O
                         net (fo=1, routed)           0.564     8.762    binary_to_morse/sig_cnt[3]_i_21_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     8.886 f  binary_to_morse/sig_cnt[3]_i_6/O
                         net (fo=2, routed)           0.654     9.541    binary_to_morse/sig_cnt[3]_i_6_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     9.665 r  binary_to_morse/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.504    10.169    binary_to_morse/sig_cnt0
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.519    14.891    binary_to_morse/CLK
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X3Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.948    binary_to_morse/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.952ns (19.708%)  route 3.879ns (80.292%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     5.189    binary_to_morse/CLK
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  binary_to_morse/sig_cnt_reg[3]/Q
                         net (fo=11, routed)          1.220     6.865    binary_to_morse/Q[2]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.989 f  binary_to_morse/sig_cnt[3]_i_10/O
                         net (fo=16, routed)          1.086     8.074    binary_to_morse/sig_cnt[3]_i_10_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.124     8.198 f  binary_to_morse/sig_cnt[3]_i_21/O
                         net (fo=1, routed)           0.564     8.762    binary_to_morse/sig_cnt[3]_i_21_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     8.886 f  binary_to_morse/sig_cnt[3]_i_6/O
                         net (fo=2, routed)           0.654     9.541    binary_to_morse/sig_cnt[3]_i_6_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.124     9.665 r  binary_to_morse/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.355    10.019    binary_to_morse/sig_cnt0
    SLICE_X4Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517    14.889    binary_to_morse/CLK
    SLICE_X4Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.907    binary_to_morse/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 morse_to_binary/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/first_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.188ns (25.292%)  route 3.509ns (74.708%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.632     5.184    morse_to_binary/CLK
    SLICE_X7Y35          FDRE                                         r  morse_to_binary/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  morse_to_binary/sig_cnt_reg[26]/Q
                         net (fo=8, routed)           1.164     6.804    morse_to_binary/sig_cnt_reg[26]
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.152     6.956 f  morse_to_binary/sig_cnt_por[2]_i_6/O
                         net (fo=2, routed)           0.460     7.415    morse_to_binary/sig_cnt_por[2]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.332     7.747 f  morse_to_binary/sig_cnt_por[2]_i_7/O
                         net (fo=2, routed)           0.667     8.415    morse_to_binary/sig_cnt_por[2]_i_7_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.539 r  morse_to_binary/sig_cnt_por[2]_i_4/O
                         net (fo=4, routed)           0.694     9.233    morse_to_binary/sig_cnt_por[2]_i_4_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.357 r  morse_to_binary/first[1]_i_1/O
                         net (fo=8, routed)           0.524     9.881    morse_to_binary/first0
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/first_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    14.885    morse_to_binary/CLK
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/first_reg[1]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.916    morse_to_binary/first_reg[1]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 morse_to_binary/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/fourth_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.188ns (25.292%)  route 3.509ns (74.708%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.632     5.184    morse_to_binary/CLK
    SLICE_X7Y35          FDRE                                         r  morse_to_binary/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  morse_to_binary/sig_cnt_reg[26]/Q
                         net (fo=8, routed)           1.164     6.804    morse_to_binary/sig_cnt_reg[26]
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.152     6.956 f  morse_to_binary/sig_cnt_por[2]_i_6/O
                         net (fo=2, routed)           0.460     7.415    morse_to_binary/sig_cnt_por[2]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.332     7.747 f  morse_to_binary/sig_cnt_por[2]_i_7/O
                         net (fo=2, routed)           0.667     8.415    morse_to_binary/sig_cnt_por[2]_i_7_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.539 r  morse_to_binary/sig_cnt_por[2]_i_4/O
                         net (fo=4, routed)           0.694     9.233    morse_to_binary/sig_cnt_por[2]_i_4_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.357 r  morse_to_binary/first[1]_i_1/O
                         net (fo=8, routed)           0.524     9.881    morse_to_binary/first0
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/fourth_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    14.885    morse_to_binary/CLK
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/fourth_reg[0]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.916    morse_to_binary/fourth_reg[0]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 morse_to_binary/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/fourth_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.188ns (25.292%)  route 3.509ns (74.708%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.632     5.184    morse_to_binary/CLK
    SLICE_X7Y35          FDRE                                         r  morse_to_binary/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  morse_to_binary/sig_cnt_reg[26]/Q
                         net (fo=8, routed)           1.164     6.804    morse_to_binary/sig_cnt_reg[26]
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.152     6.956 f  morse_to_binary/sig_cnt_por[2]_i_6/O
                         net (fo=2, routed)           0.460     7.415    morse_to_binary/sig_cnt_por[2]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.332     7.747 f  morse_to_binary/sig_cnt_por[2]_i_7/O
                         net (fo=2, routed)           0.667     8.415    morse_to_binary/sig_cnt_por[2]_i_7_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.539 r  morse_to_binary/sig_cnt_por[2]_i_4/O
                         net (fo=4, routed)           0.694     9.233    morse_to_binary/sig_cnt_por[2]_i_4_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.357 r  morse_to_binary/first[1]_i_1/O
                         net (fo=8, routed)           0.524     9.881    morse_to_binary/first0
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/fourth_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    14.885    morse_to_binary/CLK
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/fourth_reg[1]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.916    morse_to_binary/fourth_reg[1]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 morse_to_binary/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/third_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.188ns (25.292%)  route 3.509ns (74.708%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.632     5.184    morse_to_binary/CLK
    SLICE_X7Y35          FDRE                                         r  morse_to_binary/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  morse_to_binary/sig_cnt_reg[26]/Q
                         net (fo=8, routed)           1.164     6.804    morse_to_binary/sig_cnt_reg[26]
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.152     6.956 f  morse_to_binary/sig_cnt_por[2]_i_6/O
                         net (fo=2, routed)           0.460     7.415    morse_to_binary/sig_cnt_por[2]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.332     7.747 f  morse_to_binary/sig_cnt_por[2]_i_7/O
                         net (fo=2, routed)           0.667     8.415    morse_to_binary/sig_cnt_por[2]_i_7_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.539 r  morse_to_binary/sig_cnt_por[2]_i_4/O
                         net (fo=4, routed)           0.694     9.233    morse_to_binary/sig_cnt_por[2]_i_4_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.357 r  morse_to_binary/first[1]_i_1/O
                         net (fo=8, routed)           0.524     9.881    morse_to_binary/first0
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/third_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    14.885    morse_to_binary/CLK
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/third_reg[1]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.916    morse_to_binary/third_reg[1]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.182ns (24.719%)  route 3.600ns (75.281%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     5.189    binary_to_morse/CLK
    SLICE_X3Y38          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  binary_to_morse/sig_cnt_reg[3]/Q
                         net (fo=11, routed)          1.220     6.865    binary_to_morse/Q[2]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.989 f  binary_to_morse/sig_cnt[3]_i_10/O
                         net (fo=16, routed)          1.314     8.302    binary_to_morse/sig_cnt[3]_i_10_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I2_O)        0.152     8.454 f  binary_to_morse/sig_cnt[1]_i_6/O
                         net (fo=1, routed)           0.582     9.037    binary_to_morse/sig_cnt[1]_i_6_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.363 r  binary_to_morse/sig_cnt[1]_i_2/O
                         net (fo=1, routed)           0.484     9.846    binary_to_morse/sig_cnt[1]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.970 r  binary_to_morse/sig_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.970    binary_to_morse/sig_cnt[1]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.516    14.888    binary_to_morse/CLK
    SLICE_X4Y37          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.029    15.140    binary_to_morse/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 clock_enable/sig_cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.952ns (21.868%)  route 3.401ns (78.132%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.629     5.181    clock_enable/CLK
    SLICE_X1Y31          FDRE                                         r  clock_enable/sig_cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clock_enable/sig_cnt_clk_reg[4]/Q
                         net (fo=2, routed)           1.007     6.643    clock_enable/sig_cnt_clk_reg[4]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  clock_enable/sig_cnt_clk[0]_i_12/O
                         net (fo=1, routed)           0.558     7.325    clock_enable/sig_cnt_clk[0]_i_12_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.124     7.449 r  clock_enable/sig_cnt_clk[0]_i_7/O
                         net (fo=1, routed)           0.417     7.866    clock_enable/sig_cnt_clk[0]_i_7_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.124     7.990 f  clock_enable/sig_cnt_clk[0]_i_3/O
                         net (fo=2, routed)           0.680     8.671    clock_enable/sig_cnt_clk[0]_i_3_n_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  clock_enable/sig_cnt_clk[0]_i_1/O
                         net (fo=31, routed)          0.740     9.534    clock_enable/sig_cnt_clk[0]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  clock_enable/sig_cnt_clk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.512    14.884    clock_enable/CLK
    SLICE_X1Y31          FDRE                                         r  clock_enable/sig_cnt_clk_reg[4]/C
                         clock pessimism              0.297    15.181    
                         clock uncertainty           -0.035    15.145    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429    14.716    clock_enable/sig_cnt_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_1st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/first_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.502    morse_to_binary/CLK
    SLICE_X5Y32          FDRE                                         r  morse_to_binary/sig_1st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  morse_to_binary/sig_1st_reg[1]/Q
                         net (fo=2, routed)           0.123     1.766    morse_to_binary/sig_1st_reg_n_0_[1]
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     2.017    morse_to_binary/CLK
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/first_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.070     1.587    morse_to_binary/first_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_por_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.102%)  route 0.178ns (48.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.506    morse_to_binary/CLK
    SLICE_X3Y35          FDRE                                         r  morse_to_binary/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  morse_to_binary/sig_prev_reg/Q
                         net (fo=18, routed)          0.178     1.825    morse_to_binary/sig_prev
    SLICE_X6Y35          LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  morse_to_binary/sig_cnt_por[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    morse_to_binary/sig_cnt_por[0]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.019    morse_to_binary/CLK
    SLICE_X6Y35          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[0]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.120     1.660    morse_to_binary/sig_cnt_por_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_1st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/first_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.423%)  route 0.184ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.590     1.503    morse_to_binary/CLK
    SLICE_X4Y33          FDRE                                         r  morse_to_binary/sig_1st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  morse_to_binary/sig_1st_reg[0]/Q
                         net (fo=2, routed)           0.184     1.828    morse_to_binary/sig_1st_reg_n_0_[0]
    SLICE_X3Y33          FDRE                                         r  morse_to_binary/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.019    morse_to_binary/CLK
    SLICE_X3Y33          FDRE                                         r  morse_to_binary/first_reg[0]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.070     1.610    morse_to_binary/first_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_2nd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/second_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.255%)  route 0.185ns (56.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.589     1.502    morse_to_binary/CLK
    SLICE_X4Y32          FDRE                                         r  morse_to_binary/sig_2nd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  morse_to_binary/sig_2nd_reg[1]/Q
                         net (fo=2, routed)           0.185     1.828    morse_to_binary/sig_2nd[1]
    SLICE_X3Y33          FDRE                                         r  morse_to_binary/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.019    morse_to_binary/CLK
    SLICE_X3Y33          FDRE                                         r  morse_to_binary/second_reg[1]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.070     1.610    morse_to_binary/second_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_3rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/third_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.827%)  route 0.188ns (57.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.590     1.503    morse_to_binary/CLK
    SLICE_X4Y33          FDRE                                         r  morse_to_binary/sig_3rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  morse_to_binary/sig_3rd_reg[0]/Q
                         net (fo=2, routed)           0.188     1.833    morse_to_binary/sig_3rd[0]
    SLICE_X3Y33          FDRE                                         r  morse_to_binary/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.019    morse_to_binary/CLK
    SLICE_X3Y33          FDRE                                         r  morse_to_binary/third_reg[0]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.072     1.612    morse_to_binary/third_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_4th_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/fourth_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.203%)  route 0.178ns (55.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.504    morse_to_binary/CLK
    SLICE_X5Y35          FDRE                                         r  morse_to_binary/sig_4th_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  morse_to_binary/sig_4th_reg[1]/Q
                         net (fo=2, routed)           0.178     1.823    morse_to_binary/sig_4th[1]
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/fourth_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     2.017    morse_to_binary/CLK
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/fourth_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.070     1.587    morse_to_binary/fourth_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_3rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/third_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.504    morse_to_binary/CLK
    SLICE_X5Y34          FDRE                                         r  morse_to_binary/sig_3rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  morse_to_binary/sig_3rd_reg[1]/Q
                         net (fo=2, routed)           0.188     1.833    morse_to_binary/sig_3rd[1]
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/third_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     2.017    morse_to_binary/CLK
    SLICE_X5Y33          FDRE                                         r  morse_to_binary/third_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072     1.589    morse_to_binary/third_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 morse_to_binary/second_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.035%)  route 0.193ns (50.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.505    morse_to_binary/CLK
    SLICE_X3Y33          FDRE                                         r  morse_to_binary/second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  morse_to_binary/second_reg[1]/Q
                         net (fo=7, routed)           0.193     1.840    morse_to_binary/second[1]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.885 r  morse_to_binary/bin[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    translator/D[1]
    SLICE_X2Y32          FDRE                                         r  translator/bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.018    translator/CLK
    SLICE_X2Y32          FDRE                                         r  translator/bin_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120     1.638    translator/bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.506    clock_enable/CLK
    SLICE_X1Y34          FDRE                                         r  clock_enable/sig_cnt_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_enable/sig_cnt_clk_reg[19]/Q
                         net (fo=2, routed)           0.117     1.765    clock_enable/sig_cnt_clk_reg[19]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  clock_enable/sig_cnt_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    clock_enable/sig_cnt_clk_reg[16]_i_1_n_4
    SLICE_X1Y34          FDRE                                         r  clock_enable/sig_cnt_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     2.020    clock_enable/CLK
    SLICE_X1Y34          FDRE                                         r  clock_enable/sig_cnt_clk_reg[19]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    clock_enable/sig_cnt_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.506    clock_enable/CLK
    SLICE_X1Y36          FDRE                                         r  clock_enable/sig_cnt_clk_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_enable/sig_cnt_clk_reg[27]/Q
                         net (fo=2, routed)           0.117     1.765    clock_enable/sig_cnt_clk_reg[27]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  clock_enable/sig_cnt_clk_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    clock_enable/sig_cnt_clk_reg[24]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  clock_enable/sig_cnt_clk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.863     2.021    clock_enable/CLK
    SLICE_X1Y36          FDRE                                         r  clock_enable/sig_cnt_clk_reg[27]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    clock_enable/sig_cnt_clk_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     binary_to_morse/morse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     binary_to_morse/morse_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37     binary_to_morse/sig_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38     binary_to_morse/sig_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38     binary_to_morse/sig_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35     clock_enable/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     clock_enable/sig_cnt_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     clock_enable/sig_cnt_clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     clock_enable/sig_cnt_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37     binary_to_morse/sig_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     clock_enable/ce_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     clock_enable/sig_cnt_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     clock_enable/sig_cnt_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     clock_enable/sig_cnt_clk_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     clock_enable/sig_cnt_clk_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     binary_to_morse/morse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     binary_to_morse/morse_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     binary_to_morse/sig_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     binary_to_morse/sig_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     clock_enable/sig_cnt_clk_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     clock_enable/sig_cnt_clk_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     clock_enable/sig_cnt_clk_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     clock_enable/sig_cnt_clk_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     morse_to_binary/first_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     morse_to_binary/fourth_reg[0]/C



