## Generated SDC file "SHIYAN3.out.sdc"

## Copyright (C) 1991-2013 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

## DATE    "Fri Oct 11 13:06:15 2019"

##
## DEVICE  "EP4CE115F29C7"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {shiyan3} -period 10.000 -waveform { 0.000 5.000 } [get_ports {KEY0 LEDG0 LEDG1 LEDG2 LEDG3 LEDG4 LEDG5 LEDG6 LEDG7 LEDG8 LEDR0 LEDR1 LEDR2 LEDR3 LEDR4 LEDR5 LEDR6 LEDR7 LEDR8 LEDR9 LEDR10 LEDR11 LEDR12 LEDR13 LEDR14 LEDR15 LEDR16 LEDR17 RST SW8-7yuan SW9-4yuan SW10-2yuan add1 add2 add5 clk_50MHZ hex0a hex0b hex0c hex0d hex0e hex0f hex0g hex1a hex1b hex1c hex1d hex1e hex1f hex1g hex2a hex2b hex2c hex2d hex2e hex2f hex2g hex3a hex3b hex3c hex3d hex3e hex3f hex3g hex4a hex4b hex4c hex4d hex4e hex4f hex4g hex5a hex5b hex5c hex5d hex5e hex5f hex5g pin_name2 pin_name7 pin_name9 pin_name10 pin_name11 pin_name12 pin_name13 pin_name14 pin_name15 pin_name16 pin_name17 pin_name19 pin_name20 pin_name21 sub1}]


#**************************************************************
# Create Generated Clock
#**************************************************************



#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************



#**************************************************************
# Set Input Delay
#**************************************************************



#**************************************************************
# Set Output Delay
#**************************************************************



#**************************************************************
# Set Clock Groups
#**************************************************************



#**************************************************************
# Set False Path
#**************************************************************



#**************************************************************
# Set Multicycle Path
#**************************************************************



#**************************************************************
# Set Maximum Delay
#**************************************************************



#**************************************************************
# Set Minimum Delay
#**************************************************************



#**************************************************************
# Set Input Transition
#**************************************************************

