
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036554                       # Number of seconds simulated
sim_ticks                                 36553961877                       # Number of ticks simulated
final_tick                               563520325062                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142196                       # Simulator instruction rate (inst/s)
host_op_rate                                   179150                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2356458                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892876                       # Number of bytes of host memory used
host_seconds                                 15512.25                       # Real time elapsed on the host
sim_insts                                  2205787404                       # Number of instructions simulated
sim_ops                                    2779019680                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2539776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       574080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3117696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       840832                       # Number of bytes written to this memory
system.physmem.bytes_written::total            840832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4485                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24357                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6569                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6569                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     69480184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15705001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                85290235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             105050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23002486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23002486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23002486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     69480184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15705001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108292721                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87659382                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31089796                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25267445                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122847                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13076183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12131969                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280912                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90039                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31216363                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172501689                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31089796                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15412881                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37934198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11400649                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6793249                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15286288                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85174123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.302405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47239925     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3336430      3.92%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686275      3.15%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550583      7.69%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1765884      2.07%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2284336      2.68%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655386      1.94%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926864      1.09%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18728440     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85174123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.967863                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32656914                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6602795                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36479267                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246890                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9188255                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310691                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42354                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206221408                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9188255                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35045000                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1442826                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1633288                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34281368                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3583384                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198948626                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32822                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1486014                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112653                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1980                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278563288                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928815290                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928815290                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107867739                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40863                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23067                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9823061                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18542018                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9450147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148072                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3075406                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188115765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39370                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149448470                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292516                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64995525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198471981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6302                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85174123                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.754623                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885939                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29774813     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18279785     21.46%     56.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11972183     14.06%     70.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8854914     10.40%     80.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7613864      8.94%     89.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3944135      4.63%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379279      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633428      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721722      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85174123                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         876290     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177590     14.43%     85.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177141     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124520796     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127218      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14839512      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7944410      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149448470                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704877                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231027                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385594604                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253151302                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145637318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150679497                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7308050                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2904                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2424371                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9188255                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         574434                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81725                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188155135                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18542018                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9450147                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22836                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          644                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1272527                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2463694                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147067658                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13920530                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2380810                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21655743                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745870                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735213                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677717                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145733929                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145637318                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94903804                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267954595                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354179                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65346506                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127870                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75985868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616214                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137398                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29757522     39.16%     39.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20956162     27.58%     66.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8530736     11.23%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4791845      6.31%     84.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918578      5.16%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591197      2.09%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1891692      2.49%     94.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949271      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3598865      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75985868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3598865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260542944                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385506024                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2485259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.876594                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.876594                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.140779                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.140779                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661620694                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201304359                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190298755                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87659382                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32951078                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26903566                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2196238                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13997926                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12990650                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3412071                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96574                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34103447                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             178978117                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32951078                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16402721                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38822108                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11462006                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5194197                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16612145                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       861190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87367381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.336719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48545273     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3197392      3.66%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4784626      5.48%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3303743      3.78%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2317144      2.65%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2258970      2.59%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1366960      1.56%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2908249      3.33%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18685024     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87367381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375899                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041745                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35056493                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5436661                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37084512                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       542331                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9247383                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5537574                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     214424051                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9247383                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37035529                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         511903                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2087429                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35607837                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2877296                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     208039336                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1201711                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       978227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    291821488                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    968402158                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    968402158                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179727051                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       112094424                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37525                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17910                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8546264                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19086422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9757506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116373                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2846595                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         193877901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        154900772                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       307895                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64583026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197675904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87367381                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772982                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31299386     35.83%     35.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17486001     20.01%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12580614     14.40%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8373519      9.58%     79.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8455729      9.68%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4053339      4.64%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3611815      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       683339      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       823639      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87367381                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         843699     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167494     14.09%     85.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177445     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    129558606     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1956149      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17855      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15230212      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8137950      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154900772                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767076                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1188638                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007674                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    398665457                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    258497077                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150623866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156089410                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       486679                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7407745                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2330751                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9247383                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         264281                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51003                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    193913671                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       736636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19086422                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9757506                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17910                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          386                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1337891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1196018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2533909                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152068441                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14234198                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2832330                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22176426                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21614201                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7942228                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734765                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150688868                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150623866                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         97604449                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        277303576                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718286                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351977                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104498767                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128809829                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65104058                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2213936                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78119998                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648871                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29915896     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22356150     28.62%     66.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8453417     10.82%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4731916      6.06%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3999374      5.12%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1788012      2.29%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1708836      2.19%     93.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1170651      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3995746      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78119998                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104498767                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128809829                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19105425                       # Number of memory references committed
system.switch_cpus1.commit.loads             11678677                       # Number of loads committed
system.switch_cpus1.commit.membars              17856                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18688914                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115962137                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2664229                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3995746                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268038139                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          397081079                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 292001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104498767                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128809829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104498767                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838856                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838856                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192100                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192100                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682984556                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      209522606                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197039130                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35712                       # number of misc regfile writes
system.l20.replacements                         19857                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737679                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28049                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.299654                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.650834                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.393102                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3493.244512                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4485.711552                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001025                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.426421                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.547572                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        52890                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  52890                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19735                       # number of Writeback hits
system.l20.Writeback_hits::total                19735                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        52890                       # number of demand (read+write) hits
system.l20.demand_hits::total                   52890                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        52890                       # number of overall hits
system.l20.overall_hits::total                  52890                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19842                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19856                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19842                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19856                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19842                       # number of overall misses
system.l20.overall_misses::total                19856                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1342841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1919151481                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1920494322                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1342841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1919151481                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1920494322                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1342841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1919151481                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1920494322                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72732                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72746                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19735                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19735                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72732                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72746                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72732                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72746                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.272810                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.272950                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.272810                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.272950                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.272810                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.272950                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96721.675285                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96721.108078                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96721.675285                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96721.108078                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96721.675285                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96721.108078                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3601                       # number of writebacks
system.l20.writebacks::total                     3601                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19842                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19856                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19842                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19856                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19842                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19856                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1771013659                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1772253071                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1771013659                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1772253071                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1771013659                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1772253071                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.272810                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.272950                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.272810                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.272950                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.272810                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.272950                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89255.803800                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 89255.291650                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89255.803800                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 89255.291650                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89255.803800                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 89255.291650                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4501                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          316042                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12693                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.898921                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          383.952546                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.712891                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2174.531795                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5618.802768                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046869                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001796                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.265446                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.685889                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30032                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30032                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9785                       # number of Writeback hits
system.l21.Writeback_hits::total                 9785                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30032                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30032                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30032                       # number of overall hits
system.l21.overall_hits::total                  30032                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4485                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4501                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4485                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4501                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4485                       # number of overall misses
system.l21.overall_misses::total                 4501                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1189986                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    425683138                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      426873124                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1189986                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    425683138                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       426873124                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1189986                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    425683138                       # number of overall miss cycles
system.l21.overall_miss_latency::total      426873124                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34517                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34533                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9785                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9785                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34517                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34533                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34517                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34533                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.129936                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.130339                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.129936                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.130339                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.129936                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.130339                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 74374.125000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 94912.628317                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 94839.618751                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 74374.125000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 94912.628317                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 94839.618751                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 74374.125000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 94912.628317                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 94839.618751                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2968                       # number of writebacks
system.l21.writebacks::total                     2968                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4485                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4501                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4485                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4501                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4485                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4501                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1066853                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    391020964                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    392087817                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1066853                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    391020964                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    392087817                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1066853                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    391020964                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    392087817                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.129936                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.130339                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.129936                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.130339                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.129936                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.130339                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66678.312500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87184.161427                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87111.267940                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 66678.312500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87184.161427                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87111.267940                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 66678.312500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87184.161427                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87111.267940                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015293888                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042844.845070                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15286271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15286271                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15286271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15286271                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15286271                       # number of overall hits
system.cpu0.icache.overall_hits::total       15286271                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1608616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1608616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15286288                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15286288                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15286288                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15286288                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15286288                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15286288                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72732                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180567302                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72988                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2473.931359                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10575090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10575090                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22489                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22489                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17567795                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17567795                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17567795                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17567795                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155491                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155491                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155491                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155491                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155491                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7186328354                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7186328354                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7186328354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7186328354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7186328354                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7186328354                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10730581                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10730581                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17723286                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17723286                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17723286                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17723286                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014490                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008773                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46217.005190                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46217.005190                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46217.005190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46217.005190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46217.005190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46217.005190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19735                       # number of writebacks
system.cpu0.dcache.writebacks::total            19735                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82759                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82759                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82759                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82759                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72732                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72732                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72732                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72732                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2341132091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2341132091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2341132091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2341132091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2341132091                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2341132091                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32188.474000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32188.474000                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32188.474000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32188.474000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32188.474000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32188.474000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996717                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017908412                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203264.961039                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996717                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16612126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16612126                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16612126                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16612126                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16612126                       # number of overall hits
system.cpu1.icache.overall_hits::total       16612126                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1418316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1418316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1418316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1418316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1418316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1418316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16612145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16612145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16612145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16612145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16612145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16612145                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 74648.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74648.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 74648.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74648.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 74648.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74648.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1206279                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1206279                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1206279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1206279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1206279                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1206279                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75392.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75392.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75392.437500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34517                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164631377                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34773                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4734.459983                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.115045                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.884955                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902793                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097207                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10835080                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10835080                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7391037                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7391037                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17881                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17881                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17856                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17856                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18226117                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18226117                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18226117                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18226117                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69429                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69429                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69429                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69429                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69429                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69429                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2118753668                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2118753668                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2118753668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2118753668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2118753668                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2118753668                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10904509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10904509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7391037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7391037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17856                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17856                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18295546                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18295546                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18295546                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18295546                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006367                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003795                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003795                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003795                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003795                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30516.839764                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30516.839764                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30516.839764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30516.839764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30516.839764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30516.839764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9785                       # number of writebacks
system.cpu1.dcache.writebacks::total             9785                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34912                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34912                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34517                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34517                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34517                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34517                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    661481914                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    661481914                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    661481914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    661481914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    661481914                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    661481914                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19163.945708                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19163.945708                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19163.945708                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19163.945708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19163.945708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19163.945708                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
