Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Sep 01 12:32:22 2015
| Host         : L3712-21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file essai1_wrapper_timing_summary_routed.rpt -rpx essai1_wrapper_timing_summary_routed.rpx
| Design       : essai1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.891        0.000                      0                 4059        0.076        0.000                      0                 4059        3.750        0.000                       0                  1611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK         13.154        0.000                      0                  225        0.128        0.000                      0                  225       15.686        0.000                       0                   267  
essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE       11.853        0.000                      0                   46        0.263        0.000                      0                   46       16.167        0.000                       0                    39  
sys_clock                                        0.891        0.000                      0                 3787        0.076        0.000                      0                 3787        3.750        0.000                       0                  1305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE       30.856        0.000                      0                    1        0.595        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.149ns  (logic 0.737ns (23.401%)  route 2.412ns (76.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.807 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.415    23.130    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.154    23.284 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.496    23.780    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X85Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.549    36.807    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.468    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X85Y55         FDCE (Setup_fdce_C_D)       -0.306    36.934    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.934    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.704ns (22.598%)  route 2.411ns (77.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 20.138 - 16.667 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142     2.142    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.243 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.720     3.963    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X85Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     4.419 f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.254     5.674    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[3]
    SLICE_X85Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.798 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.636     6.434    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X85Y61         LUT5 (Prop_lut5_I2_O)        0.124     6.558 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.521     7.079    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    18.501    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.592 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.546    20.138    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.468    20.606    
                         clock uncertainty           -0.035    20.570    
    SLICE_X84Y61         FDRE (Setup_fdre_C_CE)      -0.202    20.368    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.368    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 13.290    

Slack (MET) :             13.456ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.231ns  (logic 1.067ns (33.027%)  route 2.164ns (66.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 36.806 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.970    22.685    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X82Y58         LUT4 (Prop_lut4_I2_O)        0.153    22.838 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.692    23.531    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2_n_0
    SLICE_X82Y58         LUT6 (Prop_lut6_I1_O)        0.331    23.862 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.862    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X82Y58         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.548    36.806    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X82Y58         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.468    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X82Y58         FDCE (Setup_fdce_C_D)        0.079    37.318    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                         -23.862    
  -------------------------------------------------------------------
                         slack                                 13.456    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.796ns  (logic 0.707ns (25.290%)  route 2.089ns (74.710%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.807 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.587    23.302    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X86Y55         LUT3 (Prop_lut3_I0_O)        0.124    23.426 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.426    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.549    36.807    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.432    37.239    
                         clock uncertainty           -0.035    37.204    
    SLICE_X86Y55         FDCE (Setup_fdce_C_D)        0.081    37.285    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.285    
                         arrival time                         -23.426    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             14.177ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.461ns  (logic 0.707ns (28.731%)  route 1.754ns (71.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.807 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.252    22.968    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X83Y56         LUT4 (Prop_lut4_I0_O)        0.124    23.092 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.092    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X83Y56         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.549    36.807    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y56         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.468    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X83Y56         FDCE (Setup_fdce_C_D)        0.029    37.269    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                         -23.092    
  -------------------------------------------------------------------
                         slack                                 14.177    

Slack (MET) :             14.195ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.489ns  (logic 0.735ns (29.533%)  route 1.754ns (70.467%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.807 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.252    22.968    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X83Y56         LUT5 (Prop_lut5_I0_O)        0.152    23.120 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.120    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X83Y56         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.549    36.807    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y56         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.468    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X83Y56         FDCE (Setup_fdce_C_D)        0.075    37.315    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                         -23.120    
  -------------------------------------------------------------------
                         slack                                 14.195    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.464ns  (logic 0.831ns (33.721%)  route 1.633ns (66.279%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 36.806 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.970    22.685    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X82Y58         LUT4 (Prop_lut4_I2_O)        0.124    22.809 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2/O
                         net (fo=1, routed)           0.162    22.971    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2_n_0
    SLICE_X82Y58         LUT6 (Prop_lut6_I1_O)        0.124    23.095 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.095    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1_n_0
    SLICE_X82Y58         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.548    36.806    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X82Y58         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/C
                         clock pessimism              0.468    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X82Y58         FDCE (Setup_fdce_C_D)        0.081    37.320    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.320    
                         arrival time                         -23.095    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.241ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.412ns  (logic 0.707ns (29.318%)  route 1.705ns (70.682%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.807 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.203    22.918    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X86Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.042 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.042    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.549    36.807    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.432    37.239    
                         clock uncertainty           -0.035    37.204    
    SLICE_X86Y55         FDCE (Setup_fdce_C_D)        0.079    37.283    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.283    
                         arrival time                         -23.042    
  -------------------------------------------------------------------
                         slack                                 14.241    

Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.408ns  (logic 0.707ns (29.366%)  route 1.701ns (70.634%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.807 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.199    22.914    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X86Y55         LUT4 (Prop_lut4_I0_O)        0.124    23.038 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.038    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.549    36.807    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.432    37.239    
                         clock uncertainty           -0.035    37.204    
    SLICE_X86Y55         FDCE (Setup_fdce_C_D)        0.079    37.283    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.283    
                         arrival time                         -23.038    
  -------------------------------------------------------------------
                         slack                                 14.245    

Slack (MET) :             14.291ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.401ns  (logic 0.700ns (29.160%)  route 1.701ns (70.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.807 - 33.333 ) 
    Source Clock Delay      (SCD):    3.964ns = ( 20.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.721    20.631    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y61         FDRE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.459    21.090 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.502    21.592    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X84Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.199    22.914    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X86Y55         LUT5 (Prop_lut5_I0_O)        0.117    23.031 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.031    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.549    36.807    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.432    37.239    
                         clock uncertainty           -0.035    37.204    
    SLICE_X86Y55         FDCE (Setup_fdce_C_D)        0.118    37.322    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.322    
                         arrival time                         -23.031    
  -------------------------------------------------------------------
                         slack                                 14.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.583     1.488    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X83Y60         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y60         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[8]/Q
                         net (fo=3, routed)           0.076     1.705    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[8]
    SLICE_X82Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.750    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[7]_i_1_n_0
    SLICE_X82Y60         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.852     1.890    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X82Y60         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[7]/C
                         clock pessimism             -0.389     1.501    
    SLICE_X82Y60         FDCE (Hold_fdce_C_D)         0.121     1.622    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.584     1.489    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Dbg_Clk
    SLICE_X83Y58         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.115     1.745    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_4
    SLICE_X81Y57         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.853     1.891    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y57         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]/C
                         clock pessimism             -0.367     1.524    
    SLICE_X81Y57         FDCE (Hold_fdce_C_D)         0.070     1.594    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.586     1.491    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Dbg_Clk
    SLICE_X83Y52         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y52         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.099     1.731    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU_n_0
    SLICE_X84Y53         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.854     1.892    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y53         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/C
                         clock pessimism             -0.386     1.506    
    SLICE_X84Y53         FDCE (Hold_fdce_C_D)         0.066     1.572    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.577     1.482    essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X87Y69         FDPE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDPE (Prop_fdpe_C_Q)         0.128     1.610 r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.727    essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X86Y69         SRL16E                                       r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.845     1.883    essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X86Y69         SRL16E                                       r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.388     1.495    
    SLICE_X86Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.558    essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.585     1.490    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Dbg_Clk
    SLICE_X85Y55         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.741    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_2
    SLICE_X85Y56         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.854     1.892    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y56         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/C
                         clock pessimism             -0.386     1.506    
    SLICE_X85Y56         FDCE (Hold_fdce_C_D)         0.066     1.572    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.486%)  route 0.143ns (43.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.583     1.488    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X81Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[4]/Q
                         net (fo=4, routed)           0.143     1.772    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[4]
    SLICE_X82Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[3]_i_1_n_0
    SLICE_X82Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.852     1.890    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X82Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]/C
                         clock pessimism             -0.367     1.523    
    SLICE_X82Y61         FDCE (Hold_fdce_C_D)         0.120     1.643    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.583     1.488    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y45         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.130     1.759    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in_1[15]
    SLICE_X65Y46         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.851     1.889    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y46         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.385     1.504    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.070     1.574    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.599     1.504    essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X93Y70         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y70         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.116     1.761    essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_0_n_0
    SLICE_X92Y70         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.867     1.905    essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X92Y70         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_1/C
                         clock pessimism             -0.388     1.517    
    SLICE_X92Y70         FDCE (Hold_fdce_C_D)         0.059     1.576    essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.577     1.482    essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X84Y69         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.121     1.744    essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_6_n_0
    SLICE_X84Y69         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.844     1.882    essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X84Y69         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_7/C
                         clock pessimism             -0.400     1.482    
    SLICE_X84Y69         FDCE (Hold_fdce_C_D)         0.075     1.557    essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.447%)  route 0.123ns (46.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.584     1.489    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X84Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/Q
                         net (fo=3, routed)           0.123     1.753    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X82Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    essai1_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.853     1.891    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X82Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/C
                         clock pessimism             -0.386     1.505    
    SLICE_X82Y59         FDCE (Hold_fdce_C_D)         0.060     1.565    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  essai1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X84Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X87Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[11]_MDM_Core_I1_Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X84Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X87Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X87Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[27]_MDM_Core_I1_Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X87Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X87Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[30]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y54   essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y54   essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y54   essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y54   essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X86Y56   essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y55   essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y55   essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y69   essai1_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X86Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.853ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.412ns  (logic 1.126ns (25.521%)  route 3.286ns (74.479%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 37.006 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.030    25.235    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y49         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.560    37.006    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y49         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.322    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X85Y49         FDCE (Setup_fdce_C_CE)      -0.205    37.088    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.088    
                         arrival time                         -25.235    
  -------------------------------------------------------------------
                         slack                                 11.853    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.388ns  (logic 1.126ns (25.663%)  route 3.262ns (74.337%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.006    25.211    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X89Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    36.995    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X89Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.473    37.469    
                         clock uncertainty           -0.035    37.433    
    SLICE_X89Y50         FDCE (Setup_fdce_C_CE)      -0.205    37.228    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.228    
                         arrival time                         -25.211    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.034ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.371ns  (logic 1.126ns (25.758%)  route 3.245ns (74.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.989    25.195    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X88Y51         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    36.995    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X88Y51         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.473    37.469    
                         clock uncertainty           -0.035    37.433    
    SLICE_X88Y51         FDCE (Setup_fdce_C_CE)      -0.205    37.228    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.228    
                         arrival time                         -25.195    
  -------------------------------------------------------------------
                         slack                                 12.034    

Slack (MET) :             12.100ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.268ns  (logic 1.126ns (26.384%)  route 3.142ns (73.616%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.886    25.091    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y51         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    36.995    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y51         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.436    37.432    
                         clock uncertainty           -0.035    37.396    
    SLICE_X84Y51         FDCE (Setup_fdce_C_CE)      -0.205    37.191    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -25.091    
  -------------------------------------------------------------------
                         slack                                 12.100    

Slack (MET) :             12.198ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.243ns  (logic 1.126ns (26.539%)  route 3.117ns (73.461%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.861    25.066    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    36.995    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.473    37.469    
                         clock uncertainty           -0.035    37.433    
    SLICE_X86Y50         FDCE (Setup_fdce_C_CE)      -0.169    37.264    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.264    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                 12.198    

Slack (MET) :             12.198ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.243ns  (logic 1.126ns (26.539%)  route 3.117ns (73.461%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.861    25.066    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    36.995    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.473    37.469    
                         clock uncertainty           -0.035    37.433    
    SLICE_X86Y50         FDCE (Setup_fdce_C_CE)      -0.169    37.264    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.264    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                 12.198    

Slack (MET) :             12.198ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.243ns  (logic 1.126ns (26.539%)  route 3.117ns (73.461%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.861    25.066    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    36.995    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y50         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.473    37.469    
                         clock uncertainty           -0.035    37.433    
    SLICE_X86Y50         FDCE (Setup_fdce_C_CE)      -0.169    37.264    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.264    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                 12.198    

Slack (MET) :             12.305ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.100ns  (logic 1.126ns (27.465%)  route 2.974ns (72.535%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.152    22.547 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=6, routed)           1.044    23.590    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X86Y60         LUT5 (Prop_lut5_I3_O)        0.326    23.916 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.165    24.081    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.205 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.718    24.923    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y52         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.550    36.995    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y52         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.473    37.469    
                         clock uncertainty           -0.035    37.433    
    SLICE_X87Y52         FDCE (Setup_fdce_C_CE)      -0.205    37.228    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.228    
                         arrival time                         -24.923    
  -------------------------------------------------------------------
                         slack                                 12.305    

Slack (MET) :             12.306ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.098ns  (logic 0.896ns (21.866%)  route 3.202ns (78.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.661ns = ( 36.994 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.124    22.519 f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.181    23.700    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X87Y61         LUT6 (Prop_lut6_I3_O)        0.124    23.824 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    23.978    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X87Y61         LUT4 (Prop_lut4_I3_O)        0.124    24.102 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.819    24.921    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X87Y53         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.549    36.994    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y53         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.473    37.468    
                         clock uncertainty           -0.035    37.432    
    SLICE_X87Y53         FDCE (Setup_fdce_C_CE)      -0.205    37.227    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -24.921    
  -------------------------------------------------------------------
                         slack                                 12.306    

Slack (MET) :             12.306ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.098ns  (logic 0.896ns (21.866%)  route 3.202ns (78.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.661ns = ( 36.994 - 33.333 ) 
    Source Clock Delay      (SCD):    4.157ns = ( 20.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.722    20.823    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDCE (Prop_fdce_C_Q)         0.524    21.347 f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.047    22.395    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y60         LUT3 (Prop_lut3_I1_O)        0.124    22.519 f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.181    23.700    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X87Y61         LUT6 (Prop_lut6_I3_O)        0.124    23.824 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.154    23.978    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X87Y61         LUT4 (Prop_lut4_I3_O)        0.124    24.102 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.819    24.921    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X87Y53         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    35.355    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.446 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.549    36.994    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y53         FDCE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.473    37.468    
                         clock uncertainty           -0.035    37.432    
    SLICE_X87Y53         FDCE (Setup_fdce_C_CE)      -0.205    37.227    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -24.921    
  -------------------------------------------------------------------
                         slack                                 12.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047     1.047    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.073 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.584     1.656    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDCE (Prop_fdce_C_Q)         0.141     1.797 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.966    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X85Y59         LUT3 (Prop_lut3_I2_O)        0.045     2.011 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.011    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_0
    SLICE_X85Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179     1.179    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.208 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.853     2.061    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.404     1.656    
    SLICE_X85Y59         FDCE (Hold_fdce_C_D)         0.091     1.747    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047     1.047    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.073 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.655    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDCE (Prop_fdce_C_Q)         0.141     1.796 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.965    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X87Y61         LUT3 (Prop_lut3_I2_O)        0.045     2.010 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.010    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_0
    SLICE_X87Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179     1.179    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.208 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.853     2.061    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.405     1.655    
    SLICE_X87Y61         FDCE (Hold_fdce_C_D)         0.091     1.746    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047     1.047    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.073 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.584     1.656    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDCE (Prop_fdce_C_Q)         0.128     1.784 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.294     2.079    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X85Y59         LUT3 (Prop_lut3_I2_O)        0.098     2.177 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.177    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X85Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179     1.179    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.208 r  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.853     2.061    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y59         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.404     1.656    
    SLICE_X85Y59         FDCE (Hold_fdce_C_D)         0.107     1.763    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.618%)  route 0.304ns (61.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 18.723 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.182    18.648    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.045    18.693 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.122    18.815    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X84Y64         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.723    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y64         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.335    
    SLICE_X84Y64         FDCE (Hold_fdce_C_CE)       -0.032    18.303    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.303    
                         arrival time                          18.815    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.618%)  route 0.304ns (61.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 18.723 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.182    18.648    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.045    18.693 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.122    18.815    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X84Y64         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.723    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y64         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.335    
    SLICE_X84Y64         FDCE (Hold_fdce_C_CE)       -0.032    18.303    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.303    
                         arrival time                          18.815    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.618%)  route 0.304ns (61.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 18.723 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.182    18.648    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.045    18.693 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.122    18.815    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X84Y64         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.723    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y64         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.335    
    SLICE_X84Y64         FDCE (Hold_fdce_C_CE)       -0.032    18.303    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.303    
                         arrival time                          18.815    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.573%)  route 0.361ns (65.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 18.724 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.182    18.648    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.045    18.693 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.872    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.850    18.724    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.336    
    SLICE_X84Y62         FDCE (Hold_fdce_C_CE)       -0.032    18.304    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.304    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.573%)  route 0.361ns (65.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 18.724 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.182    18.648    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.045    18.693 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.872    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.850    18.724    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.336    
    SLICE_X84Y62         FDCE (Hold_fdce_C_CE)       -0.032    18.304    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.304    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.573%)  route 0.361ns (65.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 18.724 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.182    18.648    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.045    18.693 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.872    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.850    18.724    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.336    
    SLICE_X84Y62         FDCE (Hold_fdce_C_CE)       -0.032    18.304    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.304    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.573%)  route 0.361ns (65.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 18.724 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.182    18.648    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I4_O)        0.045    18.693 r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.872    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.850    18.724    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y62         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.336    
    SLICE_X84Y62         FDCE (Hold_fdce_C_CE)       -0.032    18.304    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.304    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X85Y59   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X87Y61   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X86Y61   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X85Y61   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X85Y61   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X85Y61   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X85Y61   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X84Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X84Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y63   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y64   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y64   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y64   essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y65   essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 2.941ns (36.972%)  route 5.014ns (63.028%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 f  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          1.317    12.485    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.149    12.634 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Dout_A[19]_INST_0/O
                         net (fo=1, routed)           0.815    13.449    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.968    14.340    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 2.916ns (35.337%)  route 5.336ns (64.663%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          0.622    11.790    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X88Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[27]_INST_0/O
                         net (fo=16, routed)          1.832    13.746    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.742    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.916ns (35.418%)  route 5.317ns (64.582%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          0.718    11.886    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X88Y39         LUT5 (Prop_lut5_I3_O)        0.124    12.010 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[22]_INST_0/O
                         net (fo=16, routed)          1.718    13.727    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.742    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 2.916ns (35.296%)  route 5.346ns (64.704%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 f  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          1.146    12.314    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X74Y38         LUT4 (Prop_lut4_I1_O)        0.124    12.438 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_WEN_A[2]_INST_0/O
                         net (fo=4, routed)           1.318    13.756    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.776    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 2.916ns (35.466%)  route 5.306ns (64.534%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          0.760    11.928    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X88Y39         LUT5 (Prop_lut5_I3_O)        0.124    12.052 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[28]_INST_0/O
                         net (fo=16, routed)          1.664    13.716    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.742    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 2.916ns (35.518%)  route 5.294ns (64.482%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          0.743    11.911    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X89Y40         LUT5 (Prop_lut5_I3_O)        0.124    12.035 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[17]_INST_0/O
                         net (fo=16, routed)          1.669    13.704    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.742    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.916ns (35.054%)  route 5.403ns (64.946%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          0.747    11.916    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X88Y40         LUT5 (Prop_lut5_I3_O)        0.124    12.040 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[25]_INST_0/O
                         net (fo=16, routed)          1.773    13.813    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y4          RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.578    15.061    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y4          RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.394    15.455    
                         clock uncertainty           -0.035    15.420    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.854    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 2.945ns (37.639%)  route 4.879ns (62.361%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 f  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          1.300    12.468    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.153    12.621 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Dout_A[18]_INST_0/O
                         net (fo=1, routed)           0.697    13.319    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.944    14.364    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 2.916ns (35.555%)  route 5.285ns (64.445%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          0.747    11.916    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X88Y40         LUT5 (Prop_lut5_I3_O)        0.124    12.040 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[25]_INST_0/O
                         net (fo=16, routed)          1.656    13.696    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.581    15.064    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.280    15.344    
                         clock uncertainty           -0.035    15.308    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.742    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 2.916ns (35.082%)  route 5.396ns (64.918%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.732     5.494    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y45         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.950 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.272     7.222    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.346    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_19
    SLICE_X79Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.896 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.896    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_23
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.010    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_40
    SLICE_X79Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_1/CO[3]
                         net (fo=1, routed)           0.000     8.124    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_57
    SLICE_X79Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_2/CO[3]
                         net (fo=1, routed)           0.000     8.238    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_74
    SLICE_X79Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_3/CO[3]
                         net (fo=1, routed)           0.000     8.352    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_91
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_4/CO[3]
                         net (fo=1, routed)           0.000     8.466    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_108
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_5/CO[3]
                         net (fo=1, routed)           0.000     8.580    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/lopt_125
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CARRY4_6/O[1]
                         net (fo=6, routed)           0.954     9.868    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Op2_reg[0][28]
    SLICE_X86Y42         LUT3 (Prop_lut3_I0_O)        0.296    10.164 f  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Instr_Addr[1]_INST_0/O
                         net (fo=6, routed)           0.656    10.820    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/LMB1_ABus[1]
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.348    11.168 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=54, routed)          0.760    11.928    essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X88Y39         LUT5 (Prop_lut5_I3_O)        0.124    12.052 r  essai1_i/lmb_bram_if_cntlr_0/U0/lmb_mux_I/BRAM_Addr_A[28]_INST_0/O
                         net (fo=16, routed)          1.754    13.806    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y4          RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        1.578    15.061    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y4          RAMB36E1                                     r  essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.394    15.455    
                         clock uncertainty           -0.035    15.420    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.854    essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  1.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMS32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMS32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.714%)  route 0.277ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.277     1.951    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y49         RAMS32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMS32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.875    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.354%)  route 0.282ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.282     1.956    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.876    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.354%)  route 0.282ns (66.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.586     1.533    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y49         FDRE                                         r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=131, routed)         0.282     1.956    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1304, routed)        0.852     2.046    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y49         RAMD32                                       r  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X66Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.876    essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y9   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y9   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5   essai1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y42  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y41  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y49  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y48  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y48  essai1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.856ns  (required time - arrival time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.071ns  (logic 0.583ns (28.154%)  route 1.488ns (71.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 53.658 - 50.000 ) 
    Source Clock Delay      (SCD):    4.152ns = ( 20.818 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.334    19.000    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.101 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.717    20.818    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.459    21.277 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.847    22.125    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X85Y64         LUT5 (Prop_lut5_I1_O)        0.124    22.249 f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.640    22.889    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X86Y61         FDCE                                         f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.022    52.021    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.112 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.546    53.658    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.436    54.094    
                         clock uncertainty           -0.035    54.059    
    SLICE_X86Y61         FDCE (Recov_fdce_C_CLR)     -0.314    53.745    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.745    
                         arrival time                         -22.889    
  -------------------------------------------------------------------
                         slack                                 30.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.505%)  route 0.379ns (66.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 18.727 - 16.667 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 18.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.047    17.713    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.739 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.581    18.320    essai1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X85Y65         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.146    18.466 f  essai1_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.143    18.609    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X85Y64         LUT5 (Prop_lut5_I0_O)        0.045    18.654 f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.236    18.890    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X86Y61         FDCE                                         f  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  essai1_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.179    17.845    essai1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.874 f  essai1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.853    18.727    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y61         FDCE                                         r  essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.369    18.358    
    SLICE_X86Y61         FDCE (Remov_fdce_C_CLR)     -0.063    18.295    essai1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.295    
                         arrival time                          18.890    
  -------------------------------------------------------------------
                         slack                                  0.595    





