// Generated by CIRCT unknown git version
module bp_cce_alu_width_p16(	// file.cleaned.mlir:2:3
  input         v_i,	// file.cleaned.mlir:2:38
  input  [15:0] opd_a_i,	// file.cleaned.mlir:2:52
                opd_b_i,	// file.cleaned.mlir:2:71
  input  [2:0]  alu_op_i,	// file.cleaned.mlir:2:90
  output        v_o,	// file.cleaned.mlir:2:110
  output [15:0] res_o,	// file.cleaned.mlir:2:124
  output        branch_res_o	// file.cleaned.mlir:2:141
);

  wire _GEN;	// file.cleaned.mlir:38:11
  wire _GEN_0;	// file.cleaned.mlir:37:11
  wire N28;	// file.cleaned.mlir:36:11
  wire N27;	// file.cleaned.mlir:35:11
  wire N22;	// file.cleaned.mlir:34:11
  wire N20;	// file.cleaned.mlir:33:11
  wire N17;	// file.cleaned.mlir:32:11
  wire N14;	// file.cleaned.mlir:30:11
  wire _GEN_1 = opd_a_i == opd_b_i;	// file.cleaned.mlir:6:10
  wire _GEN_2 = opd_a_i < opd_b_i;	// file.cleaned.mlir:7:10
  wire N12 = alu_op_i[2] | N28;	// file.cleaned.mlir:8:10, :9:10, :36:11
  wire N18 = N27 | alu_op_i[1];	// file.cleaned.mlir:13:10, :14:10, :35:11
  assign N14 = ~(N12 | alu_op_i[0]);	// file.cleaned.mlir:9:10, :10:10, :11:10, :30:11
  assign N17 = ~(N12 | ~(alu_op_i[0]));	// file.cleaned.mlir:9:10, :10:10, :12:10, :31:11, :32:11
  assign N20 = ~(N18 | alu_op_i[0]);	// file.cleaned.mlir:10:10, :14:10, :15:10, :33:11
  assign N22 = ~(N18 | ~(alu_op_i[0]));	// file.cleaned.mlir:10:10, :14:10, :16:11, :31:11, :34:11
  assign N27 = ~(alu_op_i[2]);	// file.cleaned.mlir:8:10, :35:11
  assign N28 = ~(alu_op_i[1]);	// file.cleaned.mlir:13:10, :36:11
  assign _GEN_0 = ~_GEN_1;	// file.cleaned.mlir:6:10, :37:11
  assign _GEN = _GEN_2 | _GEN_1;	// file.cleaned.mlir:6:10, :7:10, :38:11
  assign v_o = v_i;	// file.cleaned.mlir:39:5
  assign res_o =
    ~v_i | alu_op_i[2] | alu_op_i[1]
      ? 16'h0
      : ~(alu_op_i[0]) ? opd_a_i + opd_b_i : alu_op_i[0] ? opd_a_i - opd_b_i : 16'h0;	// file.cleaned.mlir:3:15, :8:10, :10:10, :13:10, :18:11, :19:11, :25:11, :26:11, :27:11, :28:11, :29:11, :31:11, :39:5
  assign branch_res_o =
    v_i & (N14 ? _GEN_1 : N17 ? _GEN_0 : N20 ? _GEN_2 : N22 ? _GEN : (&alu_op_i));	// file.cleaned.mlir:6:10, :7:10, :17:11, :20:11, :21:11, :22:11, :23:11, :24:11, :30:11, :32:11, :33:11, :34:11, :37:11, :38:11, :39:5
endmodule

