Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jan 16 10:44:16 2024
| Host         : DESKTOP-GD656IR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.231        0.000                      0                13983        0.030        0.000                      0                13983        4.020        0.000                       0                  7759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK                       {0.000 41.666}       83.333          12.000          
  clk_out1_clk_generator  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_generator  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_clk_generator        0.231        0.000                      0                13983        0.030        0.000                      0                13983        4.020        0.000                       0                  7755  
  clkfbout_clk_generator                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_generator
  To Clock:  clk_out1_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 5.215ns (55.613%)  route 4.162ns (44.387%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.660    -0.833    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y3           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.382 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[20]
                         net (fo=74, routed)          1.728     3.109    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_85
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.149     3.258 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0/O
                         net (fo=2, routed)           0.817     4.076    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.332     4.408 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21/O
                         net (fo=1, routed)           0.000     4.408    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.940 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.940    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.054    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.388 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.755     6.142    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.863     7.334    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.660    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.210 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.544 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.544    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[16]
    SLICE_X32Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.440     8.464    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X32Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.243     8.713    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.062     8.775    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 5.120ns (55.158%)  route 4.162ns (44.842%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.660    -0.833    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y3           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.382 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[20]
                         net (fo=74, routed)          1.728     3.109    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_85
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.149     3.258 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0/O
                         net (fo=2, routed)           0.817     4.076    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.332     4.408 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21/O
                         net (fo=1, routed)           0.000     4.408    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.940 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.940    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.054    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.388 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.755     6.142    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.863     7.334    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.660    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.210 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.449 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.449    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[17]
    SLICE_X32Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.440     8.464    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X32Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.243     8.713    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.062     8.775    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 5.104ns (55.081%)  route 4.162ns (44.919%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.660    -0.833    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y3           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.382 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[20]
                         net (fo=74, routed)          1.728     3.109    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_85
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.149     3.258 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0/O
                         net (fo=2, routed)           0.817     4.076    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.332     4.408 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21/O
                         net (fo=1, routed)           0.000     4.408    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.940 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.940    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.054    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.388 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.755     6.142    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.863     7.334    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.660    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.210 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.433 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.433    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[15]
    SLICE_X32Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.440     8.464    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X32Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.243     8.713    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.062     8.775    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 4.971ns (54.427%)  route 4.162ns (45.573%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.660    -0.833    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y3           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.382 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[20]
                         net (fo=74, routed)          1.728     3.109    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_85
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.149     3.258 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0/O
                         net (fo=2, routed)           0.817     4.076    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.332     4.408 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21/O
                         net (fo=1, routed)           0.000     4.408    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.940 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.940    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.054    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.388 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.755     6.142    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.863     7.334    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.660    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.300 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.300    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[14]
    SLICE_X32Y13         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.440     8.464    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X32Y13         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.243     8.713    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.062     8.775    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 4.911ns (54.125%)  route 4.162ns (45.875%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.660    -0.833    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y3           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.382 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[20]
                         net (fo=74, routed)          1.728     3.109    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_85
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.149     3.258 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0/O
                         net (fo=2, routed)           0.817     4.076    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_17__0_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.332     4.408 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21/O
                         net (fo=1, routed)           0.000     4.408    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.940 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.940    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.054    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.388 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.755     6.142    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.329     6.471 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.863     7.334    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.660    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.240 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.240    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[13]
    SLICE_X32Y13         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.440     8.464    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X32Y13         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[13]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.243     8.713    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.062     8.775    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 4.706ns (52.049%)  route 4.336ns (47.951%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.659    -0.834    pqn_ctrl_0/PQN_Krasavietz_class1_0/clk_out1
    DSP48_X0Y2           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.215     1.381 f  pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/P[22]
                         net (fo=58, routed)          1.161     2.542    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_0[21]
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.124     2.666 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_18/O
                         net (fo=2, routed)           0.712     3.378    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_18_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.502 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_22/O
                         net (fo=1, routed)           0.000     3.502    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_22_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.015 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.015    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[10]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.330 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_12/O[3]
                         net (fo=7, routed)           0.723     5.053    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_12_n_4
    SLICE_X8Y9           LUT2 (Prop_lut2_I1_O)        0.307     5.360 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_18/O
                         net (fo=2, routed)           0.510     5.870    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_18_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I4_O)        0.124     5.994 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_13/O
                         net (fo=2, routed)           0.414     6.408    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_13_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_5/O
                         net (fo=1, routed)           0.815     7.347    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.873 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.873    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.207 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.207    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL[16]
    SLICE_X9Y7           FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.449     8.473    pqn_ctrl_0/PQN_Krasavietz_class1_0/clk_out1
    SLICE_X9Y7           FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[16]/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.243     8.794    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.856    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 4.611ns (51.540%)  route 4.336ns (48.460%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.659    -0.834    pqn_ctrl_0/PQN_Krasavietz_class1_0/clk_out1
    DSP48_X0Y2           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.215     1.381 f  pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/P[22]
                         net (fo=58, routed)          1.161     2.542    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_0[21]
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.124     2.666 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_18/O
                         net (fo=2, routed)           0.712     3.378    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_18_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.502 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_22/O
                         net (fo=1, routed)           0.000     3.502    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_22_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.015 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.015    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[10]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.330 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_12/O[3]
                         net (fo=7, routed)           0.723     5.053    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_12_n_4
    SLICE_X8Y9           LUT2 (Prop_lut2_I1_O)        0.307     5.360 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_18/O
                         net (fo=2, routed)           0.510     5.870    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_18_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I4_O)        0.124     5.994 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_13/O
                         net (fo=2, routed)           0.414     6.408    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_13_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_5/O
                         net (fo=1, routed)           0.815     7.347    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.873 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.873    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.112 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.112    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL[17]
    SLICE_X9Y7           FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.449     8.473    pqn_ctrl_0/PQN_Krasavietz_class1_0/clk_out1
    SLICE_X9Y7           FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.243     8.794    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.856    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 4.595ns (51.453%)  route 4.336ns (48.547%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.659    -0.834    pqn_ctrl_0/PQN_Krasavietz_class1_0/clk_out1
    DSP48_X0Y2           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.215     1.381 f  pqn_ctrl_0/PQN_Krasavietz_class1_0/vv36_reg/P[22]
                         net (fo=58, routed)          1.161     2.542    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_0[21]
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.124     2.666 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_18/O
                         net (fo=2, routed)           0.712     3.378    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_18_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.502 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_22/O
                         net (fo=1, routed)           0.000     3.502    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[10]_i_22_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.015 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.015    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[10]_i_11_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.330 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_12/O[3]
                         net (fo=7, routed)           0.723     5.053    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_12_n_4
    SLICE_X8Y9           LUT2 (Prop_lut2_I1_O)        0.307     5.360 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_18/O
                         net (fo=2, routed)           0.510     5.870    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_18_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I4_O)        0.124     5.994 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_13/O
                         net (fo=2, routed)           0.414     6.408    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_13_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.532 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_5/O
                         net (fo=1, routed)           0.815     7.347    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0[14]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.873 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.873    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[14]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.096 r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.096    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL[15]
    SLICE_X9Y7           FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.449     8.473    pqn_ctrl_0/PQN_Krasavietz_class1_0/clk_out1
    SLICE_X9Y7           FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[15]/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.243     8.794    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.856    pqn_ctrl_0/PQN_Krasavietz_class1_0/con_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 4.574ns (51.357%)  route 4.332ns (48.643%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.660    -0.833    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y3           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     1.382 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[17]
                         net (fo=71, routed)          1.835     3.217    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_88
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.341 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[14]_i_19/O
                         net (fo=2, routed)           0.828     4.169    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[14]_i_19_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.695 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.695    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.917 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]_i_10/O[0]
                         net (fo=4, routed)           0.936     5.853    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]_i_10_n_7
    SLICE_X31Y9          LUT3 (Prop_lut3_I2_O)        0.325     6.178 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[14]_i_15/O
                         net (fo=1, routed)           0.733     6.911    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[14]_i_15_n_0
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.326     7.237 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[14]_i_9/O
                         net (fo=1, routed)           0.000     7.237    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[14]_i_9_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.750 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.750    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.073 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.073    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS[16]
    SLICE_X38Y10         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.443     8.467    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X38Y10         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]/C
                         clock pessimism              0.563     9.030    
                         clock uncertainty           -0.243     8.788    
    SLICE_X38Y10         FDRE (Setup_fdre_C_D)        0.109     8.897    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 5.148ns (57.893%)  route 3.744ns (42.107%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.660    -0.833    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y3           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.215     1.382 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[11]
                         net (fo=68, routed)          1.492     2.873    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_94
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.997 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40/O
                         net (fo=1, routed)           0.000     2.997    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.547 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.547    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.661    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.974 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/O[3]
                         net (fo=3, routed)           1.092     5.066    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_4
    SLICE_X35Y7          LUT3 (Prop_lut3_I1_O)        0.332     5.398 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_20/O
                         net (fo=2, routed)           0.505     5.904    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_20_n_0
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.326     6.230 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_3/O
                         net (fo=2, routed)           0.655     6.885    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_3_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_7/O
                         net (fo=1, routed)           0.000     7.009    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_7_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.385 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.502    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.059 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.059    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[17]
    SLICE_X42Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        1.442     8.466    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X42Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.243     8.787    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)        0.109     8.896    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  0.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/PORT_nout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.020%)  route 0.192ns (53.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.560    -0.604    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X34Y11         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[13]/Q
                         net (fo=1, routed)           0.192    -0.247    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg_n_0_[13]
    SLICE_X37Y16         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_nout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.825    -0.846    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X37Y16         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_nout_reg[13]/C
                         clock pessimism              0.502    -0.344    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.066    -0.278    pqn_ctrl_0/PQN_NP2426_class1_0/PORT_nout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_APL_0/PORT_sout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/TXD_DATA6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.310%)  route 0.227ns (61.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.561    -0.603    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X33Y39         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/PORT_sout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PQN_APL_0/PORT_sout_reg[6]/Q
                         net (fo=2, routed)           0.227    -0.235    pqn_ctrl_0/PQN_APL_sout[6]
    SLICE_X36Y39         FDRE                                         r  pqn_ctrl_0/TXD_DATA6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.830    -0.841    pqn_ctrl_0/clk_out1
    SLICE_X36Y39         FDRE                                         r  pqn_ctrl_0/TXD_DATA6_reg[6]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.071    -0.268    pqn_ctrl_0/TXD_DATA6_reg[6]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_APL_0/PORT_sout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/TXD_DATA6_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.272%)  route 0.227ns (61.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.561    -0.603    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X35Y42         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/PORT_sout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PQN_APL_0/PORT_sout_reg[10]/Q
                         net (fo=2, routed)           0.227    -0.234    pqn_ctrl_0/PQN_APL_sout[10]
    SLICE_X39Y42         FDRE                                         r  pqn_ctrl_0/TXD_DATA6_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.831    -0.840    pqn_ctrl_0/clk_out1
    SLICE_X39Y42         FDRE                                         r  pqn_ctrl_0/TXD_DATA6_reg[10]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.070    -0.268    pqn_ctrl_0/TXD_DATA6_reg[10]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_PN_0/qout_b0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_PN_0/PORT_qout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.232%)  route 0.199ns (54.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.559    -0.605    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X38Y36         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/qout_b0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  pqn_ctrl_0/PQN_PN_0/qout_b0_reg[13]/Q
                         net (fo=1, routed)           0.199    -0.242    pqn_ctrl_0/PQN_PN_0/qout_b0[13]
    SLICE_X34Y37         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_qout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.827    -0.844    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X34Y37         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_qout_reg[13]/C
                         clock pessimism              0.502    -0.342    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.064    -0.278    pqn_ctrl_0/PQN_PN_0/PORT_qout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PN_sc_dina_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.561    -0.603    pqn_ctrl_0/clk_out1
    SLICE_X49Y33         FDRE                                         r  pqn_ctrl_0/PN_sc_dina_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PN_sc_dina_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.354    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.871    -0.800    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.546    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.391    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PN_sc_dina_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.561    -0.603    pqn_ctrl_0/clk_out1
    SLICE_X49Y33         FDRE                                         r  pqn_ctrl_0/PN_sc_dina_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PN_sc_dina_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.354    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.871    -0.800    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.546    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.391    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PN_sc_dina_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.561    -0.603    pqn_ctrl_0/clk_out1
    SLICE_X49Y33         FDRE                                         r  pqn_ctrl_0/PN_sc_dina_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PN_sc_dina_reg[10]/Q
                         net (fo=1, routed)           0.108    -0.354    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.871    -0.800    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.546    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.391    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.342ns (83.267%)  route 0.069ns (16.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.564    -0.600    sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/clk_out1
    SLICE_X41Y49         FDRE                                         r  sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[5]/Q
                         net (fo=3, routed)           0.068    -0.391    sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[17]_0[5]
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.244 r  sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.243    sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[7]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.189 r  sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.189    sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[11]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.832    -0.839    sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/clk_out1
    SLICE_X41Y50         FDRE                                         r  sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[8]/C
                         clock pessimism              0.507    -0.332    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105    -0.227    sc_accumulator_glomeruli_ctrl_0/sc_accumulator_glomeruli_0_0/sc_sum_inhi_reg[8]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PN_sc_dina_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.562    -0.602    pqn_ctrl_0/clk_out1
    SLICE_X48Y34         FDRE                                         r  pqn_ctrl_0/PN_sc_dina_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pqn_ctrl_0/PN_sc_dina_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.351    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.871    -0.800    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.546    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.155    -0.391    blk_mem_PN_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/cos_s_vL_b0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.274ns (66.139%)  route 0.140ns (33.861%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.564    -0.600    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X30Y49         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/cos_s_vL_b0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  pqn_ctrl_0/PQN_MBON_0/cos_s_vL_b0_reg[1]/Q
                         net (fo=2, routed)           0.140    -0.296    pqn_ctrl_0/PQN_MBON_0/cos_s_vL_b0[1]
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.251 r  pqn_ctrl_0/PQN_MBON_0/sout_b0[3]_i_7__2/O
                         net (fo=1, routed)           0.000    -0.251    pqn_ctrl_0/PQN_MBON_0/sout_b0[3]_i_7__2_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.186 r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[3]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.186    pqn_ctrl_0/PQN_MBON_0/sout_b0[1]
    SLICE_X33Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7753, routed)        0.830    -0.840    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X33Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[1]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.228    pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37     pqn_ctrl_0/PQN_APL_nin_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y29     pqn_ctrl_0/PQN_APL_nin_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y28     pqn_ctrl_0/PQN_APL_nin_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y28     pqn_ctrl_0/PQN_APL_nin_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y26     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y29     pqn_ctrl_0/PQN_APL_nin_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y36     pqn_ctrl_0/PQN_APL_nin_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18     pqn_ctrl_0/PQN_Krasavietz_class1_Iin_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y21      pqn_ctrl_0/PQN_Krasavietz_class1_Iin_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_generator_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT



