# vsim "+seed=45" -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 02:29:01 on Dec 16,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 4 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.mem_system_hier
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_cntrl_assoc
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.memory2c_align
# Loading __work.m2w_ff
# Loading __work.wb
# ** Error (suppressible): (vsim-3389) Port 'clk' not found in the connected module (8th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetchSection/instruction_memory File: fetch.v Line: 72
# ** Error (suppressible): (vsim-3389) Port 'rst' not found in the connected module (9th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetchSection/instruction_memory File: fetch.v Line: 72
# ** Error (suppressible): (vsim-3389) Port 'err' not found in the connected module (10th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetchSection/instruction_memory File: fetch.v Line: 72
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decodeSection'.  Expected 36, found 35.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/decodeSection File: proc.v Line: 141
# ** Warning: (vsim-3722) proc.v(141): [TFMPC] - Missing connection for port 'stuSel'.
# Error loading design
# End time: 02:29:02 on Dec 16,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
