
Nuclro446RE_UART_RxTxIT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008430  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08008600  08008600  00018600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008804  08008804  00018804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800880c  0800880c  0001880c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008810  08008810  00018810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000594  20000000  08008814  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000380  20000594  08008da8  00020594  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000914  08008da8  00020914  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020594  2**0
                  CONTENTS, READONLY
 10 .debug_line   00006daa  00000000  00000000  000205c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000e7fa  00000000  00000000  0002736e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001fdf  00000000  00000000  00035b68  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e50  00000000  00000000  00037b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d38  00000000  00000000  00038998  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004322  00000000  00000000  000396d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003d9f2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000042d4  00000000  00000000  0003da70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000594 	.word	0x20000594
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080085e8 	.word	0x080085e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000598 	.word	0x20000598
 800020c:	080085e8 	.word	0x080085e8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <__aeabi_uldivmod>:
 8000c80:	b953      	cbnz	r3, 8000c98 <__aeabi_uldivmod+0x18>
 8000c82:	b94a      	cbnz	r2, 8000c98 <__aeabi_uldivmod+0x18>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	bf08      	it	eq
 8000c88:	2800      	cmpeq	r0, #0
 8000c8a:	bf1c      	itt	ne
 8000c8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c90:	f04f 30ff 	movne.w	r0, #4294967295
 8000c94:	f000 b97e 	b.w	8000f94 <__aeabi_idiv0>
 8000c98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca0:	f000 f806 	bl	8000cb0 <__udivmoddi4>
 8000ca4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cac:	b004      	add	sp, #16
 8000cae:	4770      	bx	lr

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	460e      	mov	r6, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	9d08      	ldr	r5, [sp, #32]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d150      	bne.n	8000d62 <__udivmoddi4+0xb2>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	d96c      	bls.n	8000da0 <__udivmoddi4+0xf0>
 8000cc6:	fab2 fe82 	clz	lr, r2
 8000cca:	f1be 0f00 	cmp.w	lr, #0
 8000cce:	d00b      	beq.n	8000ce8 <__udivmoddi4+0x38>
 8000cd0:	f1ce 0420 	rsb	r4, lr, #32
 8000cd4:	fa20 f404 	lsr.w	r4, r0, r4
 8000cd8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000cdc:	ea44 0c06 	orr.w	ip, r4, r6
 8000ce0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ce4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	fbbc f0f9 	udiv	r0, ip, r9
 8000cf2:	fa1f f887 	uxth.w	r8, r7
 8000cf6:	fb09 c610 	mls	r6, r9, r0, ip
 8000cfa:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cfe:	fb00 f308 	mul.w	r3, r0, r8
 8000d02:	42b3      	cmp	r3, r6
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x6a>
 8000d06:	19f6      	adds	r6, r6, r7
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 8122 	bcs.w	8000f54 <__udivmoddi4+0x2a4>
 8000d10:	42b3      	cmp	r3, r6
 8000d12:	f240 811f 	bls.w	8000f54 <__udivmoddi4+0x2a4>
 8000d16:	3802      	subs	r0, #2
 8000d18:	443e      	add	r6, r7
 8000d1a:	1af6      	subs	r6, r6, r3
 8000d1c:	b2a2      	uxth	r2, r4
 8000d1e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d22:	fb09 6613 	mls	r6, r9, r3, r6
 8000d26:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d2a:	fb03 f808 	mul.w	r8, r3, r8
 8000d2e:	45a0      	cmp	r8, r4
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x96>
 8000d32:	19e4      	adds	r4, r4, r7
 8000d34:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d38:	f080 810a 	bcs.w	8000f50 <__udivmoddi4+0x2a0>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f240 8107 	bls.w	8000f50 <__udivmoddi4+0x2a0>
 8000d42:	3b02      	subs	r3, #2
 8000d44:	443c      	add	r4, r7
 8000d46:	ebc8 0404 	rsb	r4, r8, r4
 8000d4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2d00      	cmp	r5, #0
 8000d52:	d062      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d54:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d58:	2300      	movs	r3, #0
 8000d5a:	602c      	str	r4, [r5, #0]
 8000d5c:	606b      	str	r3, [r5, #4]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0xc6>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d055      	beq.n	8000e16 <__udivmoddi4+0x166>
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000d70:	4608      	mov	r0, r1
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	f040 8090 	bne.w	8000ea0 <__udivmoddi4+0x1f0>
 8000d80:	42b3      	cmp	r3, r6
 8000d82:	d302      	bcc.n	8000d8a <__udivmoddi4+0xda>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f200 80f8 	bhi.w	8000f7a <__udivmoddi4+0x2ca>
 8000d8a:	1a84      	subs	r4, r0, r2
 8000d8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000d90:	2001      	movs	r0, #1
 8000d92:	46b4      	mov	ip, r6
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d040      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da0:	b912      	cbnz	r2, 8000da8 <__udivmoddi4+0xf8>
 8000da2:	2701      	movs	r7, #1
 8000da4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000da8:	fab7 fe87 	clz	lr, r7
 8000dac:	f1be 0f00 	cmp.w	lr, #0
 8000db0:	d135      	bne.n	8000e1e <__udivmoddi4+0x16e>
 8000db2:	1bf3      	subs	r3, r6, r7
 8000db4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc2:	0c22      	lsrs	r2, r4, #16
 8000dc4:	fb08 3610 	mls	r6, r8, r0, r3
 8000dc8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000dcc:	fb0c f300 	mul.w	r3, ip, r0
 8000dd0:	42b3      	cmp	r3, r6
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x134>
 8000dd4:	19f6      	adds	r6, r6, r7
 8000dd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x132>
 8000ddc:	42b3      	cmp	r3, r6
 8000dde:	f200 80ce 	bhi.w	8000f7e <__udivmoddi4+0x2ce>
 8000de2:	4610      	mov	r0, r2
 8000de4:	1af6      	subs	r6, r6, r3
 8000de6:	b2a2      	uxth	r2, r4
 8000de8:	fbb6 f3f8 	udiv	r3, r6, r8
 8000dec:	fb08 6613 	mls	r6, r8, r3, r6
 8000df0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000df4:	fb0c fc03 	mul.w	ip, ip, r3
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x15c>
 8000dfc:	19e4      	adds	r4, r4, r7
 8000dfe:	f103 32ff 	add.w	r2, r3, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x15a>
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	f200 80b5 	bhi.w	8000f74 <__udivmoddi4+0x2c4>
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	ebcc 0404 	rsb	r4, ip, r4
 8000e10:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e14:	e79c      	b.n	8000d50 <__udivmoddi4+0xa0>
 8000e16:	4629      	mov	r1, r5
 8000e18:	4628      	mov	r0, r5
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	f1ce 0120 	rsb	r1, lr, #32
 8000e22:	fa06 f30e 	lsl.w	r3, r6, lr
 8000e26:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e2a:	fa20 f901 	lsr.w	r9, r0, r1
 8000e2e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e32:	40ce      	lsrs	r6, r1
 8000e34:	ea49 0903 	orr.w	r9, r9, r3
 8000e38:	fbb6 faf8 	udiv	sl, r6, r8
 8000e3c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000e40:	fb08 661a 	mls	r6, r8, sl, r6
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000e4c:	fb0a f20c 	mul.w	r2, sl, ip
 8000e50:	429a      	cmp	r2, r3
 8000e52:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1be>
 8000e58:	19db      	adds	r3, r3, r7
 8000e5a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000e5e:	f080 8087 	bcs.w	8000f70 <__udivmoddi4+0x2c0>
 8000e62:	429a      	cmp	r2, r3
 8000e64:	f240 8084 	bls.w	8000f70 <__udivmoddi4+0x2c0>
 8000e68:	f1aa 0a02 	sub.w	sl, sl, #2
 8000e6c:	443b      	add	r3, r7
 8000e6e:	1a9b      	subs	r3, r3, r2
 8000e70:	fa1f f989 	uxth.w	r9, r9
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000e80:	fb01 f60c 	mul.w	r6, r1, ip
 8000e84:	429e      	cmp	r6, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1e8>
 8000e88:	19db      	adds	r3, r3, r7
 8000e8a:	f101 32ff 	add.w	r2, r1, #4294967295
 8000e8e:	d26b      	bcs.n	8000f68 <__udivmoddi4+0x2b8>
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d969      	bls.n	8000f68 <__udivmoddi4+0x2b8>
 8000e94:	3902      	subs	r1, #2
 8000e96:	443b      	add	r3, r7
 8000e98:	1b9b      	subs	r3, r3, r6
 8000e9a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000e9e:	e78e      	b.n	8000dbe <__udivmoddi4+0x10e>
 8000ea0:	f1c1 0e20 	rsb	lr, r1, #32
 8000ea4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4323      	orrs	r3, r4
 8000eac:	fa20 f70e 	lsr.w	r7, r0, lr
 8000eb0:	fa06 f401 	lsl.w	r4, r6, r1
 8000eb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ebc:	433c      	orrs	r4, r7
 8000ebe:	fbb6 f9fc 	udiv	r9, r6, ip
 8000ec2:	0c27      	lsrs	r7, r4, #16
 8000ec4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000ec8:	fa1f f883 	uxth.w	r8, r3
 8000ecc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000ed0:	fb09 f708 	mul.w	r7, r9, r8
 8000ed4:	42b7      	cmp	r7, r6
 8000ed6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eda:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x242>
 8000ee0:	18f6      	adds	r6, r6, r3
 8000ee2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee6:	d241      	bcs.n	8000f6c <__udivmoddi4+0x2bc>
 8000ee8:	42b7      	cmp	r7, r6
 8000eea:	d93f      	bls.n	8000f6c <__udivmoddi4+0x2bc>
 8000eec:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef0:	441e      	add	r6, r3
 8000ef2:	1bf6      	subs	r6, r6, r7
 8000ef4:	b2a0      	uxth	r0, r4
 8000ef6:	fbb6 f4fc 	udiv	r4, r6, ip
 8000efa:	fb0c 6614 	mls	r6, ip, r4, r6
 8000efe:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000f02:	fb04 f808 	mul.w	r8, r4, r8
 8000f06:	45b8      	cmp	r8, r7
 8000f08:	d907      	bls.n	8000f1a <__udivmoddi4+0x26a>
 8000f0a:	18ff      	adds	r7, r7, r3
 8000f0c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000f10:	d228      	bcs.n	8000f64 <__udivmoddi4+0x2b4>
 8000f12:	45b8      	cmp	r8, r7
 8000f14:	d926      	bls.n	8000f64 <__udivmoddi4+0x2b4>
 8000f16:	3c02      	subs	r4, #2
 8000f18:	441f      	add	r7, r3
 8000f1a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000f1e:	ebc8 0707 	rsb	r7, r8, r7
 8000f22:	fba0 8902 	umull	r8, r9, r0, r2
 8000f26:	454f      	cmp	r7, r9
 8000f28:	4644      	mov	r4, r8
 8000f2a:	464e      	mov	r6, r9
 8000f2c:	d314      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f2e:	d029      	beq.n	8000f84 <__udivmoddi4+0x2d4>
 8000f30:	b365      	cbz	r5, 8000f8c <__udivmoddi4+0x2dc>
 8000f32:	ebba 0304 	subs.w	r3, sl, r4
 8000f36:	eb67 0706 	sbc.w	r7, r7, r6
 8000f3a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f3e:	40cb      	lsrs	r3, r1
 8000f40:	40cf      	lsrs	r7, r1
 8000f42:	ea4e 0303 	orr.w	r3, lr, r3
 8000f46:	e885 0088 	stmia.w	r5, {r3, r7}
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f50:	4613      	mov	r3, r2
 8000f52:	e6f8      	b.n	8000d46 <__udivmoddi4+0x96>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e6e0      	b.n	8000d1a <__udivmoddi4+0x6a>
 8000f58:	ebb8 0402 	subs.w	r4, r8, r2
 8000f5c:	eb69 0603 	sbc.w	r6, r9, r3
 8000f60:	3801      	subs	r0, #1
 8000f62:	e7e5      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f64:	4604      	mov	r4, r0
 8000f66:	e7d8      	b.n	8000f1a <__udivmoddi4+0x26a>
 8000f68:	4611      	mov	r1, r2
 8000f6a:	e795      	b.n	8000e98 <__udivmoddi4+0x1e8>
 8000f6c:	4681      	mov	r9, r0
 8000f6e:	e7c0      	b.n	8000ef2 <__udivmoddi4+0x242>
 8000f70:	468a      	mov	sl, r1
 8000f72:	e77c      	b.n	8000e6e <__udivmoddi4+0x1be>
 8000f74:	3b02      	subs	r3, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e748      	b.n	8000e0c <__udivmoddi4+0x15c>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e70a      	b.n	8000d94 <__udivmoddi4+0xe4>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	443e      	add	r6, r7
 8000f82:	e72f      	b.n	8000de4 <__udivmoddi4+0x134>
 8000f84:	45c2      	cmp	sl, r8
 8000f86:	d3e7      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f88:	463e      	mov	r6, r7
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f8c:	4629      	mov	r1, r5
 8000f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f92:	bf00      	nop

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f9c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f9e:	e003      	b.n	8000fa8 <LoopCopyDataInit>

08000fa0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fa2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fa4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fa6:	3104      	adds	r1, #4

08000fa8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fa8:	480b      	ldr	r0, [pc, #44]	; (8000fd8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000fac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000fae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fb0:	d3f6      	bcc.n	8000fa0 <CopyDataInit>
  ldr  r2, =_sbss
 8000fb2:	4a0b      	ldr	r2, [pc, #44]	; (8000fe0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fb4:	e002      	b.n	8000fbc <LoopFillZerobss>

08000fb6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000fb6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000fb8:	f842 3b04 	str.w	r3, [r2], #4

08000fbc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fbc:	4b09      	ldr	r3, [pc, #36]	; (8000fe4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000fbe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000fc0:	d3f9      	bcc.n	8000fb6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000fc2:	f000 f813 	bl	8000fec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fc6:	f004 fc15 	bl	80057f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fca:	f003 fcf3 	bl	80049b4 <main>
  bx  lr    
 8000fce:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fd0:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000fd4:	08008814 	.word	0x08008814
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fd8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000fdc:	20000594 	.word	0x20000594
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000fe0:	20000594 	.word	0x20000594
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fe4:	20000914 	.word	0x20000914

08000fe8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC_IRQHandler>
	...

08000fec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ff0:	4a16      	ldr	r2, [pc, #88]	; (800104c <SystemInit+0x60>)
 8000ff2:	4b16      	ldr	r3, [pc, #88]	; (800104c <SystemInit+0x60>)
 8000ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ff8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ffc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001000:	4a13      	ldr	r2, [pc, #76]	; (8001050 <SystemInit+0x64>)
 8001002:	4b13      	ldr	r3, [pc, #76]	; (8001050 <SystemInit+0x64>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <SystemInit+0x64>)
 800100e:	2200      	movs	r2, #0
 8001010:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001012:	4a0f      	ldr	r2, [pc, #60]	; (8001050 <SystemInit+0x64>)
 8001014:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <SystemInit+0x64>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800101c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001020:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001022:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <SystemInit+0x64>)
 8001024:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <SystemInit+0x68>)
 8001026:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001028:	4a09      	ldr	r2, [pc, #36]	; (8001050 <SystemInit+0x64>)
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <SystemInit+0x64>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001032:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <SystemInit+0x64>)
 8001036:	2200      	movs	r2, #0
 8001038:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800103a:	4b04      	ldr	r3, [pc, #16]	; (800104c <SystemInit+0x60>)
 800103c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001040:	609a      	str	r2, [r3, #8]
#endif
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00
 8001050:	40023800 	.word	0x40023800
 8001054:	24003010 	.word	0x24003010

08001058 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800105c:	4a0e      	ldr	r2, [pc, #56]	; (8001098 <HAL_Init+0x40>)
 800105e:	4b0e      	ldr	r3, [pc, #56]	; (8001098 <HAL_Init+0x40>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001066:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001068:	4a0b      	ldr	r2, [pc, #44]	; (8001098 <HAL_Init+0x40>)
 800106a:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <HAL_Init+0x40>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001072:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001074:	4a08      	ldr	r2, [pc, #32]	; (8001098 <HAL_Init+0x40>)
 8001076:	4b08      	ldr	r3, [pc, #32]	; (8001098 <HAL_Init+0x40>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800107e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001080:	2003      	movs	r0, #3
 8001082:	f000 f921 	bl	80012c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001086:	2000      	movs	r0, #0
 8001088:	f000 f808 	bl	800109c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800108c:	f004 f834 	bl	80050f8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40023c00 	.word	0x40023c00

0800109c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80010a4:	4b09      	ldr	r3, [pc, #36]	; (80010cc <HAL_InitTick+0x30>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a09      	ldr	r2, [pc, #36]	; (80010d0 <HAL_InitTick+0x34>)
 80010aa:	fba2 2303 	umull	r2, r3, r2, r3
 80010ae:	099b      	lsrs	r3, r3, #6
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f93f 	bl	8001334 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80010b6:	2200      	movs	r2, #0
 80010b8:	6879      	ldr	r1, [r7, #4]
 80010ba:	f04f 30ff 	mov.w	r0, #4294967295
 80010be:	f000 f90f 	bl	80012e0 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000000 	.word	0x20000000
 80010d0:	10624dd3 	.word	0x10624dd3

080010d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  uwTick++;
 80010d8:	4b04      	ldr	r3, [pc, #16]	; (80010ec <HAL_IncTick+0x18>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	3301      	adds	r3, #1
 80010de:	4a03      	ldr	r2, [pc, #12]	; (80010ec <HAL_IncTick+0x18>)
 80010e0:	6013      	str	r3, [r2, #0]
}
 80010e2:	bf00      	nop
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	20000618 	.word	0x20000618

080010f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  return uwTick;
 80010f4:	4b03      	ldr	r3, [pc, #12]	; (8001104 <HAL_GetTick+0x14>)
 80010f6:	681b      	ldr	r3, [r3, #0]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000618 	.word	0x20000618

08001108 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 8001114:	f7ff ffec 	bl	80010f0 <HAL_GetTick>
 8001118:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800111a:	bf00      	nop
 800111c:	f7ff ffe8 	bl	80010f0 <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	1ad2      	subs	r2, r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	429a      	cmp	r2, r3
 800112a:	d3f7      	bcc.n	800111c <HAL_Delay+0x14>
  {
  }
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <NVIC_SetPriorityGrouping+0x44>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800114a:	68ba      	ldr	r2, [r7, #8]
 800114c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001150:	4013      	ands	r3, r2
 8001152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800115c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001164:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001166:	4a04      	ldr	r2, [pc, #16]	; (8001178 <NVIC_SetPriorityGrouping+0x44>)
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	60d3      	str	r3, [r2, #12]
}
 800116c:	bf00      	nop
 800116e:	3714      	adds	r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001180:	4b04      	ldr	r3, [pc, #16]	; (8001194 <NVIC_GetPriorityGrouping+0x18>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001188:	0a1b      	lsrs	r3, r3, #8
}
 800118a:	4618      	mov	r0, r3
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80011a2:	4909      	ldr	r1, [pc, #36]	; (80011c8 <NVIC_EnableIRQ+0x30>)
 80011a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a8:	095b      	lsrs	r3, r3, #5
 80011aa:	79fa      	ldrb	r2, [r7, #7]
 80011ac:	f002 021f 	and.w	r2, r2, #31
 80011b0:	2001      	movs	r0, #1
 80011b2:	fa00 f202 	lsl.w	r2, r0, r2
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000e100 	.word	0xe000e100

080011cc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	da0b      	bge.n	80011f8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	490d      	ldr	r1, [pc, #52]	; (8001218 <NVIC_SetPriority+0x4c>)
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 030f 	and.w	r3, r3, #15
 80011e8:	3b04      	subs	r3, #4
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	0112      	lsls	r2, r2, #4
 80011f0:	b2d2      	uxtb	r2, r2
 80011f2:	440b      	add	r3, r1
 80011f4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f6:	e009      	b.n	800120c <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f8:	4908      	ldr	r1, [pc, #32]	; (800121c <NVIC_SetPriority+0x50>)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	0112      	lsls	r2, r2, #4
 8001204:	b2d2      	uxtb	r2, r2
 8001206:	440b      	add	r3, r1
 8001208:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000ed00 	.word	0xe000ed00
 800121c:	e000e100 	.word	0xe000e100

08001220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	; 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	2201      	movs	r2, #1
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	1e5a      	subs	r2, r3, #1
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	401a      	ands	r2, r3
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001266:	2101      	movs	r1, #1
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	1e59      	subs	r1, r3, #1
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001274:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8001276:	4618      	mov	r0, r3
 8001278:	3724      	adds	r7, #36	; 0x24
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop

08001284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3b01      	subs	r3, #1
 8001290:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001294:	d301      	bcc.n	800129a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001296:	2301      	movs	r3, #1
 8001298:	e00f      	b.n	80012ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800129a:	4a0a      	ldr	r2, [pc, #40]	; (80012c4 <SysTick_Config+0x40>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3b01      	subs	r3, #1
 80012a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012a2:	210f      	movs	r1, #15
 80012a4:	f04f 30ff 	mov.w	r0, #4294967295
 80012a8:	f7ff ff90 	bl	80011cc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <SysTick_Config+0x40>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012b2:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <SysTick_Config+0x40>)
 80012b4:	2207      	movs	r2, #7
 80012b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	e000e010 	.word	0xe000e010

080012c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff2f 	bl	8001134 <NVIC_SetPriorityGrouping>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop

080012e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
 80012ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012f2:	f7ff ff43 	bl	800117c <NVIC_GetPriorityGrouping>
 80012f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	68b9      	ldr	r1, [r7, #8]
 80012fc:	6978      	ldr	r0, [r7, #20]
 80012fe:	f7ff ff8f 	bl	8001220 <NVIC_EncodePriority>
 8001302:	4602      	mov	r2, r0
 8001304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001308:	4611      	mov	r1, r2
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff ff5e 	bl	80011cc <NVIC_SetPriority>
}
 8001310:	bf00      	nop
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ff36 	bl	8001198 <NVIC_EnableIRQ>
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ffa1 	bl	8001284 <SysTick_Config>
 8001342:	4603      	mov	r3, r0
}
 8001344:	4618      	mov	r0, r3
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b04      	cmp	r3, #4
 8001358:	d106      	bne.n	8001368 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800135a:	4a09      	ldr	r2, [pc, #36]	; (8001380 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800135c:	4b08      	ldr	r3, [pc, #32]	; (8001380 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001366:	e005      	b.n	8001374 <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001368:	4a05      	ldr	r2, [pc, #20]	; (8001380 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f023 0304 	bic.w	r3, r3, #4
 8001372:	6013      	str	r3, [r2, #0]
  }
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000e010 	.word	0xe000e010

08001384 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001388:	f000 f802 	bl	8001390 <HAL_SYSTICK_Callback>
}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}

08001390 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop

080013a0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80013ac:	f7ff fea0 	bl	80010f0 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e095      	b.n	80014e8 <HAL_DMA_Init+0x148>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6812      	ldr	r2, [r2, #0]
 80013d4:	6812      	ldr	r2, [r2, #0]
 80013d6:	f022 0201 	bic.w	r2, r2, #1
 80013da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013dc:	e00f      	b.n	80013fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013de:	f7ff fe87 	bl	80010f0 <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b05      	cmp	r3, #5
 80013ea:	d908      	bls.n	80013fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2220      	movs	r2, #32
 80013f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2203      	movs	r2, #3
 80013f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e074      	b.n	80014e8 <HAL_DMA_Init+0x148>
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1e8      	bne.n	80013de <HAL_DMA_Init+0x3e>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <HAL_DMA_Init+0x150>)
 8001418:	4013      	ands	r3, r2
 800141a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800142a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	691b      	ldr	r3, [r3, #16]
 8001430:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	695b      	ldr	r3, [r3, #20]
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001436:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	69db      	ldr	r3, [r3, #28]
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001442:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	4313      	orrs	r3, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	4313      	orrs	r3, r2
 800144e:	617b      	str	r3, [r7, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001454:	2b04      	cmp	r3, #4
 8001456:	d107      	bne.n	8001468 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001460:	4313      	orrs	r3, r2
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	4313      	orrs	r3, r2
 8001466:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	697a      	ldr	r2, [r7, #20]
 800146e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	f023 0307 	bic.w	r3, r3, #7
 800147e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001484:	697a      	ldr	r2, [r7, #20]
 8001486:	4313      	orrs	r3, r2
 8001488:	617b      	str	r3, [r7, #20]

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148e:	2b04      	cmp	r3, #4
 8001490:	d113      	bne.n	80014ba <HAL_DMA_Init+0x11a>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	4313      	orrs	r3, r2
 800149a:	617b      	str	r3, [r7, #20]
    
    if(DMA_CheckFifoParam(hdma) != HAL_OK)
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f000 fa11 	bl	80018c4 <DMA_CheckFifoParam>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d008      	beq.n	80014ba <HAL_DMA_Init+0x11a>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2240      	movs	r2, #64	; 0x40
 80014ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2201      	movs	r2, #1
 80014b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_ERROR; 
 80014b6:	2301      	movs	r3, #1
 80014b8:	e016      	b.n	80014e8 <HAL_DMA_Init+0x148>
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 f9c8 	bl	8001858 <DMA_CalcBaseAndBitshift>
 80014c8:	4603      	mov	r3, r0
 80014ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d0:	223f      	movs	r2, #63	; 0x3f
 80014d2:	409a      	lsls	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2201      	movs	r2, #1
 80014e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	f010803f 	.word	0xf010803f

080014f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d004      	beq.n	8001512 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2280      	movs	r2, #128	; 0x80
 800150c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e00c      	b.n	800152c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2205      	movs	r2, #5
 8001516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	6812      	ldr	r2, [r2, #0]
 8001524:	f022 0201 	bic.w	r2, r2, #1
 8001528:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001544:	4b93      	ldr	r3, [pc, #588]	; (8001794 <HAL_DMA_IRQHandler+0x25c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a93      	ldr	r2, [pc, #588]	; (8001798 <HAL_DMA_IRQHandler+0x260>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	0a9b      	lsrs	r3, r3, #10
 8001550:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001556:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001562:	2208      	movs	r2, #8
 8001564:	409a      	lsls	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	4013      	ands	r3, r2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d01a      	beq.n	80015a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0304 	and.w	r3, r3, #4
 8001578:	2b00      	cmp	r3, #0
 800157a:	d013      	beq.n	80015a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	6812      	ldr	r2, [r2, #0]
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	f022 0204 	bic.w	r2, r2, #4
 800158a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001590:	2208      	movs	r2, #8
 8001592:	409a      	lsls	r2, r3
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800159c:	f043 0201 	orr.w	r2, r3, #1
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015a8:	4a7c      	ldr	r2, [pc, #496]	; (800179c <HAL_DMA_IRQHandler+0x264>)
 80015aa:	409a      	lsls	r2, r3
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	4013      	ands	r3, r2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d012      	beq.n	80015da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	695b      	ldr	r3, [r3, #20]
 80015ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d00b      	beq.n	80015da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015c6:	4a75      	ldr	r2, [pc, #468]	; (800179c <HAL_DMA_IRQHandler+0x264>)
 80015c8:	409a      	lsls	r2, r3
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015d2:	f043 0202 	orr.w	r2, r3, #2
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015de:	4a70      	ldr	r2, [pc, #448]	; (80017a0 <HAL_DMA_IRQHandler+0x268>)
 80015e0:	409a      	lsls	r2, r3
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	4013      	ands	r3, r2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d012      	beq.n	8001610 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0302 	and.w	r3, r3, #2
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d00b      	beq.n	8001610 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015fc:	4a68      	ldr	r2, [pc, #416]	; (80017a0 <HAL_DMA_IRQHandler+0x268>)
 80015fe:	409a      	lsls	r2, r3
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001608:	f043 0204 	orr.w	r2, r3, #4
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001614:	2210      	movs	r2, #16
 8001616:	409a      	lsls	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	4013      	ands	r3, r2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d043      	beq.n	80016a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0308 	and.w	r3, r3, #8
 800162a:	2b00      	cmp	r3, #0
 800162c:	d03c      	beq.n	80016a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001632:	2210      	movs	r2, #16
 8001634:	409a      	lsls	r2, r3
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d018      	beq.n	800167a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d108      	bne.n	8001668 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	2b00      	cmp	r3, #0
 800165c:	d024      	beq.n	80016a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	4798      	blx	r3
 8001666:	e01f      	b.n	80016a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800166c:	2b00      	cmp	r3, #0
 800166e:	d01b      	beq.n	80016a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	4798      	blx	r3
 8001678:	e016      	b.n	80016a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001684:	2b00      	cmp	r3, #0
 8001686:	d107      	bne.n	8001698 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	6812      	ldr	r2, [r2, #0]
 8001692:	f022 0208 	bic.w	r2, r2, #8
 8001696:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169c:	2b00      	cmp	r3, #0
 800169e:	d003      	beq.n	80016a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ac:	2220      	movs	r2, #32
 80016ae:	409a      	lsls	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4013      	ands	r3, r2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 8094 	beq.w	80017e2 <HAL_DMA_IRQHandler+0x2aa>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0310 	and.w	r3, r3, #16
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f000 808c 	beq.w	80017e2 <HAL_DMA_IRQHandler+0x2aa>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ce:	2220      	movs	r2, #32
 80016d0:	409a      	lsls	r2, r3
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b05      	cmp	r3, #5
 80016e0:	d137      	bne.n	8001752 <HAL_DMA_IRQHandler+0x21a>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	6812      	ldr	r2, [r2, #0]
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	f022 0216 	bic.w	r2, r2, #22
 80016f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	6952      	ldr	r2, [r2, #20]
 80016fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001700:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001706:	2b00      	cmp	r3, #0
 8001708:	d103      	bne.n	8001712 <HAL_DMA_IRQHandler+0x1da>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800170e:	2b00      	cmp	r3, #0
 8001710:	d007      	beq.n	8001722 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	6812      	ldr	r2, [r2, #0]
 800171a:	6812      	ldr	r2, [r2, #0]
 800171c:	f022 0208 	bic.w	r2, r2, #8
 8001720:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001726:	223f      	movs	r2, #63	; 0x3f
 8001728:	409a      	lsls	r2, r3
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2200      	movs	r2, #0
 8001732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001742:	2b00      	cmp	r3, #0
 8001744:	f000 8083 	beq.w	800184e <HAL_DMA_IRQHandler+0x316>
        {
          hdma->XferAbortCallback(hdma);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	4798      	blx	r3
        }
        return;
 8001750:	e07d      	b.n	800184e <HAL_DMA_IRQHandler+0x316>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d021      	beq.n	80017a4 <HAL_DMA_IRQHandler+0x26c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d108      	bne.n	8001780 <HAL_DMA_IRQHandler+0x248>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001772:	2b00      	cmp	r3, #0
 8001774:	d035      	beq.n	80017e2 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	4798      	blx	r3
 800177e:	e030      	b.n	80017e2 <HAL_DMA_IRQHandler+0x2aa>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001784:	2b00      	cmp	r3, #0
 8001786:	d02c      	beq.n	80017e2 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	4798      	blx	r3
 8001790:	e027      	b.n	80017e2 <HAL_DMA_IRQHandler+0x2aa>
 8001792:	bf00      	nop
 8001794:	20000000 	.word	0x20000000
 8001798:	1b4e81b5 	.word	0x1b4e81b5
 800179c:	00800001 	.word	0x00800001
 80017a0:	00800004 	.word	0x00800004
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d10f      	bne.n	80017d2 <HAL_DMA_IRQHandler+0x29a>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	6812      	ldr	r2, [r2, #0]
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	f022 0210 	bic.w	r2, r2, #16
 80017c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <HAL_DMA_IRQHandler+0x2aa>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d032      	beq.n	8001850 <HAL_DMA_IRQHandler+0x318>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d022      	beq.n	800183c <HAL_DMA_IRQHandler+0x304>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2205      	movs	r2, #5
 80017fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	6812      	ldr	r2, [r2, #0]
 8001806:	6812      	ldr	r2, [r2, #0]
 8001808:	f022 0201 	bic.w	r2, r2, #1
 800180c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	3301      	adds	r3, #1
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	697a      	ldr	r2, [r7, #20]
 8001816:	4293      	cmp	r3, r2
 8001818:	d807      	bhi.n	800182a <HAL_DMA_IRQHandler+0x2f2>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1f2      	bne.n	800180e <HAL_DMA_IRQHandler+0x2d6>
 8001828:	e000      	b.n	800182c <HAL_DMA_IRQHandler+0x2f4>

      do
      {
        if (++count > timeout)
        {
          break;
 800182a:	bf00      	nop
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2201      	movs	r2, #1
 8001838:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001840:	2b00      	cmp	r3, #0
 8001842:	d005      	beq.n	8001850 <HAL_DMA_IRQHandler+0x318>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	4798      	blx	r3
 800184c:	e000      	b.n	8001850 <HAL_DMA_IRQHandler+0x318>

        if(hdma->XferAbortCallback != NULL)
        {
          hdma->XferAbortCallback(hdma);
        }
        return;
 800184e:	bf00      	nop
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
}
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop

08001858 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	3b10      	subs	r3, #16
 8001868:	4a14      	ldr	r2, [pc, #80]	; (80018bc <DMA_CalcBaseAndBitshift+0x64>)
 800186a:	fba2 2303 	umull	r2, r3, r2, r3
 800186e:	091b      	lsrs	r3, r3, #4
 8001870:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001872:	4a13      	ldr	r2, [pc, #76]	; (80018c0 <DMA_CalcBaseAndBitshift+0x68>)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4413      	add	r3, r2
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	461a      	mov	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2b03      	cmp	r3, #3
 8001884:	d909      	bls.n	800189a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800188e:	f023 0303 	bic.w	r3, r3, #3
 8001892:	1d1a      	adds	r2, r3, #4
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	659a      	str	r2, [r3, #88]	; 0x58
 8001898:	e007      	b.n	80018aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018a2:	f023 0303 	bic.w	r3, r3, #3
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3714      	adds	r7, #20
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	aaaaaaab 	.word	0xaaaaaaab
 80018c0:	08008680 	.word	0x08008680

080018c4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d128      	bne.n	8001930 <DMA_CheckFifoParam+0x6c>
  {
    switch (tmp)
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	2b03      	cmp	r3, #3
 80018e2:	d862      	bhi.n	80019aa <DMA_CheckFifoParam+0xe6>
 80018e4:	a201      	add	r2, pc, #4	; (adr r2, 80018ec <DMA_CheckFifoParam+0x28>)
 80018e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ea:	bf00      	nop
 80018ec:	080018fd 	.word	0x080018fd
 80018f0:	0800190f 	.word	0x0800190f
 80018f4:	0800191f 	.word	0x0800191f
 80018f8:	080019ab 	.word	0x080019ab
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001900:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d052      	beq.n	80019ae <DMA_CheckFifoParam+0xea>
        {
          status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800190c:	e04f      	b.n	80019ae <DMA_CheckFifoParam+0xea>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if(hdma->Init.MemBurst == DMA_MBURST_INC16)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001912:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001916:	d14c      	bne.n	80019b2 <DMA_CheckFifoParam+0xee>
        {
          status = HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800191c:	e049      	b.n	80019b2 <DMA_CheckFifoParam+0xee>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001922:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d045      	beq.n	80019b6 <DMA_CheckFifoParam+0xf2>
        {
          status = HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800192e:	e042      	b.n	80019b6 <DMA_CheckFifoParam+0xf2>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001938:	d125      	bne.n	8001986 <DMA_CheckFifoParam+0xc2>
  {
    switch (tmp)
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	2b03      	cmp	r3, #3
 800193e:	d83c      	bhi.n	80019ba <DMA_CheckFifoParam+0xf6>
 8001940:	a201      	add	r2, pc, #4	; (adr r2, 8001948 <DMA_CheckFifoParam+0x84>)
 8001942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001946:	bf00      	nop
 8001948:	08001959 	.word	0x08001959
 800194c:	0800195f 	.word	0x0800195f
 8001950:	08001971 	.word	0x08001971
 8001954:	08001977 	.word	0x08001977
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        status = HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	73fb      	strb	r3, [r7, #15]
        break;
 800195c:	e034      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d029      	beq.n	80019be <DMA_CheckFifoParam+0xfa>
        {
          status = HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800196e:	e026      	b.n	80019be <DMA_CheckFifoParam+0xfa>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	73fb      	strb	r3, [r7, #15]
        break;
 8001974:	e028      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800197a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800197e:	d120      	bne.n	80019c2 <DMA_CheckFifoParam+0xfe>
        {
          status = HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	73fb      	strb	r3, [r7, #15]
        }
        break;   
 8001984:	e01d      	b.n	80019c2 <DMA_CheckFifoParam+0xfe>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d902      	bls.n	8001992 <DMA_CheckFifoParam+0xce>
 800198c:	2b03      	cmp	r3, #3
 800198e:	d003      	beq.n	8001998 <DMA_CheckFifoParam+0xd4>
        {
          status = HAL_ERROR;
        }
		break;
      default:
        break;
 8001990:	e01a      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
    switch (tmp)
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	73fb      	strb	r3, [r7, #15]
        break;
 8001996:	e017      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d010      	beq.n	80019c6 <DMA_CheckFifoParam+0x102>
        {
          status = HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	73fb      	strb	r3, [r7, #15]
        }
		break;
 80019a8:	e00d      	b.n	80019c6 <DMA_CheckFifoParam+0x102>
        }
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        break;
      default:
        break;
 80019aa:	bf00      	nop
 80019ac:	e00c      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
        break;
 80019ae:	bf00      	nop
 80019b0:	e00a      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if(hdma->Init.MemBurst == DMA_MBURST_INC16)
        {
          status = HAL_ERROR;
        }
        break;
 80019b2:	bf00      	nop
 80019b4:	e008      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
        break;
 80019b6:	bf00      	nop
 80019b8:	e006      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
        {
          status = HAL_ERROR;
        }
        break;   
      default:
        break;
 80019ba:	bf00      	nop
 80019bc:	e004      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
        break;
 80019be:	bf00      	nop
 80019c0:	e002      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
        {
          status = HAL_ERROR;
        }
        break;   
 80019c2:	bf00      	nop
 80019c4:	e000      	b.n	80019c8 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
		break;
 80019c6:	bf00      	nop
      default:
        break;
    }
  } 
  
  return status; 
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3714      	adds	r7, #20
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop

080019d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d8:	b480      	push	{r7}
 80019da:	b089      	sub	sp, #36	; 0x24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
 80019f2:	e165      	b.n	8001cc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80019f4:	2201      	movs	r2, #1
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	4013      	ands	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	f040 8154 	bne.w	8001cba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d003      	beq.n	8001a22 <HAL_GPIO_Init+0x4a>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	2b12      	cmp	r3, #18
 8001a20:	d123      	bne.n	8001a6a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	08da      	lsrs	r2, r3, #3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	3208      	adds	r2, #8
 8001a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	220f      	movs	r2, #15
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	4013      	ands	r3, r2
 8001a44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	691a      	ldr	r2, [r3, #16]
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	08da      	lsrs	r2, r3, #3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3208      	adds	r2, #8
 8001a64:	69b9      	ldr	r1, [r7, #24]
 8001a66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	2203      	movs	r2, #3
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f003 0203 	and.w	r2, r3, #3
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d00b      	beq.n	8001abe <HAL_GPIO_Init+0xe6>
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d007      	beq.n	8001abe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ab2:	2b11      	cmp	r3, #17
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b12      	cmp	r3, #18
 8001abc:	d130      	bne.n	8001b20 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	2203      	movs	r2, #3
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	68da      	ldr	r2, [r3, #12]
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001af4:	2201      	movs	r2, #1
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	43db      	mvns	r3, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	091b      	lsrs	r3, r3, #4
 8001b0a:	f003 0201 	and.w	r2, r3, #1
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	689a      	ldr	r2, [r3, #8]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 80ae 	beq.w	8001cba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	4a5c      	ldr	r2, [pc, #368]	; (8001cd4 <HAL_GPIO_Init+0x2fc>)
 8001b64:	4b5b      	ldr	r3, [pc, #364]	; (8001cd4 <HAL_GPIO_Init+0x2fc>)
 8001b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b6e:	4b59      	ldr	r3, [pc, #356]	; (8001cd4 <HAL_GPIO_Init+0x2fc>)
 8001b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b7a:	4a57      	ldr	r2, [pc, #348]	; (8001cd8 <HAL_GPIO_Init+0x300>)
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	3302      	adds	r3, #2
 8001b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	220f      	movs	r2, #15
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43db      	mvns	r3, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a4e      	ldr	r2, [pc, #312]	; (8001cdc <HAL_GPIO_Init+0x304>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d025      	beq.n	8001bf2 <HAL_GPIO_Init+0x21a>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a4d      	ldr	r2, [pc, #308]	; (8001ce0 <HAL_GPIO_Init+0x308>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d01f      	beq.n	8001bee <HAL_GPIO_Init+0x216>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a4c      	ldr	r2, [pc, #304]	; (8001ce4 <HAL_GPIO_Init+0x30c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d019      	beq.n	8001bea <HAL_GPIO_Init+0x212>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4b      	ldr	r2, [pc, #300]	; (8001ce8 <HAL_GPIO_Init+0x310>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d013      	beq.n	8001be6 <HAL_GPIO_Init+0x20e>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a4a      	ldr	r2, [pc, #296]	; (8001cec <HAL_GPIO_Init+0x314>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d00d      	beq.n	8001be2 <HAL_GPIO_Init+0x20a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a49      	ldr	r2, [pc, #292]	; (8001cf0 <HAL_GPIO_Init+0x318>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d007      	beq.n	8001bde <HAL_GPIO_Init+0x206>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a48      	ldr	r2, [pc, #288]	; (8001cf4 <HAL_GPIO_Init+0x31c>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d101      	bne.n	8001bda <HAL_GPIO_Init+0x202>
 8001bd6:	2306      	movs	r3, #6
 8001bd8:	e00c      	b.n	8001bf4 <HAL_GPIO_Init+0x21c>
 8001bda:	2307      	movs	r3, #7
 8001bdc:	e00a      	b.n	8001bf4 <HAL_GPIO_Init+0x21c>
 8001bde:	2305      	movs	r3, #5
 8001be0:	e008      	b.n	8001bf4 <HAL_GPIO_Init+0x21c>
 8001be2:	2304      	movs	r3, #4
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x21c>
 8001be6:	2303      	movs	r3, #3
 8001be8:	e004      	b.n	8001bf4 <HAL_GPIO_Init+0x21c>
 8001bea:	2302      	movs	r3, #2
 8001bec:	e002      	b.n	8001bf4 <HAL_GPIO_Init+0x21c>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e000      	b.n	8001bf4 <HAL_GPIO_Init+0x21c>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	69fa      	ldr	r2, [r7, #28]
 8001bf6:	f002 0203 	and.w	r2, r2, #3
 8001bfa:	0092      	lsls	r2, r2, #2
 8001bfc:	4093      	lsls	r3, r2
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c04:	4934      	ldr	r1, [pc, #208]	; (8001cd8 <HAL_GPIO_Init+0x300>)
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	089b      	lsrs	r3, r3, #2
 8001c0a:	3302      	adds	r3, #2
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c12:	4b39      	ldr	r3, [pc, #228]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c36:	4a30      	ldr	r2, [pc, #192]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c3c:	4b2e      	ldr	r3, [pc, #184]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c60:	4a25      	ldr	r2, [pc, #148]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c66:	4b24      	ldr	r3, [pc, #144]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4013      	ands	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c8a:	4a1b      	ldr	r2, [pc, #108]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c90:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cb4:	4a10      	ldr	r2, [pc, #64]	; (8001cf8 <HAL_GPIO_Init+0x320>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	60d3      	str	r3, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	2b0f      	cmp	r3, #15
 8001cc4:	f67f ae96 	bls.w	80019f4 <HAL_GPIO_Init+0x1c>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8001cc8:	bf00      	nop
 8001cca:	3724      	adds	r7, #36	; 0x24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40013800 	.word	0x40013800
 8001cdc:	40020000 	.word	0x40020000
 8001ce0:	40020400 	.word	0x40020400
 8001ce4:	40020800 	.word	0x40020800
 8001ce8:	40020c00 	.word	0x40020c00
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40021400 	.word	0x40021400
 8001cf4:	40021800 	.word	0x40021800
 8001cf8:	40013c00 	.word	0x40013c00

08001cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d0c:	787b      	ldrb	r3, [r7, #1]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d12:	887a      	ldrh	r2, [r7, #2]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d18:	e003      	b.n	8001d22 <HAL_GPIO_WritePin+0x26>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d1a:	887b      	ldrh	r3, [r7, #2]
 8001d1c:	041a      	lsls	r2, r3, #16
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	619a      	str	r2, [r3, #24]
  }
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop

08001d30 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	695a      	ldr	r2, [r3, #20]
 8001d40:	887b      	ldrh	r3, [r7, #2]
 8001d42:	405a      	eors	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	615a      	str	r2, [r3, #20]
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e0c8      	b.n	8001f00 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d106      	bne.n	8001d88 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f003 f9f2 	bl	800516c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2224      	movs	r2, #36	; 0x24
 8001d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	6812      	ldr	r2, [r2, #0]
 8001d98:	6812      	ldr	r2, [r2, #0]
 8001d9a:	f022 0201 	bic.w	r2, r2, #1
 8001d9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001da0:	f000 ffc6 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 8001da4:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	4a57      	ldr	r2, [pc, #348]	; (8001f08 <HAL_I2C_Init+0x1b4>)
 8001daa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dae:	0c9b      	lsrs	r3, r3, #18
 8001db0:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	4952      	ldr	r1, [pc, #328]	; (8001f0c <HAL_I2C_Init+0x1b8>)
 8001dc4:	428b      	cmp	r3, r1
 8001dc6:	d802      	bhi.n	8001dce <HAL_I2C_Init+0x7a>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	e009      	b.n	8001de2 <HAL_I2C_Init+0x8e>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001dd4:	fb01 f303 	mul.w	r3, r1, r3
 8001dd8:	494d      	ldr	r1, [pc, #308]	; (8001f10 <HAL_I2C_Init+0x1bc>)
 8001dda:	fba1 1303 	umull	r1, r3, r1, r3
 8001dde:	099b      	lsrs	r3, r3, #6
 8001de0:	3301      	adds	r3, #1
 8001de2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6819      	ldr	r1, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	4a47      	ldr	r2, [pc, #284]	; (8001f0c <HAL_I2C_Init+0x1b8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d812      	bhi.n	8001e18 <HAL_I2C_Init+0xc4>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	68ba      	ldr	r2, [r7, #8]
 8001dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e02:	2b03      	cmp	r3, #3
 8001e04:	d906      	bls.n	8001e14 <HAL_I2C_Init+0xc0>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	68ba      	ldr	r2, [r7, #8]
 8001e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e12:	e045      	b.n	8001ea0 <HAL_I2C_Init+0x14c>
 8001e14:	2304      	movs	r3, #4
 8001e16:	e043      	b.n	8001ea0 <HAL_I2C_Init+0x14c>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d10f      	bne.n	8001e40 <HAL_I2C_Init+0xec>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	68ba      	ldr	r2, [r7, #8]
 8001e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	bf0c      	ite	eq
 8001e38:	2301      	moveq	r3, #1
 8001e3a:	2300      	movne	r3, #0
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	e010      	b.n	8001e62 <HAL_I2C_Init+0x10e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685a      	ldr	r2, [r3, #4]
 8001e44:	4613      	mov	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	009a      	lsls	r2, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	68ba      	ldr	r2, [r7, #8]
 8001e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	bf0c      	ite	eq
 8001e5c:	2301      	moveq	r3, #1
 8001e5e:	2300      	movne	r3, #0
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_I2C_Init+0x116>
 8001e66:	2301      	movs	r3, #1
 8001e68:	e01a      	b.n	8001ea0 <HAL_I2C_Init+0x14c>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10a      	bne.n	8001e88 <HAL_I2C_Init+0x134>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	4613      	mov	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4413      	add	r3, r2
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e86:	e00b      	b.n	8001ea0 <HAL_I2C_Init+0x14c>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	009a      	lsls	r2, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ea0:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	69d1      	ldr	r1, [r2, #28]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6a12      	ldr	r2, [r2, #32]
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	6911      	ldr	r1, [r2, #16]
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	68d2      	ldr	r2, [r2, #12]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6951      	ldr	r1, [r2, #20]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6992      	ldr	r2, [r2, #24]
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	f042 0201 	orr.w	r2, r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2220      	movs	r2, #32
 8001eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	431bde83 	.word	0x431bde83
 8001f0c:	000186a0 	.word	0x000186a0
 8001f10:	10624dd3 	.word	0x10624dd3

08001f14 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b088      	sub	sp, #32
 8001f18:	af02      	add	r7, sp, #8
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	607a      	str	r2, [r7, #4]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	460b      	mov	r3, r1
 8001f22:	817b      	strh	r3, [r7, #10]
 8001f24:	4613      	mov	r3, r2
 8001f26:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001f2c:	f7ff f8e0 	bl	80010f0 <HAL_GetTick>
 8001f30:	6178      	str	r0, [r7, #20]
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2b20      	cmp	r3, #32
 8001f3c:	f040 80ba 	bne.w	80020b4 <HAL_I2C_Master_Transmit+0x1a0>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	2319      	movs	r3, #25
 8001f46:	2201      	movs	r2, #1
 8001f48:	495d      	ldr	r1, [pc, #372]	; (80020c0 <HAL_I2C_Master_Transmit+0x1ac>)
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	f000 fbc0 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8001f56:	2302      	movs	r3, #2
 8001f58:	e0ad      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d101      	bne.n	8001f68 <HAL_I2C_Master_Transmit+0x54>
 8001f64:	2302      	movs	r3, #2
 8001f66:	e0a6      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	6812      	ldr	r2, [r2, #0]
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f7e:	601a      	str	r2, [r3, #0]
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2221      	movs	r2, #33	; 0x21
 8001f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2210      	movs	r2, #16
 8001f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2200      	movs	r2, #0
 8001f94:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4a4a      	ldr	r2, [pc, #296]	; (80020c4 <HAL_I2C_Master_Transmit+0x1b0>)
 8001f9a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f9c:	8979      	ldrh	r1, [r7, #10]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	6a3a      	ldr	r2, [r7, #32]
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f000 fa40 	bl	8002428 <I2C_MasterRequestWrite>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00f      	beq.n	8001fce <HAL_I2C_Master_Transmit+0xba>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d105      	bne.n	8001fc2 <HAL_I2C_Master_Transmit+0xae>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e079      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e073      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	693b      	ldr	r3, [r7, #16]

    while(Size > 0U)
 8001fe4:	e04d      	b.n	8002082 <HAL_I2C_Master_Transmit+0x16e>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	6a39      	ldr	r1, [r7, #32]
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f000 fc2c 	bl	8002848 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00f      	beq.n	8002016 <HAL_I2C_Master_Transmit+0x102>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d109      	bne.n	8002012 <HAL_I2C_Master_Transmit+0xfe>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	6812      	ldr	r2, [r2, #0]
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800200c:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e051      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
        }
        else
        {
          return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e04f      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	1c59      	adds	r1, r3, #1
 800201e:	6079      	str	r1, [r7, #4]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	6113      	str	r3, [r2, #16]
      Size--;
 8002024:	893b      	ldrh	r3, [r7, #8]
 8002026:	3b01      	subs	r3, #1
 8002028:	813b      	strh	r3, [r7, #8]

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	695b      	ldr	r3, [r3, #20]
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00c      	beq.n	8002052 <HAL_I2C_Master_Transmit+0x13e>
 8002038:	893b      	ldrh	r3, [r7, #8]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d009      	beq.n	8002052 <HAL_I2C_Master_Transmit+0x13e>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	1c59      	adds	r1, r3, #1
 8002046:	6079      	str	r1, [r7, #4]
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	6113      	str	r3, [r2, #16]
        Size--;
 800204c:	893b      	ldrh	r3, [r7, #8]
 800204e:	3b01      	subs	r3, #1
 8002050:	813b      	strh	r3, [r7, #8]
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002052:	697a      	ldr	r2, [r7, #20]
 8002054:	6a39      	ldr	r1, [r7, #32]
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f000 fc34 	bl	80028c4 <I2C_WaitOnBTFFlagUntilTimeout>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00f      	beq.n	8002082 <HAL_I2C_Master_Transmit+0x16e>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	2b04      	cmp	r3, #4
 8002068:	d109      	bne.n	800207e <HAL_I2C_Master_Transmit+0x16a>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002078:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e01b      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
        }
        else
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e019      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0U)
 8002082:	893b      	ldrh	r3, [r7, #8]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1ae      	bne.n	8001fe6 <HAL_I2C_Master_Transmit+0xd2>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	6812      	ldr	r2, [r2, #0]
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002096:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2220      	movs	r2, #32
 800209c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	e000      	b.n	80020b6 <HAL_I2C_Master_Transmit+0x1a2>
  }
  else
  {
    return HAL_BUSY;
 80020b4:	2302      	movs	r3, #2
  }
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3718      	adds	r7, #24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	00100002 	.word	0x00100002
 80020c4:	ffff0000 	.word	0xffff0000

080020c8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08c      	sub	sp, #48	; 0x30
 80020cc:	af02      	add	r7, sp, #8
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	607a      	str	r2, [r7, #4]
 80020d2:	461a      	mov	r2, r3
 80020d4:	460b      	mov	r3, r1
 80020d6:	817b      	strh	r3, [r7, #10]
 80020d8:	4613      	mov	r3, r2
 80020da:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80020e0:	f7ff f806 	bl	80010f0 <HAL_GetTick>
 80020e4:	6278      	str	r0, [r7, #36]	; 0x24
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b20      	cmp	r3, #32
 80020f0:	f040 8194 	bne.w	800241c <HAL_I2C_Master_Receive+0x354>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	2319      	movs	r3, #25
 80020fa:	2201      	movs	r2, #1
 80020fc:	4995      	ldr	r1, [pc, #596]	; (8002354 <HAL_I2C_Master_Receive+0x28c>)
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f000 fae6 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800210a:	2302      	movs	r3, #2
 800210c:	e187      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
    }
    
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <HAL_I2C_Master_Receive+0x54>
 8002118:	2302      	movs	r3, #2
 800211a:	e180      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	6812      	ldr	r2, [r2, #0]
 800212e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002132:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2222      	movs	r2, #34	; 0x22
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2210      	movs	r2, #16
 8002140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4a82      	ldr	r2, [pc, #520]	; (8002358 <HAL_I2C_Master_Receive+0x290>)
 800214e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002150:	8979      	ldrh	r1, [r7, #10]
 8002152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002154:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 f9e8 	bl	800252c <I2C_MasterRequestRead>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d00f      	beq.n	8002182 <HAL_I2C_Master_Receive+0xba>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	2b04      	cmp	r3, #4
 8002168:	d105      	bne.n	8002176 <HAL_I2C_Master_Receive+0xae>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e153      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e14d      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
      }
    }

    if(Size == 0U)
 8002182:	893b      	ldrh	r3, [r7, #8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d113      	bne.n	80021b0 <HAL_I2C_Master_Receive+0xe8>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	623b      	str	r3, [r7, #32]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	623b      	str	r3, [r7, #32]
 800219c:	6a3b      	ldr	r3, [r7, #32]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	6812      	ldr	r2, [r2, #0]
 80021a6:	6812      	ldr	r2, [r2, #0]
 80021a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	e123      	b.n	80023f8 <HAL_I2C_Master_Receive+0x330>
    }
    else if(Size == 1U)
 80021b0:	893b      	ldrh	r3, [r7, #8]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d11b      	bne.n	80021ee <HAL_I2C_Master_Receive+0x126>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	6812      	ldr	r2, [r2, #0]
 80021c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	695b      	ldr	r3, [r3, #20]
 80021d0:	61fb      	str	r3, [r7, #28]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	6812      	ldr	r2, [r2, #0]
 80021e4:	6812      	ldr	r2, [r2, #0]
 80021e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	e104      	b.n	80023f8 <HAL_I2C_Master_Receive+0x330>
    }
    else if(Size == 2U)
 80021ee:	893b      	ldrh	r3, [r7, #8]
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d11b      	bne.n	800222c <HAL_I2C_Master_Receive+0x164>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	6812      	ldr	r2, [r2, #0]
 80021fc:	6812      	ldr	r2, [r2, #0]
 80021fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002202:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	6812      	ldr	r2, [r2, #0]
 800220c:	6812      	ldr	r2, [r2, #0]
 800220e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002212:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002214:	2300      	movs	r3, #0
 8002216:	61bb      	str	r3, [r7, #24]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	61bb      	str	r3, [r7, #24]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	61bb      	str	r3, [r7, #24]
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	e0e5      	b.n	80023f8 <HAL_I2C_Master_Receive+0x330>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	6812      	ldr	r2, [r2, #0]
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800223a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	697b      	ldr	r3, [r7, #20]
    }

    while(Size > 0U)
 8002252:	e0d1      	b.n	80023f8 <HAL_I2C_Master_Receive+0x330>
    {
      if(Size <= 3U)
 8002254:	893b      	ldrh	r3, [r7, #8]
 8002256:	2b03      	cmp	r3, #3
 8002258:	f200 80a1 	bhi.w	800239e <HAL_I2C_Master_Receive+0x2d6>
      {
        /* One byte */
        if(Size == 1U)
 800225c:	893b      	ldrh	r3, [r7, #8]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d11b      	bne.n	800229a <HAL_I2C_Master_Receive+0x1d2>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002264:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 fb6a 	bl	8002940 <I2C_WaitOnRXNEFlagUntilTimeout>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d007      	beq.n	8002282 <HAL_I2C_Master_Receive+0x1ba>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	2b20      	cmp	r3, #32
 8002278:	d101      	bne.n	800227e <HAL_I2C_Master_Receive+0x1b6>
            {
              return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e0cf      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
            }
            else
            {
              return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e0cd      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
            }
          }

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	1c5a      	adds	r2, r3, #1
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	6912      	ldr	r2, [r2, #16]
 800228e:	b2d2      	uxtb	r2, r2
 8002290:	701a      	strb	r2, [r3, #0]
          Size--;
 8002292:	893b      	ldrh	r3, [r7, #8]
 8002294:	3b01      	subs	r3, #1
 8002296:	813b      	strh	r3, [r7, #8]
 8002298:	e0ae      	b.n	80023f8 <HAL_I2C_Master_Receive+0x330>
        }
        /* Two bytes */
        else if(Size == 2U)
 800229a:	893b      	ldrh	r3, [r7, #8]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d12b      	bne.n	80022f8 <HAL_I2C_Master_Receive+0x230>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a6:	2200      	movs	r2, #0
 80022a8:	492c      	ldr	r1, [pc, #176]	; (800235c <HAL_I2C_Master_Receive+0x294>)
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 fa10 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_I2C_Master_Receive+0x1f2>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e0b1      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022c8:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	1c5a      	adds	r2, r3, #1
 80022ce:	607a      	str	r2, [r7, #4]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	6812      	ldr	r2, [r2, #0]
 80022d4:	6912      	ldr	r2, [r2, #16]
 80022d6:	b2d2      	uxtb	r2, r2
 80022d8:	701a      	strb	r2, [r3, #0]
          Size--;
 80022da:	893b      	ldrh	r3, [r7, #8]
 80022dc:	3b01      	subs	r3, #1
 80022de:	813b      	strh	r3, [r7, #8]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	1c5a      	adds	r2, r3, #1
 80022e4:	607a      	str	r2, [r7, #4]
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	6912      	ldr	r2, [r2, #16]
 80022ec:	b2d2      	uxtb	r2, r2
 80022ee:	701a      	strb	r2, [r3, #0]
          Size--;
 80022f0:	893b      	ldrh	r3, [r7, #8]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	813b      	strh	r3, [r7, #8]
 80022f6:	e07f      	b.n	80023f8 <HAL_I2C_Master_Receive+0x330>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022fe:	2200      	movs	r2, #0
 8002300:	4916      	ldr	r1, [pc, #88]	; (800235c <HAL_I2C_Master_Receive+0x294>)
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 f9e4 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <HAL_I2C_Master_Receive+0x24a>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e085      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002320:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	1c5a      	adds	r2, r3, #1
 8002326:	607a      	str	r2, [r7, #4]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	6812      	ldr	r2, [r2, #0]
 800232c:	6912      	ldr	r2, [r2, #16]
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	701a      	strb	r2, [r3, #0]
          Size--;
 8002332:	893b      	ldrh	r3, [r7, #8]
 8002334:	3b01      	subs	r3, #1
 8002336:	813b      	strh	r3, [r7, #8]

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233e:	2200      	movs	r2, #0
 8002340:	4906      	ldr	r1, [pc, #24]	; (800235c <HAL_I2C_Master_Receive+0x294>)
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f9c4 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d008      	beq.n	8002360 <HAL_I2C_Master_Receive+0x298>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e065      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
 8002352:	bf00      	nop
 8002354:	00100002 	.word	0x00100002
 8002358:	ffff0000 	.word	0xffff0000
 800235c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6812      	ldr	r2, [r2, #0]
 800236a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800236e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	1c5a      	adds	r2, r3, #1
 8002374:	607a      	str	r2, [r7, #4]
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	6812      	ldr	r2, [r2, #0]
 800237a:	6912      	ldr	r2, [r2, #16]
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	701a      	strb	r2, [r3, #0]
          Size--;
 8002380:	893b      	ldrh	r3, [r7, #8]
 8002382:	3b01      	subs	r3, #1
 8002384:	813b      	strh	r3, [r7, #8]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	1c5a      	adds	r2, r3, #1
 800238a:	607a      	str	r2, [r7, #4]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	6912      	ldr	r2, [r2, #16]
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	701a      	strb	r2, [r3, #0]
          Size--;
 8002396:	893b      	ldrh	r3, [r7, #8]
 8002398:	3b01      	subs	r3, #1
 800239a:	813b      	strh	r3, [r7, #8]
 800239c:	e02c      	b.n	80023f8 <HAL_I2C_Master_Receive+0x330>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800239e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 facc 	bl	8002940 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d007      	beq.n	80023be <HAL_I2C_Master_Receive+0x2f6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	2b20      	cmp	r3, #32
 80023b4:	d101      	bne.n	80023ba <HAL_I2C_Master_Receive+0x2f2>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e031      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
          }
          else
          {
            return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e02f      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	6912      	ldr	r2, [r2, #16]
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	701a      	strb	r2, [r3, #0]
        Size--;
 80023ce:	893b      	ldrh	r3, [r7, #8]
 80023d0:	3b01      	subs	r3, #1
 80023d2:	813b      	strh	r3, [r7, #8]

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	f003 0304 	and.w	r3, r3, #4
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00a      	beq.n	80023f8 <HAL_I2C_Master_Receive+0x330>
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	1c5a      	adds	r2, r3, #1
 80023e6:	607a      	str	r2, [r7, #4]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	6812      	ldr	r2, [r2, #0]
 80023ec:	6912      	ldr	r2, [r2, #16]
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	701a      	strb	r2, [r3, #0]
          Size--;
 80023f2:	893b      	ldrh	r3, [r7, #8]
 80023f4:	3b01      	subs	r3, #1
 80023f6:	813b      	strh	r3, [r7, #8]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }

    while(Size > 0U)
 80023f8:	893b      	ldrh	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f47f af2a 	bne.w	8002254 <HAL_I2C_Master_Receive+0x18c>
          Size--;
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	e000      	b.n	800241e <HAL_I2C_Master_Receive+0x356>
  }
  else
  {
    return HAL_BUSY;
 800241c:	2302      	movs	r3, #2
  }
}
 800241e:	4618      	mov	r0, r3
 8002420:	3728      	adds	r7, #40	; 0x28
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop

08002428 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b088      	sub	sp, #32
 800242c:	af02      	add	r7, sp, #8
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	607a      	str	r2, [r7, #4]
 8002432:	603b      	str	r3, [r7, #0]
 8002434:	460b      	mov	r3, r1
 8002436:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	2b04      	cmp	r3, #4
 8002442:	d006      	beq.n	8002452 <I2C_MasterRequestWrite+0x2a>
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d003      	beq.n	8002452 <I2C_MasterRequestWrite+0x2a>
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002450:	d108      	bne.n	8002464 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	6812      	ldr	r2, [r2, #0]
 800245c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	e00b      	b.n	800247c <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002468:	2b12      	cmp	r3, #18
 800246a:	d107      	bne.n	800247c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	6812      	ldr	r2, [r2, #0]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800247a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f000 f921 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e041      	b.n	800251c <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024a0:	d107      	bne.n	80024b2 <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	897a      	ldrh	r2, [r7, #10]
 80024a8:	b2d2      	uxtb	r2, r2
 80024aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80024ae:	611a      	str	r2, [r3, #16]
 80024b0:	e022      	b.n	80024f8 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	897a      	ldrh	r2, [r7, #10]
 80024b8:	11d2      	asrs	r2, r2, #7
 80024ba:	b252      	sxtb	r2, r2
 80024bc:	f002 0206 	and.w	r2, r2, #6
 80024c0:	b252      	sxtb	r2, r2
 80024c2:	f062 020f 	orn	r2, r2, #15
 80024c6:	b252      	sxtb	r2, r2
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	4914      	ldr	r1, [pc, #80]	; (8002524 <I2C_MasterRequestWrite+0xfc>)
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f000 f94a 	bl	800276c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d007      	beq.n	80024ee <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	d101      	bne.n	80024ea <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e018      	b.n	800251c <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e016      	b.n	800251c <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	897a      	ldrh	r2, [r7, #10]
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	490a      	ldr	r1, [pc, #40]	; (8002528 <I2C_MasterRequestWrite+0x100>)
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f000 f934 	bl	800276c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d007      	beq.n	800251a <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	2b04      	cmp	r3, #4
 8002510:	d101      	bne.n	8002516 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e002      	b.n	800251c <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e000      	b.n	800251c <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	00010008 	.word	0x00010008
 8002528:	00010002 	.word	0x00010002

0800252c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b088      	sub	sp, #32
 8002530:	af02      	add	r7, sp, #8
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	607a      	str	r2, [r7, #4]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	460b      	mov	r3, r1
 800253a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002540:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	2b04      	cmp	r3, #4
 8002546:	d006      	beq.n	8002556 <I2C_MasterRequestRead+0x2a>
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d003      	beq.n	8002556 <I2C_MasterRequestRead+0x2a>
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002554:	d110      	bne.n	8002578 <I2C_MasterRequestRead+0x4c>
  {
    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002564:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	6812      	ldr	r2, [r2, #0]
 800256e:	6812      	ldr	r2, [r2, #0]
 8002570:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	e013      	b.n	80025a0 <I2C_MasterRequestRead+0x74>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257c:	2b11      	cmp	r3, #17
 800257e:	d10f      	bne.n	80025a0 <I2C_MasterRequestRead+0x74>
  {
    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	6812      	ldr	r2, [r2, #0]
 800258a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800258e:	601a      	str	r2, [r3, #0]

    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68fa      	ldr	r2, [r7, #12]
 8002596:	6812      	ldr	r2, [r2, #0]
 8002598:	6812      	ldr	r2, [r2, #0]
 800259a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800259e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f000 f88f 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <I2C_MasterRequestRead+0x90>
  {
    return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e081      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025c4:	d108      	bne.n	80025d8 <I2C_MasterRequestRead+0xac>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	897a      	ldrh	r2, [r7, #10]
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	f042 0201 	orr.w	r2, r2, #1
 80025d2:	b2d2      	uxtb	r2, r2
 80025d4:	611a      	str	r2, [r3, #16]
 80025d6:	e061      	b.n	800269c <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	897a      	ldrh	r2, [r7, #10]
 80025de:	11d2      	asrs	r2, r2, #7
 80025e0:	b252      	sxtb	r2, r2
 80025e2:	f002 0206 	and.w	r2, r2, #6
 80025e6:	b252      	sxtb	r2, r2
 80025e8:	f062 020f 	orn	r2, r2, #15
 80025ec:	b252      	sxtb	r2, r2
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	4934      	ldr	r1, [pc, #208]	; (80026c8 <I2C_MasterRequestRead+0x19c>)
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 f8b7 	bl	800276c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d007      	beq.n	8002614 <I2C_MasterRequestRead+0xe8>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002608:	2b04      	cmp	r3, #4
 800260a:	d101      	bne.n	8002610 <I2C_MasterRequestRead+0xe4>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e057      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
      }
      else
      {
        return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e055      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	897a      	ldrh	r2, [r7, #10]
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	492a      	ldr	r1, [pc, #168]	; (80026cc <I2C_MasterRequestRead+0x1a0>)
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f8a1 	bl	800276c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d007      	beq.n	8002640 <I2C_MasterRequestRead+0x114>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	2b04      	cmp	r3, #4
 8002636:	d101      	bne.n	800263c <I2C_MasterRequestRead+0x110>
      {
        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e041      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
      }
      else
      {
        return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e03f      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002640:	2300      	movs	r3, #0
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	613b      	str	r3, [r7, #16]
 8002654:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	6812      	ldr	r2, [r2, #0]
 800265e:	6812      	ldr	r2, [r2, #0]
 8002660:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002664:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f000 f82c 	bl	80026d0 <I2C_WaitOnFlagUntilTimeout>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <I2C_MasterRequestRead+0x156>
    {
      return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e01e      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	897a      	ldrh	r2, [r7, #10]
 8002688:	11d2      	asrs	r2, r2, #7
 800268a:	b252      	sxtb	r2, r2
 800268c:	f002 0206 	and.w	r2, r2, #6
 8002690:	b252      	sxtb	r2, r2
 8002692:	f062 020e 	orn	r2, r2, #14
 8002696:	b252      	sxtb	r2, r2
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	490a      	ldr	r1, [pc, #40]	; (80026cc <I2C_MasterRequestRead+0x1a0>)
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 f862 	bl	800276c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d007      	beq.n	80026be <I2C_MasterRequestRead+0x192>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	d101      	bne.n	80026ba <I2C_MasterRequestRead+0x18e>
    {
      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e002      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
    }
    else
    {
      return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e000      	b.n	80026c0 <I2C_MasterRequestRead+0x194>
    }
  }

  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	00010008 	.word	0x00010008
 80026cc:	00010002 	.word	0x00010002

080026d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	603b      	str	r3, [r7, #0]
 80026dc:	4613      	mov	r3, r2
 80026de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80026e0:	e01b      	b.n	800271a <I2C_WaitOnFlagUntilTimeout+0x4a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d017      	beq.n	800271a <I2C_WaitOnFlagUntilTimeout+0x4a>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d007      	beq.n	8002700 <I2C_WaitOnFlagUntilTimeout+0x30>
 80026f0:	f7fe fcfe 	bl	80010f0 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	1ad2      	subs	r2, r2, r3
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d90c      	bls.n	800271a <I2C_WaitOnFlagUntilTimeout+0x4a>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2220      	movs	r2, #32
 800270a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e023      	b.n	8002762 <I2C_WaitOnFlagUntilTimeout+0x92>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	0c1b      	lsrs	r3, r3, #16
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b01      	cmp	r3, #1
 8002722:	d10d      	bne.n	8002740 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	43da      	mvns	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	4013      	ands	r3, r2
 8002730:	b29b      	uxth	r3, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	bf0c      	ite	eq
 8002736:	2301      	moveq	r3, #1
 8002738:	2300      	movne	r3, #0
 800273a:	b2db      	uxtb	r3, r3
 800273c:	461a      	mov	r2, r3
 800273e:	e00c      	b.n	800275a <I2C_WaitOnFlagUntilTimeout+0x8a>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	43da      	mvns	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	4013      	ands	r3, r2
 800274c:	b29b      	uxth	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	bf0c      	ite	eq
 8002752:	2301      	moveq	r3, #1
 8002754:	2300      	movne	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	461a      	mov	r2, r3
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	429a      	cmp	r2, r3
 800275e:	d0c0      	beq.n	80026e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop

0800276c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
 8002778:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800277a:	e03f      	b.n	80027fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x90>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002786:	2b00      	cmp	r3, #0
 8002788:	d01c      	beq.n	80027c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	6812      	ldr	r2, [r2, #0]
 8002794:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002798:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027a2:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2204      	movs	r2, #4
 80027a8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e03c      	b.n	800283e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ca:	d017      	beq.n	80027fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x90>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d007      	beq.n	80027e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x76>
 80027d2:	f7fe fc8d 	bl	80010f0 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	1ad2      	subs	r2, r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d90c      	bls.n	80027fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x90>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e020      	b.n	800283e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	0c1b      	lsrs	r3, r3, #16
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b01      	cmp	r3, #1
 8002804:	d10c      	bne.n	8002820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	43da      	mvns	r2, r3
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	4013      	ands	r3, r2
 8002812:	b29b      	uxth	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	bf14      	ite	ne
 8002818:	2301      	movne	r3, #1
 800281a:	2300      	moveq	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	e00b      	b.n	8002838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xcc>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	43da      	mvns	r2, r3
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	4013      	ands	r3, r2
 800282c:	b29b      	uxth	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	bf14      	ite	ne
 8002832:	2301      	movne	r3, #1
 8002834:	2300      	moveq	r3, #0
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d19f      	bne.n	800277c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop

08002848 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002854:	e029      	b.n	80028aa <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 f8bc 	bl	80029d4 <I2C_IsAcknowledgeFailed>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e029      	b.n	80028ba <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286c:	d01d      	beq.n	80028aa <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d007      	beq.n	8002884 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002874:	f7fe fc3c 	bl	80010f0 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	1ad2      	subs	r2, r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	429a      	cmp	r2, r3
 8002882:	d912      	bls.n	80028aa <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002888:	f043 0220 	orr.w	r2, r3, #32
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2220      	movs	r2, #32
 800289a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e007      	b.n	80028ba <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0ce      	beq.n	8002856 <I2C_WaitOnTXEFlagUntilTimeout+0xe>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop

080028c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028d0:	e029      	b.n	8002926 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f87e 	bl	80029d4 <I2C_IsAcknowledgeFailed>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e029      	b.n	8002936 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d01d      	beq.n	8002926 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d007      	beq.n	8002900 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80028f0:	f7fe fbfe 	bl	80010f0 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	1ad2      	subs	r2, r2, r3
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d912      	bls.n	8002926 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	f043 0220 	orr.w	r2, r3, #32
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e007      	b.n	8002936 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	f003 0304 	and.w	r3, r3, #4
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0ce      	beq.n	80028d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop

08002940 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800294c:	e036      	b.n	80029bc <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	f003 0310 	and.w	r3, r3, #16
 8002958:	2b00      	cmp	r3, #0
 800295a:	d014      	beq.n	8002986 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 0210 	mvn.w	r2, #16
 8002964:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2220      	movs	r2, #32
 8002976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e022      	b.n	80029cc <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d007      	beq.n	800299c <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 800298c:	f7fe fbb0 	bl	80010f0 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	1ad2      	subs	r2, r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	429a      	cmp	r2, r3
 800299a:	d90f      	bls.n	80029bc <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	f043 0220 	orr.w	r2, r3, #32
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2220      	movs	r2, #32
 80029ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e007      	b.n	80029cc <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d0c1      	beq.n	800294e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80029ca:	2300      	movs	r3, #0
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d014      	beq.n	8002a14 <I2C_IsAcknowledgeFailed+0x40>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029f2:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2204      	movs	r2, #4
 80029f8:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2220      	movs	r2, #32
 8002a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <I2C_IsAcknowledgeFailed+0x42>
  }
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop

08002a24 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	603b      	str	r3, [r7, #0]
 8002a32:	4a2e      	ldr	r2, [pc, #184]	; (8002aec <HAL_PWREx_EnableOverDrive+0xc8>)
 8002a34:	4b2d      	ldr	r3, [pc, #180]	; (8002aec <HAL_PWREx_EnableOverDrive+0xc8>)
 8002a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a3e:	4b2b      	ldr	r3, [pc, #172]	; (8002aec <HAL_PWREx_EnableOverDrive+0xc8>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a46:	603b      	str	r3, [r7, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a4e:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002a58:	68bb      	ldr	r3, [r7, #8]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a5a:	fab3 f383 	clz	r3, r3
 8002a5e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a62:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	461a      	mov	r2, r3
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a6e:	f7fe fb3f 	bl	80010f0 <HAL_GetTick>
 8002a72:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a74:	e009      	b.n	8002a8a <HAL_PWREx_EnableOverDrive+0x66>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a76:	f7fe fb3b 	bl	80010f0 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a84:	d901      	bls.n	8002a8a <HAL_PWREx_EnableOverDrive+0x66>
    {
      return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e02c      	b.n	8002ae4 <HAL_PWREx_EnableOverDrive+0xc0>
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a8a:	4b19      	ldr	r3, [pc, #100]	; (8002af0 <HAL_PWREx_EnableOverDrive+0xcc>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0ef      	beq.n	8002a76 <HAL_PWREx_EnableOverDrive+0x52>
 8002a96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a9a:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	fa93 f3a3 	rbit	r3, r3
 8002aa2:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002aa4:	687b      	ldr	r3, [r7, #4]
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002aa6:	fab3 f383 	clz	r3, r3
 8002aaa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002aae:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002aba:	f7fe fb19 	bl	80010f0 <HAL_GetTick>
 8002abe:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ac0:	e009      	b.n	8002ad6 <HAL_PWREx_EnableOverDrive+0xb2>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ac2:	f7fe fb15 	bl	80010f0 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ad0:	d901      	bls.n	8002ad6 <HAL_PWREx_EnableOverDrive+0xb2>
    {
      return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e006      	b.n	8002ae4 <HAL_PWREx_EnableOverDrive+0xc0>
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ad6:	4b06      	ldr	r3, [pc, #24]	; (8002af0 <HAL_PWREx_EnableOverDrive+0xcc>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0ef      	beq.n	8002ac2 <HAL_PWREx_EnableOverDrive+0x9e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40023800 	.word	0x40023800
 8002af0:	40007000 	.word	0x40007000

08002af4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8002afe:	2300      	movs	r3, #0
 8002b00:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002b02:	4b81      	ldr	r3, [pc, #516]	; (8002d08 <HAL_RCC_ClockConfig+0x214>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 020f 	and.w	r2, r3, #15
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d20c      	bcs.n	8002b2a <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b10:	4b7d      	ldr	r3, [pc, #500]	; (8002d08 <HAL_RCC_ClockConfig+0x214>)
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b18:	4b7b      	ldr	r3, [pc, #492]	; (8002d08 <HAL_RCC_ClockConfig+0x214>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 020f 	and.w	r2, r3, #15
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d001      	beq.n	8002b2a <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e0ea      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d008      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b36:	4975      	ldr	r1, [pc, #468]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002b38:	4b74      	ldr	r3, [pc, #464]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 8086 	beq.w	8002c62 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d107      	bne.n	8002b6e <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5e:	4b6b      	ldr	r3, [pc, #428]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d119      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e0c8      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d003      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002b7a:	2b03      	cmp	r3, #3
 8002b7c:	d107      	bne.n	8002b8e <HAL_RCC_ClockConfig+0x9a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b7e:	4b63      	ldr	r3, [pc, #396]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d109      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e0b8      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b8e:	4b5f      	ldr	r3, [pc, #380]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e0b0      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b9e:	495b      	ldr	r1, [pc, #364]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002ba0:	4b5a      	ldr	r3, [pc, #360]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f023 0203 	bic.w	r2, r3, #3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bb0:	f7fe fa9e 	bl	80010f0 <HAL_GetTick>
 8002bb4:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d112      	bne.n	8002be4 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bbe:	e00a      	b.n	8002bd6 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bc0:	f7fe fa96 	bl	80010f0 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e094      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bd6:	4b4d      	ldr	r3, [pc, #308]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 030c 	and.w	r3, r3, #12
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	d1ee      	bne.n	8002bc0 <HAL_RCC_ClockConfig+0xcc>
 8002be2:	e03e      	b.n	8002c62 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d112      	bne.n	8002c12 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bec:	e00a      	b.n	8002c04 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bee:	f7fe fa7f 	bl	80010f0 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e07d      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c04:	4b41      	ldr	r3, [pc, #260]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 030c 	and.w	r3, r3, #12
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d1ee      	bne.n	8002bee <HAL_RCC_ClockConfig+0xfa>
 8002c10:	e027      	b.n	8002c62 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b03      	cmp	r3, #3
 8002c18:	d11d      	bne.n	8002c56 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002c1a:	e00a      	b.n	8002c32 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c1c:	f7fe fa68 	bl	80010f0 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e066      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002c32:	4b36      	ldr	r3, [pc, #216]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 030c 	and.w	r3, r3, #12
 8002c3a:	2b0c      	cmp	r3, #12
 8002c3c:	d1ee      	bne.n	8002c1c <HAL_RCC_ClockConfig+0x128>
 8002c3e:	e010      	b.n	8002c62 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c40:	f7fe fa56 	bl	80010f0 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e054      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c56:	4b2d      	ldr	r3, [pc, #180]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1ee      	bne.n	8002c40 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002c62:	4b29      	ldr	r3, [pc, #164]	; (8002d08 <HAL_RCC_ClockConfig+0x214>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 020f 	and.w	r2, r3, #15
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d90c      	bls.n	8002c8a <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c70:	4b25      	ldr	r3, [pc, #148]	; (8002d08 <HAL_RCC_ClockConfig+0x214>)
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c78:	4b23      	ldr	r3, [pc, #140]	; (8002d08 <HAL_RCC_ClockConfig+0x214>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 020f 	and.w	r2, r3, #15
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d001      	beq.n	8002c8a <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e03a      	b.n	8002d00 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d008      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c96:	491d      	ldr	r1, [pc, #116]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002c98:	4b1c      	ldr	r3, [pc, #112]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d009      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cb4:	4915      	ldr	r1, [pc, #84]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002cb6:	4b15      	ldr	r3, [pc, #84]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002cc8:	f000 fab4 	bl	8003234 <HAL_RCC_GetSysClockFreq>
 8002ccc:	4601      	mov	r1, r0
 8002cce:	4b0f      	ldr	r3, [pc, #60]	; (8002d0c <HAL_RCC_ClockConfig+0x218>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002cd6:	23f0      	movs	r3, #240	; 0xf0
 8002cd8:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	fa93 f3a3 	rbit	r3, r3
 8002ce0:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	fab3 f383 	clz	r3, r3
 8002ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cec:	4a08      	ldr	r2, [pc, #32]	; (8002d10 <HAL_RCC_ClockConfig+0x21c>)
 8002cee:	5cd3      	ldrb	r3, [r2, r3]
 8002cf0:	fa21 f303 	lsr.w	r3, r1, r3
 8002cf4:	4a07      	ldr	r2, [pc, #28]	; (8002d14 <HAL_RCC_ClockConfig+0x220>)
 8002cf6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	f7fe f9cf 	bl	800109c <HAL_InitTick>
  
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3718      	adds	r7, #24
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40023c00 	.word	0x40023c00
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	08008688 	.word	0x08008688
 8002d14:	20000000 	.word	0x20000000

08002d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d1c:	4b03      	ldr	r3, [pc, #12]	; (8002d2c <HAL_RCC_GetHCLKFreq+0x14>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	20000000 	.word	0x20000000

08002d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002d36:	f7ff ffef 	bl	8002d18 <HAL_RCC_GetHCLKFreq>
 8002d3a:	4601      	mov	r1, r0
 8002d3c:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002d44:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002d48:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	fa93 f3a3 	rbit	r3, r3
 8002d50:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	fab3 f383 	clz	r3, r3
 8002d58:	fa22 f303 	lsr.w	r3, r2, r3
 8002d5c:	4a04      	ldr	r2, [pc, #16]	; (8002d70 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002d5e:	5cd3      	ldrb	r3, [r2, r3]
 8002d60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	08008688 	.word	0x08008688

08002d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8002d7a:	f7ff ffcd 	bl	8002d18 <HAL_RCC_GetHCLKFreq>
 8002d7e:	4601      	mov	r1, r0
 8002d80:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8002d88:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002d8c:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	fa93 f3a3 	rbit	r3, r3
 8002d94:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	fab3 f383 	clz	r3, r3
 8002d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002da0:	4a04      	ldr	r2, [pc, #16]	; (8002db4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002da2:	5cd3      	ldrb	r3, [r2, r3]
 8002da4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002da8:	4618      	mov	r0, r3
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40023800 	.word	0x40023800
 8002db4:	08008688 	.word	0x08008688

08002db8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b090      	sub	sp, #64	; 0x40
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d05b      	beq.n	8002e88 <HAL_RCC_OscConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002dd0:	4ba2      	ldr	r3, [pc, #648]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f003 030c 	and.w	r3, r3, #12
 8002dd8:	2b04      	cmp	r3, #4
 8002dda:	d017      	beq.n	8002e0c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002ddc:	4b9f      	ldr	r3, [pc, #636]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 030c 	and.w	r3, r3, #12
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d105      	bne.n	8002df4 <HAL_RCC_OscConfig+0x3c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002de8:	4b9c      	ldr	r3, [pc, #624]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10b      	bne.n	8002e0c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002df4:	4b99      	ldr	r3, [pc, #612]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002dfc:	2b0c      	cmp	r3, #12
 8002dfe:	d111      	bne.n	8002e24 <HAL_RCC_OscConfig+0x6c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e00:	4b96      	ldr	r3, [pc, #600]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00b      	beq.n	8002e24 <HAL_RCC_OscConfig+0x6c>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e0c:	4b93      	ldr	r3, [pc, #588]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d036      	beq.n	8002e86 <HAL_RCC_OscConfig+0xce>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d132      	bne.n	8002e86 <HAL_RCC_OscConfig+0xce>
      {
        return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e1fb      	b.n	800321c <HAL_RCC_OscConfig+0x464>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e24:	4a8e      	ldr	r2, [pc, #568]	; (8003060 <HAL_RCC_OscConfig+0x2a8>)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	7013      	strb	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d013      	beq.n	8002e5e <HAL_RCC_OscConfig+0xa6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7fe f95b 	bl	80010f0 <HAL_GetTick>
 8002e3a:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x98>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e3e:	f7fe f957 	bl	80010f0 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b64      	cmp	r3, #100	; 0x64
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e1e5      	b.n	800321c <HAL_RCC_OscConfig+0x464>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e50:	4b82      	ldr	r3, [pc, #520]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0x86>
 8002e5c:	e014      	b.n	8002e88 <HAL_RCC_OscConfig+0xd0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5e:	f7fe f947 	bl	80010f0 <HAL_GetTick>
 8002e62:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e66:	f7fe f943 	bl	80010f0 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b64      	cmp	r3, #100	; 0x64
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0xc0>
          {
            return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e1d1      	b.n	800321c <HAL_RCC_OscConfig+0x464>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e78:	4b78      	ldr	r3, [pc, #480]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1f0      	bne.n	8002e66 <HAL_RCC_OscConfig+0xae>
 8002e84:	e000      	b.n	8002e88 <HAL_RCC_OscConfig+0xd0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e86:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 8084 	beq.w	8002f9e <HAL_RCC_OscConfig+0x1e6>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e96:	4b71      	ldr	r3, [pc, #452]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 030c 	and.w	r3, r3, #12
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d017      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x11a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002ea2:	4b6e      	ldr	r3, [pc, #440]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 030c 	and.w	r3, r3, #12
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002eaa:	2b08      	cmp	r3, #8
 8002eac:	d105      	bne.n	8002eba <HAL_RCC_OscConfig+0x102>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002eae:	4b6b      	ldr	r3, [pc, #428]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00b      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x11a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eba:	4b68      	ldr	r3, [pc, #416]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 030c 	and.w	r3, r3, #12
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002ec2:	2b0c      	cmp	r3, #12
 8002ec4:	d126      	bne.n	8002f14 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ec6:	4b65      	ldr	r3, [pc, #404]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d120      	bne.n	8002f14 <HAL_RCC_OscConfig+0x15c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ed2:	4b62      	ldr	r3, [pc, #392]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d005      	beq.n	8002eea <HAL_RCC_OscConfig+0x132>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d001      	beq.n	8002eea <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e198      	b.n	800321c <HAL_RCC_OscConfig+0x464>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eea:	485c      	ldr	r0, [pc, #368]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002eec:	4b5b      	ldr	r3, [pc, #364]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6919      	ldr	r1, [r3, #16]
 8002ef8:	23f8      	movs	r3, #248	; 0xf8
 8002efa:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	fa93 f3a3 	rbit	r3, r3
 8002f02:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	fab3 f383 	clz	r3, r3
 8002f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	6003      	str	r3, [r0, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f12:	e044      	b.n	8002f9e <HAL_RCC_OscConfig+0x1e6>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d02a      	beq.n	8002f72 <HAL_RCC_OscConfig+0x1ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f1c:	4b51      	ldr	r3, [pc, #324]	; (8003064 <HAL_RCC_OscConfig+0x2ac>)
 8002f1e:	2201      	movs	r2, #1
 8002f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7fe f8e5 	bl	80010f0 <HAL_GetTick>
 8002f26:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x184>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f2a:	f7fe f8e1 	bl	80010f0 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x184>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e16f      	b.n	800321c <HAL_RCC_OscConfig+0x464>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f3c:	4b47      	ldr	r3, [pc, #284]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x172>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f48:	4844      	ldr	r0, [pc, #272]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002f4a:	4b44      	ldr	r3, [pc, #272]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6919      	ldr	r1, [r3, #16]
 8002f56:	23f8      	movs	r3, #248	; 0xf8
 8002f58:	637b      	str	r3, [r7, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	fab3 f383 	clz	r3, r3
 8002f68:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	6003      	str	r3, [r0, #0]
 8002f70:	e015      	b.n	8002f9e <HAL_RCC_OscConfig+0x1e6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f72:	4b3c      	ldr	r3, [pc, #240]	; (8003064 <HAL_RCC_OscConfig+0x2ac>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f78:	f7fe f8ba 	bl	80010f0 <HAL_GetTick>
 8002f7c:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x1da>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f80:	f7fe f8b6 	bl	80010f0 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x1da>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e144      	b.n	800321c <HAL_RCC_OscConfig+0x464>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f92:	4b32      	ldr	r3, [pc, #200]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f0      	bne.n	8002f80 <HAL_RCC_OscConfig+0x1c8>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d030      	beq.n	800300c <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d016      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x228>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fb2:	4b2d      	ldr	r3, [pc, #180]	; (8003068 <HAL_RCC_OscConfig+0x2b0>)
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb8:	f7fe f89a 	bl	80010f0 <HAL_GetTick>
 8002fbc:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fbe:	e008      	b.n	8002fd2 <HAL_RCC_OscConfig+0x21a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fc0:	f7fe f896 	bl	80010f0 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e124      	b.n	800321c <HAL_RCC_OscConfig+0x464>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fd2:	4b22      	ldr	r3, [pc, #136]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8002fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0f0      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x208>
 8002fde:	e015      	b.n	800300c <HAL_RCC_OscConfig+0x254>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fe0:	4b21      	ldr	r3, [pc, #132]	; (8003068 <HAL_RCC_OscConfig+0x2b0>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe6:	f7fe f883 	bl	80010f0 <HAL_GetTick>
 8002fea:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fec:	e008      	b.n	8003000 <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fee:	f7fe f87f 	bl	80010f0 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x248>
        {
          return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e10d      	b.n	800321c <HAL_RCC_OscConfig+0x464>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003000:	4b16      	ldr	r3, [pc, #88]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8003002:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1f0      	bne.n	8002fee <HAL_RCC_OscConfig+0x236>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0304 	and.w	r3, r3, #4
 8003014:	2b00      	cmp	r3, #0
 8003016:	d065      	beq.n	80030e4 <HAL_RCC_OscConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003018:	2300      	movs	r3, #0
 800301a:	60bb      	str	r3, [r7, #8]
 800301c:	4a0f      	ldr	r2, [pc, #60]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 800301e:	4b0f      	ldr	r3, [pc, #60]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003026:	6413      	str	r3, [r2, #64]	; 0x40
 8003028:	4b0c      	ldr	r3, [pc, #48]	; (800305c <HAL_RCC_OscConfig+0x2a4>)
 800302a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003030:	60bb      	str	r3, [r7, #8]
 8003032:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003034:	4a0d      	ldr	r2, [pc, #52]	; (800306c <HAL_RCC_OscConfig+0x2b4>)
 8003036:	4b0d      	ldr	r3, [pc, #52]	; (800306c <HAL_RCC_OscConfig+0x2b4>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800303e:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003040:	f7fe f856 	bl	80010f0 <HAL_GetTick>
 8003044:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003046:	e013      	b.n	8003070 <HAL_RCC_OscConfig+0x2b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003048:	f7fe f852 	bl	80010f0 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b02      	cmp	r3, #2
 8003054:	d90c      	bls.n	8003070 <HAL_RCC_OscConfig+0x2b8>
      {
        return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e0e0      	b.n	800321c <HAL_RCC_OscConfig+0x464>
 800305a:	bf00      	nop
 800305c:	40023800 	.word	0x40023800
 8003060:	40023802 	.word	0x40023802
 8003064:	42470000 	.word	0x42470000
 8003068:	42470e80 	.word	0x42470e80
 800306c:	40007000 	.word	0x40007000
    PWR->CR |= PWR_CR_DBP;
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003070:	4b6c      	ldr	r3, [pc, #432]	; (8003224 <HAL_RCC_OscConfig+0x46c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0e5      	beq.n	8003048 <HAL_RCC_OscConfig+0x290>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800307c:	4a6a      	ldr	r2, [pc, #424]	; (8003228 <HAL_RCC_OscConfig+0x470>)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	7013      	strb	r3, [r2, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d015      	beq.n	80030ba <HAL_RCC_OscConfig+0x302>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800308e:	f7fe f82f 	bl	80010f0 <HAL_GetTick>
 8003092:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003094:	e00a      	b.n	80030ac <HAL_RCC_OscConfig+0x2f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003096:	f7fe f82b 	bl	80010f0 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d901      	bls.n	80030ac <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e0b7      	b.n	800321c <HAL_RCC_OscConfig+0x464>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ac:	4b5f      	ldr	r3, [pc, #380]	; (800322c <HAL_RCC_OscConfig+0x474>)
 80030ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0ee      	beq.n	8003096 <HAL_RCC_OscConfig+0x2de>
 80030b8:	e014      	b.n	80030e4 <HAL_RCC_OscConfig+0x32c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ba:	f7fe f819 	bl	80010f0 <HAL_GetTick>
 80030be:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030c0:	e00a      	b.n	80030d8 <HAL_RCC_OscConfig+0x320>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030c2:	f7fe f815 	bl	80010f0 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x320>
        {
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e0a1      	b.n	800321c <HAL_RCC_OscConfig+0x464>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d8:	4b54      	ldr	r3, [pc, #336]	; (800322c <HAL_RCC_OscConfig+0x474>)
 80030da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1ee      	bne.n	80030c2 <HAL_RCC_OscConfig+0x30a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8096 	beq.w	800321a <HAL_RCC_OscConfig+0x462>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030ee:	4b4f      	ldr	r3, [pc, #316]	; (800322c <HAL_RCC_OscConfig+0x474>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	f000 808d 	beq.w	8003216 <HAL_RCC_OscConfig+0x45e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	2b02      	cmp	r3, #2
 8003102:	d171      	bne.n	80031e8 <HAL_RCC_OscConfig+0x430>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003104:	4b4a      	ldr	r3, [pc, #296]	; (8003230 <HAL_RCC_OscConfig+0x478>)
 8003106:	2200      	movs	r2, #0
 8003108:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310a:	f7fd fff1 	bl	80010f0 <HAL_GetTick>
 800310e:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003112:	f7fd ffed 	bl	80010f0 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e07b      	b.n	800321c <HAL_RCC_OscConfig+0x464>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003124:	4b41      	ldr	r3, [pc, #260]	; (800322c <HAL_RCC_OscConfig+0x474>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1f0      	bne.n	8003112 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003130:	483e      	ldr	r0, [pc, #248]	; (800322c <HAL_RCC_OscConfig+0x474>)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69da      	ldr	r2, [r3, #28]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	431a      	orrs	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003140:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003144:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003148:	fa93 f3a3 	rbit	r3, r3
 800314c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	fab3 f383 	clz	r3, r3
 8003154:	fa01 f303 	lsl.w	r3, r1, r3
 8003158:	431a      	orrs	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315e:	085b      	lsrs	r3, r3, #1
 8003160:	1e59      	subs	r1, r3, #1
 8003162:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003166:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800316a:	fa93 f3a3 	rbit	r3, r3
 800316e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	fab3 f383 	clz	r3, r3
 8003176:	fa01 f303 	lsl.w	r3, r1, r3
 800317a:	431a      	orrs	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003180:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8003184:	62bb      	str	r3, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003188:	fa93 f3a3 	rbit	r3, r3
 800318c:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	fab3 f383 	clz	r3, r3
 8003194:	fa01 f303 	lsl.w	r3, r1, r3
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800319e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80031a2:	63bb      	str	r3, [r7, #56]	; 0x38
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a6:	fa93 f3a3 	rbit	r3, r3
 80031aa:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	fab3 f383 	clz	r3, r3
 80031b2:	fa01 f303 	lsl.w	r3, r1, r3
 80031b6:	4313      	orrs	r3, r2
 80031b8:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031ba:	4b1d      	ldr	r3, [pc, #116]	; (8003230 <HAL_RCC_OscConfig+0x478>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7fd ff96 	bl	80010f0 <HAL_GetTick>
 80031c4:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x422>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031c8:	f7fd ff92 	bl	80010f0 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x422>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e020      	b.n	800321c <HAL_RCC_OscConfig+0x464>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031da:	4b14      	ldr	r3, [pc, #80]	; (800322c <HAL_RCC_OscConfig+0x474>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x410>
 80031e6:	e018      	b.n	800321a <HAL_RCC_OscConfig+0x462>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e8:	4b11      	ldr	r3, [pc, #68]	; (8003230 <HAL_RCC_OscConfig+0x478>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ee:	f7fd ff7f 	bl	80010f0 <HAL_GetTick>
 80031f2:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f6:	f7fd ff7b 	bl	80010f0 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x450>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e009      	b.n	800321c <HAL_RCC_OscConfig+0x464>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003208:	4b08      	ldr	r3, [pc, #32]	; (800322c <HAL_RCC_OscConfig+0x474>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1f0      	bne.n	80031f6 <HAL_RCC_OscConfig+0x43e>
 8003214:	e001      	b.n	800321a <HAL_RCC_OscConfig+0x462>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <HAL_RCC_OscConfig+0x464>
    }
  }
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3740      	adds	r7, #64	; 0x40
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40007000 	.word	0x40007000
 8003228:	40023870 	.word	0x40023870
 800322c:	40023800 	.word	0x40023800
 8003230:	42470060 	.word	0x42470060

08003234 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003234:	b480      	push	{r7}
 8003236:	b093      	sub	sp, #76	; 0x4c
 8003238:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800323a:	2300      	movs	r3, #0
 800323c:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllvco = 0U;
 800323e:	2300      	movs	r3, #0
 8003240:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllp = 0U;
 8003242:	2300      	movs	r3, #0
 8003244:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pllr = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 800324a:	2300      	movs	r3, #0
 800324c:	643b      	str	r3, [r7, #64]	; 0x40

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800324e:	4b6c      	ldr	r3, [pc, #432]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 030c 	and.w	r3, r3, #12
 8003256:	2b0c      	cmp	r3, #12
 8003258:	f200 80c8 	bhi.w	80033ec <HAL_RCC_GetSysClockFreq+0x1b8>
 800325c:	a201      	add	r2, pc, #4	; (adr r2, 8003264 <HAL_RCC_GetSysClockFreq+0x30>)
 800325e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003262:	bf00      	nop
 8003264:	08003299 	.word	0x08003299
 8003268:	080033ed 	.word	0x080033ed
 800326c:	080033ed 	.word	0x080033ed
 8003270:	080033ed 	.word	0x080033ed
 8003274:	0800329f 	.word	0x0800329f
 8003278:	080033ed 	.word	0x080033ed
 800327c:	080033ed 	.word	0x080033ed
 8003280:	080033ed 	.word	0x080033ed
 8003284:	080032a5 	.word	0x080032a5
 8003288:	080033ed 	.word	0x080033ed
 800328c:	080033ed 	.word	0x080033ed
 8003290:	080033ed 	.word	0x080033ed
 8003294:	0800334b 	.word	0x0800334b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003298:	4b5a      	ldr	r3, [pc, #360]	; (8003404 <HAL_RCC_GetSysClockFreq+0x1d0>)
 800329a:	643b      	str	r3, [r7, #64]	; 0x40
       break;
 800329c:	e0a9      	b.n	80033f2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800329e:	4b5a      	ldr	r3, [pc, #360]	; (8003408 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80032a0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80032a2:	e0a6      	b.n	80033f2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032a4:	4b56      	ldr	r3, [pc, #344]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032ac:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032ae:	4b54      	ldr	r3, [pc, #336]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d017      	beq.n	80032ea <HAL_RCC_GetSysClockFreq+0xb6>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80032ba:	4a53      	ldr	r2, [pc, #332]	; (8003408 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80032bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032be:	fbb2 f2f3 	udiv	r2, r2, r3
 80032c2:	4b4f      	ldr	r3, [pc, #316]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032c4:	6859      	ldr	r1, [r3, #4]
 80032c6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032ca:	400b      	ands	r3, r1
 80032cc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80032d0:	61f9      	str	r1, [r7, #28]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d2:	69f9      	ldr	r1, [r7, #28]
 80032d4:	fa91 f1a1 	rbit	r1, r1
 80032d8:	61b9      	str	r1, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80032da:	69b9      	ldr	r1, [r7, #24]
 80032dc:	fab1 f181 	clz	r1, r1
 80032e0:	40cb      	lsrs	r3, r1
 80032e2:	fb03 f302 	mul.w	r3, r3, r2
 80032e6:	647b      	str	r3, [r7, #68]	; 0x44
 80032e8:	e016      	b.n	8003318 <HAL_RCC_GetSysClockFreq+0xe4>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80032ea:	4a46      	ldr	r2, [pc, #280]	; (8003404 <HAL_RCC_GetSysClockFreq+0x1d0>)
 80032ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80032f2:	4b43      	ldr	r3, [pc, #268]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032f4:	6859      	ldr	r1, [r3, #4]
 80032f6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032fa:	400b      	ands	r3, r1
 80032fc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8003300:	6339      	str	r1, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003302:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003304:	fa91 f1a1 	rbit	r1, r1
 8003308:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800330a:	6979      	ldr	r1, [r7, #20]
 800330c:	fab1 f181 	clz	r1, r1
 8003310:	40cb      	lsrs	r3, r1
 8003312:	fb03 f302 	mul.w	r3, r3, r2
 8003316:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8003318:	4b39      	ldr	r3, [pc, #228]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003320:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003324:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003328:	fa93 f3a3 	rbit	r3, r3
 800332c:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	fab3 f383 	clz	r3, r3
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
 8003338:	3301      	adds	r3, #1
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	63bb      	str	r3, [r7, #56]	; 0x38
      
      sysclockfreq = pllvco/pllp;
 800333e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003342:	fbb2 f3f3 	udiv	r3, r2, r3
 8003346:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003348:	e053      	b.n	80033f2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800334a:	4b2d      	ldr	r3, [pc, #180]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003352:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003354:	4b2a      	ldr	r3, [pc, #168]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d017      	beq.n	8003390 <HAL_RCC_GetSysClockFreq+0x15c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8003360:	4a29      	ldr	r2, [pc, #164]	; (8003408 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8003362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003364:	fbb2 f2f3 	udiv	r2, r2, r3
 8003368:	4b25      	ldr	r3, [pc, #148]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003370:	400b      	ands	r3, r1
 8003372:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8003376:	62b9      	str	r1, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003378:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800337a:	fa91 f1a1 	rbit	r1, r1
 800337e:	60f9      	str	r1, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003380:	68f9      	ldr	r1, [r7, #12]
 8003382:	fab1 f181 	clz	r1, r1
 8003386:	40cb      	lsrs	r3, r1
 8003388:	fb03 f302 	mul.w	r3, r3, r2
 800338c:	647b      	str	r3, [r7, #68]	; 0x44
 800338e:	e016      	b.n	80033be <HAL_RCC_GetSysClockFreq+0x18a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8003390:	4a1c      	ldr	r2, [pc, #112]	; (8003404 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8003392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003394:	fbb2 f2f3 	udiv	r2, r2, r3
 8003398:	4b19      	ldr	r3, [pc, #100]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 800339a:	6859      	ldr	r1, [r3, #4]
 800339c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80033a0:	400b      	ands	r3, r1
 80033a2:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80033a6:	6279      	str	r1, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033aa:	fa91 f1a1 	rbit	r1, r1
 80033ae:	60b9      	str	r1, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80033b0:	68b9      	ldr	r1, [r7, #8]
 80033b2:	fab1 f181 	clz	r1, r1
 80033b6:	40cb      	lsrs	r3, r1
 80033b8:	fb03 f302 	mul.w	r3, r3, r2
 80033bc:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 80033be:	4b10      	ldr	r3, [pc, #64]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80033c6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80033ca:	623b      	str	r3, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033cc:	6a3b      	ldr	r3, [r7, #32]
 80033ce:	fa93 f3a3 	rbit	r3, r3
 80033d2:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	fab3 f383 	clz	r3, r3
 80033da:	fa22 f303 	lsr.w	r3, r2, r3
 80033de:	637b      	str	r3, [r7, #52]	; 0x34
      
      sysclockfreq = pllvco/pllr;
 80033e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033ea:	e002      	b.n	80033f2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <HAL_RCC_GetSysClockFreq+0x1d0>)
 80033ee:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	374c      	adds	r7, #76	; 0x4c
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	40023800 	.word	0x40023800
 8003404:	00f42400 	.word	0x00f42400
 8003408:	007a1200 	.word	0x007a1200

0800340c <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e01d      	b.n	800345a <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d106      	bne.n	8003438 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f001 ff32 	bl	800529c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3304      	adds	r3, #4
 8003448:	4619      	mov	r1, r3
 800344a:	4610      	mov	r0, r2
 800344c:	f000 fa32 	bl	80038b4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop

08003464 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	6812      	ldr	r2, [r2, #0]
 8003474:	68d2      	ldr	r2, [r2, #12]
 8003476:	f042 0201 	orr.w	r2, r2, #1
 800347a:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	6812      	ldr	r2, [r2, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop

0800349c <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d022      	beq.n	80034f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d01b      	beq.n	80034f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f06f 0202 	mvn.w	r2, #2
 80034c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 f9ca 	bl	8003878 <HAL_TIM_IC_CaptureCallback>
 80034e4:	e005      	b.n	80034f2 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f9bc 	bl	8003864 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f9cd 	bl	800388c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	2b00      	cmp	r3, #0
 8003504:	d022      	beq.n	800354c <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d01b      	beq.n	800354c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f06f 0204 	mvn.w	r2, #4
 800351c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2202      	movs	r2, #2
 8003522:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f9a0 	bl	8003878 <HAL_TIM_IC_CaptureCallback>
 8003538:	e005      	b.n	8003546 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f992 	bl	8003864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 f9a3 	bl	800388c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d022      	beq.n	80035a0 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	f003 0308 	and.w	r3, r3, #8
 8003564:	2b00      	cmp	r3, #0
 8003566:	d01b      	beq.n	80035a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f06f 0208 	mvn.w	r2, #8
 8003570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2204      	movs	r2, #4
 8003576:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	f003 0303 	and.w	r3, r3, #3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f976 	bl	8003878 <HAL_TIM_IC_CaptureCallback>
 800358c:	e005      	b.n	800359a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f968 	bl	8003864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f979 	bl	800388c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	f003 0310 	and.w	r3, r3, #16
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d022      	beq.n	80035f4 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f003 0310 	and.w	r3, r3, #16
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d01b      	beq.n	80035f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f06f 0210 	mvn.w	r2, #16
 80035c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2208      	movs	r2, #8
 80035ca:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	69db      	ldr	r3, [r3, #28]
 80035d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f94c 	bl	8003878 <HAL_TIM_IC_CaptureCallback>
 80035e0:	e005      	b.n	80035ee <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f93e 	bl	8003864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 f94f 	bl	800388c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00e      	beq.n	8003620 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d007      	beq.n	8003620 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f06f 0201 	mvn.w	r2, #1
 8003618:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f001 f8e0 	bl	80047e0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800362a:	2b00      	cmp	r3, #0
 800362c:	d00e      	beq.n	800364c <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003638:	2b00      	cmp	r3, #0
 800363a:	d007      	beq.n	800364c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003644:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fad8 	bl	8003bfc <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00e      	beq.n	8003678 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003664:	2b00      	cmp	r3, #0
 8003666:	d007      	beq.n	8003678 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003670:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f914 	bl	80038a0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f003 0320 	and.w	r3, r3, #32
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00e      	beq.n	80036a4 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 0320 	and.w	r3, r3, #32
 8003690:	2b00      	cmp	r3, #0
 8003692:	d007      	beq.n	80036a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f06f 0220 	mvn.w	r2, #32
 800369c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 faa2 	bl	8003be8 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80036a4:	bf00      	nop
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_TIM_ConfigClockSource+0x1c>
 80036c4:	2302      	movs	r3, #2
 80036c6:	e0c8      	b.n	800385a <HAL_TIM_ConfigClockSource+0x1ae>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2202      	movs	r2, #2
 80036d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2b40      	cmp	r3, #64	; 0x40
 80036fe:	d077      	beq.n	80037f0 <HAL_TIM_ConfigClockSource+0x144>
 8003700:	2b40      	cmp	r3, #64	; 0x40
 8003702:	d80e      	bhi.n	8003722 <HAL_TIM_ConfigClockSource+0x76>
 8003704:	2b10      	cmp	r3, #16
 8003706:	f000 808a 	beq.w	800381e <HAL_TIM_ConfigClockSource+0x172>
 800370a:	2b10      	cmp	r3, #16
 800370c:	d802      	bhi.n	8003714 <HAL_TIM_ConfigClockSource+0x68>
 800370e:	2b00      	cmp	r3, #0
 8003710:	d07e      	beq.n	8003810 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003712:	e099      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8003714:	2b20      	cmp	r3, #32
 8003716:	f000 8089 	beq.w	800382c <HAL_TIM_ConfigClockSource+0x180>
 800371a:	2b30      	cmp	r3, #48	; 0x30
 800371c:	f000 808d 	beq.w	800383a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003720:	e092      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8003722:	2b70      	cmp	r3, #112	; 0x70
 8003724:	d016      	beq.n	8003754 <HAL_TIM_ConfigClockSource+0xa8>
 8003726:	2b70      	cmp	r3, #112	; 0x70
 8003728:	d804      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x88>
 800372a:	2b50      	cmp	r3, #80	; 0x50
 800372c:	d040      	beq.n	80037b0 <HAL_TIM_ConfigClockSource+0x104>
 800372e:	2b60      	cmp	r3, #96	; 0x60
 8003730:	d04e      	beq.n	80037d0 <HAL_TIM_ConfigClockSource+0x124>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003732:	e089      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8003734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003738:	d003      	beq.n	8003742 <HAL_TIM_ConfigClockSource+0x96>
 800373a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800373e:	d024      	beq.n	800378a <HAL_TIM_ConfigClockSource+0xde>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003740:	e082      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	6892      	ldr	r2, [r2, #8]
 800374c:	f022 0207 	bic.w	r2, r2, #7
 8003750:	609a      	str	r2, [r3, #8]
    }
    break;
 8003752:	e079      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6818      	ldr	r0, [r3, #0]
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	6899      	ldr	r1, [r3, #8]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f000 f9d8 	bl	8003b18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	60fb      	str	r3, [r7, #12]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003776:	60fb      	str	r3, [r7, #12]
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800377e:	60fb      	str	r3, [r7, #12]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	609a      	str	r2, [r3, #8]
    }
    break;
 8003788:	e05e      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6818      	ldr	r0, [r3, #0]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	6899      	ldr	r1, [r3, #8]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f000 f9bd 	bl	8003b18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6812      	ldr	r2, [r2, #0]
 80037a6:	6892      	ldr	r2, [r2, #8]
 80037a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037ac:	609a      	str	r2, [r3, #8]
    }
    break;
 80037ae:	e04b      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6818      	ldr	r0, [r3, #0]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	6859      	ldr	r1, [r3, #4]
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	461a      	mov	r2, r3
 80037be:	f000 f923 	bl	8003a08 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2150      	movs	r1, #80	; 0x50
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 f985 	bl	8003ad8 <TIM_ITRx_SetConfig>
    }
    break;
 80037ce:	e03b      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6818      	ldr	r0, [r3, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	6859      	ldr	r1, [r3, #4]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	461a      	mov	r2, r3
 80037de:	f000 f947 	bl	8003a70 <TIM_TI2_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2160      	movs	r1, #96	; 0x60
 80037e8:	4618      	mov	r0, r3
 80037ea:	f000 f975 	bl	8003ad8 <TIM_ITRx_SetConfig>
    }
    break;
 80037ee:	e02b      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6818      	ldr	r0, [r3, #0]
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	6859      	ldr	r1, [r3, #4]
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	461a      	mov	r2, r3
 80037fe:	f000 f903 	bl	8003a08 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2140      	movs	r1, #64	; 0x40
 8003808:	4618      	mov	r0, r3
 800380a:	f000 f965 	bl	8003ad8 <TIM_ITRx_SetConfig>
    }
    break;
 800380e:	e01b      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR0:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2100      	movs	r1, #0
 8003816:	4618      	mov	r0, r3
 8003818:	f000 f95e 	bl	8003ad8 <TIM_ITRx_SetConfig>
    }
    break;
 800381c:	e014      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR1:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2110      	movs	r1, #16
 8003824:	4618      	mov	r0, r3
 8003826:	f000 f957 	bl	8003ad8 <TIM_ITRx_SetConfig>
    }
    break;
 800382a:	e00d      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2120      	movs	r1, #32
 8003832:	4618      	mov	r0, r3
 8003834:	f000 f950 	bl	8003ad8 <TIM_ITRx_SetConfig>
    }
    break;
 8003838:	e006      	b.n	8003848 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR3:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2130      	movs	r1, #48	; 0x30
 8003840:	4618      	mov	r0, r3
 8003842:	f000 f949 	bl	8003ad8 <TIM_ITRx_SetConfig>
    }
    break;
 8003846:	bf00      	nop
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop

08003864 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80038be:	2300      	movs	r3, #0
 80038c0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a44      	ldr	r2, [pc, #272]	; (80039dc <TIM_Base_SetConfig+0x128>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d013      	beq.n	80038f8 <TIM_Base_SetConfig+0x44>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038d6:	d00f      	beq.n	80038f8 <TIM_Base_SetConfig+0x44>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a41      	ldr	r2, [pc, #260]	; (80039e0 <TIM_Base_SetConfig+0x12c>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d00b      	beq.n	80038f8 <TIM_Base_SetConfig+0x44>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a40      	ldr	r2, [pc, #256]	; (80039e4 <TIM_Base_SetConfig+0x130>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d007      	beq.n	80038f8 <TIM_Base_SetConfig+0x44>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a3f      	ldr	r2, [pc, #252]	; (80039e8 <TIM_Base_SetConfig+0x134>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d003      	beq.n	80038f8 <TIM_Base_SetConfig+0x44>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a3e      	ldr	r2, [pc, #248]	; (80039ec <TIM_Base_SetConfig+0x138>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d101      	bne.n	80038fc <TIM_Base_SetConfig+0x48>
 80038f8:	2301      	movs	r3, #1
 80038fa:	e000      	b.n	80038fe <TIM_Base_SetConfig+0x4a>
 80038fc:	2300      	movs	r3, #0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d008      	beq.n	8003914 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003908:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4313      	orrs	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a31      	ldr	r2, [pc, #196]	; (80039dc <TIM_Base_SetConfig+0x128>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d02b      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003922:	d027      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a2e      	ldr	r2, [pc, #184]	; (80039e0 <TIM_Base_SetConfig+0x12c>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d023      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a2d      	ldr	r2, [pc, #180]	; (80039e4 <TIM_Base_SetConfig+0x130>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d01f      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a2c      	ldr	r2, [pc, #176]	; (80039e8 <TIM_Base_SetConfig+0x134>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d01b      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a2b      	ldr	r2, [pc, #172]	; (80039ec <TIM_Base_SetConfig+0x138>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d017      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a2a      	ldr	r2, [pc, #168]	; (80039f0 <TIM_Base_SetConfig+0x13c>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d013      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a29      	ldr	r2, [pc, #164]	; (80039f4 <TIM_Base_SetConfig+0x140>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d00f      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a28      	ldr	r2, [pc, #160]	; (80039f8 <TIM_Base_SetConfig+0x144>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d00b      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a27      	ldr	r2, [pc, #156]	; (80039fc <TIM_Base_SetConfig+0x148>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d007      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a26      	ldr	r2, [pc, #152]	; (8003a00 <TIM_Base_SetConfig+0x14c>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d003      	beq.n	8003974 <TIM_Base_SetConfig+0xc0>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a25      	ldr	r2, [pc, #148]	; (8003a04 <TIM_Base_SetConfig+0x150>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d101      	bne.n	8003978 <TIM_Base_SetConfig+0xc4>
 8003974:	2301      	movs	r3, #1
 8003976:	e000      	b.n	800397a <TIM_Base_SetConfig+0xc6>
 8003978:	2300      	movs	r3, #0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d008      	beq.n	8003990 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4313      	orrs	r3, r2
 800398e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	689a      	ldr	r2, [r3, #8]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a0c      	ldr	r2, [pc, #48]	; (80039dc <TIM_Base_SetConfig+0x128>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d003      	beq.n	80039b6 <TIM_Base_SetConfig+0x102>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a0e      	ldr	r2, [pc, #56]	; (80039ec <TIM_Base_SetConfig+0x138>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d101      	bne.n	80039ba <TIM_Base_SetConfig+0x106>
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <TIM_Base_SetConfig+0x108>
 80039ba:	2300      	movs	r3, #0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d003      	beq.n	80039c8 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	615a      	str	r2, [r3, #20]
}
 80039ce:	bf00      	nop
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40010000 	.word	0x40010000
 80039e0:	40000400 	.word	0x40000400
 80039e4:	40000800 	.word	0x40000800
 80039e8:	40000c00 	.word	0x40000c00
 80039ec:	40010400 	.word	0x40010400
 80039f0:	40014000 	.word	0x40014000
 80039f4:	40014400 	.word	0x40014400
 80039f8:	40014800 	.word	0x40014800
 80039fc:	40001800 	.word	0x40001800
 8003a00:	40001c00 	.word	0x40001c00
 8003a04:	40002000 	.word	0x40002000

08003a08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	f023 0201 	bic.w	r2, r3, #1
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	011b      	lsls	r3, r3, #4
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f023 030a 	bic.w	r3, r3, #10
 8003a4c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	697a      	ldr	r2, [r7, #20]
 8003a5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	621a      	str	r2, [r3, #32]
}
 8003a62:	bf00      	nop
 8003a64:	371c      	adds	r7, #28
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop

08003a70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b087      	sub	sp, #28
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	f023 0210 	bic.w	r2, r3, #16
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003aa2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	031b      	lsls	r3, r3, #12
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ab4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	621a      	str	r2, [r3, #32]
}
 8003acc:	bf00      	nop
 8003ace:	371c      	adds	r7, #28
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003af4:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003af6:	887b      	ldrh	r3, [r7, #2]
 8003af8:	f043 0307 	orr.w	r3, r3, #7
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	461a      	mov	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	609a      	str	r2, [r3, #8]
}
 8003b0c:	bf00      	nop
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
 8003b24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	021a      	lsls	r2, r3, #8
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	609a      	str	r2, [r3, #8]
} 
 8003b50:	bf00      	nop
 8003b52:	371c      	adds	r7, #28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d101      	bne.n	8003b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b70:	2302      	movs	r3, #2
 8003b72:	e032      	b.n	8003bda <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	6852      	ldr	r2, [r2, #4]
 8003b8e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b92:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6812      	ldr	r2, [r2, #0]
 8003b9c:	6851      	ldr	r1, [r2, #4]
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	6812      	ldr	r2, [r2, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6812      	ldr	r2, [r2, #0]
 8003bae:	6892      	ldr	r2, [r2, #8]
 8003bb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bb4:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	6812      	ldr	r2, [r2, #0]
 8003bbe:	6891      	ldr	r1, [r2, #8]
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	6852      	ldr	r2, [r2, #4]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
} 
 8003bda:	4618      	mov	r0, r3
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop

08003be8 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e03f      	b.n	8003ca2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f001 fb74 	bl	8005324 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2224      	movs	r2, #36	; 0x24
 8003c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6812      	ldr	r2, [r2, #0]
 8003c4c:	68d2      	ldr	r2, [r2, #12]
 8003c4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c52:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 fb81 	bl	800435c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	6812      	ldr	r2, [r2, #0]
 8003c62:	6912      	ldr	r2, [r2, #16]
 8003c64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6812      	ldr	r2, [r2, #0]
 8003c72:	6952      	ldr	r2, [r2, #20]
 8003c74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c78:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	6812      	ldr	r2, [r2, #0]
 8003c82:	68d2      	ldr	r2, [r2, #12]
 8003c84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c88:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop

08003cac <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b20      	cmp	r3, #32
 8003cca:	d17f      	bne.n	8003dcc <HAL_UART_Transmit+0x120>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d002      	beq.n	8003cd8 <HAL_UART_Transmit+0x2c>
 8003cd2:	88fb      	ldrh	r3, [r7, #6]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e078      	b.n	8003dce <HAL_UART_Transmit+0x122>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d101      	bne.n	8003cea <HAL_UART_Transmit+0x3e>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e071      	b.n	8003dce <HAL_UART_Transmit+0x122>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2221      	movs	r2, #33	; 0x21
 8003cfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003d00:	f7fd f9f6 	bl	80010f0 <HAL_GetTick>
 8003d04:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	88fa      	ldrh	r2, [r7, #6]
 8003d0a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	88fa      	ldrh	r2, [r7, #6]
 8003d10:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003d12:	e040      	b.n	8003d96 <HAL_UART_Transmit+0xea>
    {
      huart->TxXferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d28:	d121      	bne.n	8003d6e <HAL_UART_Transmit+0xc2>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	9300      	str	r3, [sp, #0]
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2200      	movs	r2, #0
 8003d32:	2180      	movs	r1, #128	; 0x80
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f9ad 	bl	8004094 <UART_WaitOnFlagUntilTimeout>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <HAL_UART_Transmit+0x98>
        { 
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e044      	b.n	8003dce <HAL_UART_Transmit+0x122>
        }
        tmp = (uint16_t*) pData;
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	8812      	ldrh	r2, [r2, #0]
 8003d50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d54:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d103      	bne.n	8003d66 <HAL_UART_Transmit+0xba>
        {
          pData +=2U;
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	3302      	adds	r3, #2
 8003d62:	60bb      	str	r3, [r7, #8]
 8003d64:	e017      	b.n	8003d96 <HAL_UART_Transmit+0xea>
        }
        else
        { 
          pData +=1U;
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	60bb      	str	r3, [r7, #8]
 8003d6c:	e013      	b.n	8003d96 <HAL_UART_Transmit+0xea>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2200      	movs	r2, #0
 8003d76:	2180      	movs	r1, #128	; 0x80
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f98b 	bl	8004094 <UART_WaitOnFlagUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <HAL_UART_Transmit+0xdc>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e022      	b.n	8003dce <HAL_UART_Transmit+0x122>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	1c59      	adds	r1, r3, #1
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	6053      	str	r3, [r2, #4]
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1ba      	bne.n	8003d14 <HAL_UART_Transmit+0x68>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2200      	movs	r2, #0
 8003da6:	2140      	movs	r1, #64	; 0x40
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f973 	bl	8004094 <UART_WaitOnFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <HAL_UART_Transmit+0x10c>
    { 
      return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e00a      	b.n	8003dce <HAL_UART_Transmit+0x122>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	e000      	b.n	8003dce <HAL_UART_Transmit+0x122>
  }
  else
  {
    return HAL_BUSY;
 8003dcc:	2302      	movs	r3, #2
  }
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3718      	adds	r7, #24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop

08003dd8 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	4613      	mov	r3, r2
 8003de4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b20      	cmp	r3, #32
 8003df0:	d138      	bne.n	8003e64 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d002      	beq.n	8003dfe <HAL_UART_Receive_IT+0x26>
 8003df8:	88fb      	ldrh	r3, [r7, #6]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e031      	b.n	8003e66 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_UART_Receive_IT+0x38>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e02a      	b.n	8003e66 <HAL_UART_Receive_IT+0x8e>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	88fa      	ldrh	r2, [r7, #6]
 8003e22:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	88fa      	ldrh	r2, [r7, #6]
 8003e28:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2222      	movs	r2, #34	; 0x22
 8003e34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	6812      	ldr	r2, [r2, #0]
 8003e48:	6952      	ldr	r2, [r2, #20]
 8003e4a:	f042 0201 	orr.w	r2, r2, #1
 8003e4e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	6812      	ldr	r2, [r2, #0]
 8003e58:	68d2      	ldr	r2, [r2, #12]
 8003e5a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003e5e:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8003e60:	2300      	movs	r3, #0
 8003e62:	e000      	b.n	8003e66 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8003e64:	2302      	movs	r3, #2
  }
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop

08003e74 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10d      	bne.n	8003ec6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	f003 0320 	and.w	r3, r3, #32
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d008      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x52>
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	f003 0320 	and.w	r3, r3, #32
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f9d2 	bl	8004268 <UART_Receive_IT>
      return;
 8003ec4:	e0cc      	b.n	8004060 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 80ab 	beq.w	8004024 <HAL_UART_IRQHandler+0x1b0>
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d105      	bne.n	8003ee4 <HAL_UART_IRQHandler+0x70>
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 80a0 	beq.w	8004024 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <HAL_UART_IRQHandler+0x90>
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d005      	beq.n	8003f04 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003efc:	f043 0201 	orr.w	r2, r3, #1
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <HAL_UART_IRQHandler+0xb0>
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f003 0301 	and.w	r3, r3, #1
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f1c:	f043 0202 	orr.w	r2, r3, #2
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_UART_IRQHandler+0xd0>
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d005      	beq.n	8003f44 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f3c:	f043 0204 	orr.w	r2, r3, #4
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	f003 0308 	and.w	r3, r3, #8
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00a      	beq.n	8003f64 <HAL_UART_IRQHandler+0xf0>
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f5c:	f043 0208 	orr.w	r2, r3, #8
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d078      	beq.n	800405e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f003 0320 	and.w	r3, r3, #32
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d007      	beq.n	8003f86 <HAL_UART_IRQHandler+0x112>
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	f003 0320 	and.w	r3, r3, #32
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f971 	bl	8004268 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	bf14      	ite	ne
 8003f94:	2301      	movne	r3, #1
 8003f96:	2300      	moveq	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa0:	f003 0308 	and.w	r3, r3, #8
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d102      	bne.n	8003fae <HAL_UART_IRQHandler+0x13a>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d031      	beq.n	8004012 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f8ba 	bl	8004128 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d023      	beq.n	800400a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6812      	ldr	r2, [r2, #0]
 8003fca:	6952      	ldr	r2, [r2, #20]
 8003fcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fd0:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d013      	beq.n	8004002 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fde:	4a22      	ldr	r2, [pc, #136]	; (8004068 <HAL_UART_IRQHandler+0x1f4>)
 8003fe0:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fd fa84 	bl	80014f4 <HAL_DMA_Abort_IT>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d016      	beq.n	8004020 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	4798      	blx	r3
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004000:	e00e      	b.n	8004020 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f83c 	bl	8004080 <HAL_UART_ErrorCallback>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004008:	e00a      	b.n	8004020 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f838 	bl	8004080 <HAL_UART_ErrorCallback>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004010:	e006      	b.n	8004020 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f834 	bl	8004080 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800401e:	e01e      	b.n	800405e <HAL_UART_IRQHandler+0x1ea>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004020:	bf00      	nop
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
 8004022:	e01c      	b.n	800405e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800402a:	2b00      	cmp	r3, #0
 800402c:	d008      	beq.n	8004040 <HAL_UART_IRQHandler+0x1cc>
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f8a7 	bl	800418c <UART_Transmit_IT>
    return;
 800403e:	e00f      	b.n	8004060 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <HAL_UART_IRQHandler+0x1ec>
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004050:	2b00      	cmp	r3, #0
 8004052:	d005      	beq.n	8004060 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f8ef 	bl	8004238 <UART_EndTransmit_IT>
    return;
 800405a:	bf00      	nop
 800405c:	e000      	b.n	8004060 <HAL_UART_IRQHandler+0x1ec>
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
 800405e:	bf00      	nop
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8004060:	3720      	adds	r7, #32
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	08004165 	.word	0x08004165

0800406c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	4613      	mov	r3, r2
 80040a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80040a4:	e02c      	b.n	8004100 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ac:	d028      	beq.n	8004100 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d007      	beq.n	80040c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80040b4:	f7fd f81c 	bl	80010f0 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	1ad2      	subs	r2, r2, r3
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d91d      	bls.n	8004100 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	6812      	ldr	r2, [r2, #0]
 80040cc:	68d2      	ldr	r2, [r2, #12]
 80040ce:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040d2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	6812      	ldr	r2, [r2, #0]
 80040dc:	6952      	ldr	r2, [r2, #20]
 80040de:	f022 0201 	bic.w	r2, r2, #1
 80040e2:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e00f      	b.n	8004120 <UART_WaitOnFlagUntilTimeout+0x8c>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	401a      	ands	r2, r3
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	429a      	cmp	r2, r3
 800410e:	bf0c      	ite	eq
 8004110:	2301      	moveq	r3, #1
 8004112:	2300      	movne	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	461a      	mov	r2, r3
 8004118:	79fb      	ldrb	r3, [r7, #7]
 800411a:	429a      	cmp	r2, r3
 800411c:	d0c3      	beq.n	80040a6 <UART_WaitOnFlagUntilTimeout+0x12>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6812      	ldr	r2, [r2, #0]
 8004138:	68d2      	ldr	r2, [r2, #12]
 800413a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800413e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	6812      	ldr	r2, [r2, #0]
 8004148:	6952      	ldr	r2, [r2, #20]
 800414a:	f022 0201 	bic.w	r2, r2, #1
 800414e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004170:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f7ff ff7e 	bl	8004080 <HAL_UART_ErrorCallback>
}
 8004184:	bf00      	nop
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b21      	cmp	r3, #33	; 0x21
 800419e:	d143      	bne.n	8004228 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041a8:	d119      	bne.n	80041de <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	8812      	ldrh	r2, [r2, #0]
 80041b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041bc:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d105      	bne.n	80041d2 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	1c9a      	adds	r2, r3, #2
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	621a      	str	r2, [r3, #32]
 80041d0:	e00e      	b.n	80041f0 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	621a      	str	r2, [r3, #32]
 80041dc:	e008      	b.n	80041f0 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a1b      	ldr	r3, [r3, #32]
 80041e6:	1c58      	adds	r0, r3, #1
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	6208      	str	r0, [r1, #32]
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	84da      	strh	r2, [r3, #38]	; 0x26
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10f      	bne.n	8004224 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	6812      	ldr	r2, [r2, #0]
 800420c:	68d2      	ldr	r2, [r2, #12]
 800420e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004212:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	68d2      	ldr	r2, [r2, #12]
 800421e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004222:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004224:	2300      	movs	r3, #0
 8004226:	e000      	b.n	800422a <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004228:	2302      	movs	r3, #2
  }
}
 800422a:	4618      	mov	r0, r3
 800422c:	3714      	adds	r7, #20
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop

08004238 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6812      	ldr	r2, [r2, #0]
 8004248:	68d2      	ldr	r2, [r2, #12]
 800424a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800424e:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f7ff ff07 	bl	800406c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3708      	adds	r7, #8
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b22      	cmp	r3, #34	; 0x22
 800427a:	d169      	bne.n	8004350 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004284:	d123      	bne.n	80042ce <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800428a:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10e      	bne.n	80042b2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	b29b      	uxth	r3, r3
 800429c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042aa:	1c9a      	adds	r2, r3, #2
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	629a      	str	r2, [r3, #40]	; 0x28
 80042b0:	e029      	b.n	8004306 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	b29a      	uxth	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c6:	1c5a      	adds	r2, r3, #1
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	629a      	str	r2, [r3, #40]	; 0x28
 80042cc:	e01b      	b.n	8004306 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10a      	bne.n	80042ec <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042da:	1c59      	adds	r1, r3, #1
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6291      	str	r1, [r2, #40]	; 0x28
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	6852      	ldr	r2, [r2, #4]
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	701a      	strb	r2, [r3, #0]
 80042ea:	e00c      	b.n	8004306 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f0:	1c59      	adds	r1, r3, #1
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6291      	str	r1, [r2, #40]	; 0x28
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6812      	ldr	r2, [r2, #0]
 80042fa:	6852      	ldr	r2, [r2, #4]
 80042fc:	b2d2      	uxtb	r2, r2
 80042fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800430a:	3b01      	subs	r3, #1
 800430c:	b29a      	uxth	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	85da      	strh	r2, [r3, #46]	; 0x2e
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004316:	2b00      	cmp	r3, #0
 8004318:	d118      	bne.n	800434c <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	68d2      	ldr	r2, [r2, #12]
 8004324:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004328:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6812      	ldr	r2, [r2, #0]
 8004332:	6952      	ldr	r2, [r2, #20]
 8004334:	f022 0201 	bic.w	r2, r2, #1
 8004338:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2220      	movs	r2, #32
 800433e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 fa26 	bl	8004794 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	e002      	b.n	8004352 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	e000      	b.n	8004352 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004350:	2302      	movs	r3, #2
  }
}
 8004352:	4618      	mov	r0, r3
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop

0800435c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800435c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004376:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004398:	f023 030c 	bic.w	r3, r3, #12
 800439c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	689a      	ldr	r2, [r3, #8]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	431a      	orrs	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043d0:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	4313      	orrs	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043ec:	f040 80e4 	bne.w	80045b8 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4aab      	ldr	r2, [pc, #684]	; (80046a4 <UART_SetConfig+0x348>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d004      	beq.n	8004404 <UART_SetConfig+0xa8>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4aaa      	ldr	r2, [pc, #680]	; (80046a8 <UART_SetConfig+0x34c>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d16c      	bne.n	80044de <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681c      	ldr	r4, [r3, #0]
 8004408:	f7fe fcb4 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 800440c:	4602      	mov	r2, r0
 800440e:	4613      	mov	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	009a      	lsls	r2, r3, #2
 8004416:	441a      	add	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004422:	4aa2      	ldr	r2, [pc, #648]	; (80046ac <UART_SetConfig+0x350>)
 8004424:	fba2 2303 	umull	r2, r3, r2, r3
 8004428:	095b      	lsrs	r3, r3, #5
 800442a:	011d      	lsls	r5, r3, #4
 800442c:	f7fe fca2 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 8004430:	4602      	mov	r2, r0
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	009a      	lsls	r2, r3, #2
 800443a:	441a      	add	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	fbb2 f6f3 	udiv	r6, r2, r3
 8004446:	f7fe fc95 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 800444a:	4602      	mov	r2, r0
 800444c:	4613      	mov	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4413      	add	r3, r2
 8004452:	009a      	lsls	r2, r3, #2
 8004454:	441a      	add	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004460:	4a92      	ldr	r2, [pc, #584]	; (80046ac <UART_SetConfig+0x350>)
 8004462:	fba2 2303 	umull	r2, r3, r2, r3
 8004466:	095b      	lsrs	r3, r3, #5
 8004468:	2264      	movs	r2, #100	; 0x64
 800446a:	fb02 f303 	mul.w	r3, r2, r3
 800446e:	1af3      	subs	r3, r6, r3
 8004470:	00db      	lsls	r3, r3, #3
 8004472:	3332      	adds	r3, #50	; 0x32
 8004474:	4a8d      	ldr	r2, [pc, #564]	; (80046ac <UART_SetConfig+0x350>)
 8004476:	fba2 2303 	umull	r2, r3, r2, r3
 800447a:	095b      	lsrs	r3, r3, #5
 800447c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	441d      	add	r5, r3
 8004484:	f7fe fc76 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 8004488:	4602      	mov	r2, r0
 800448a:	4613      	mov	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	4413      	add	r3, r2
 8004490:	009a      	lsls	r2, r3, #2
 8004492:	441a      	add	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	fbb2 f6f3 	udiv	r6, r2, r3
 800449e:	f7fe fc69 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 80044a2:	4602      	mov	r2, r0
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	009a      	lsls	r2, r3, #2
 80044ac:	441a      	add	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b8:	4a7c      	ldr	r2, [pc, #496]	; (80046ac <UART_SetConfig+0x350>)
 80044ba:	fba2 2303 	umull	r2, r3, r2, r3
 80044be:	095b      	lsrs	r3, r3, #5
 80044c0:	2264      	movs	r2, #100	; 0x64
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	1af3      	subs	r3, r6, r3
 80044c8:	00db      	lsls	r3, r3, #3
 80044ca:	3332      	adds	r3, #50	; 0x32
 80044cc:	4a77      	ldr	r2, [pc, #476]	; (80046ac <UART_SetConfig+0x350>)
 80044ce:	fba2 2303 	umull	r2, r3, r2, r3
 80044d2:	095b      	lsrs	r3, r3, #5
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	442b      	add	r3, r5
 80044da:	60a3      	str	r3, [r4, #8]
 80044dc:	e154      	b.n	8004788 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681c      	ldr	r4, [r3, #0]
 80044e2:	f7fe fc25 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 80044e6:	4602      	mov	r2, r0
 80044e8:	4613      	mov	r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	4413      	add	r3, r2
 80044ee:	009a      	lsls	r2, r3, #2
 80044f0:	441a      	add	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	005b      	lsls	r3, r3, #1
 80044f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fc:	4a6b      	ldr	r2, [pc, #428]	; (80046ac <UART_SetConfig+0x350>)
 80044fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	011d      	lsls	r5, r3, #4
 8004506:	f7fe fc13 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 800450a:	4602      	mov	r2, r0
 800450c:	4613      	mov	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4413      	add	r3, r2
 8004512:	009a      	lsls	r2, r3, #2
 8004514:	441a      	add	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004520:	f7fe fc06 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 8004524:	4602      	mov	r2, r0
 8004526:	4613      	mov	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4413      	add	r3, r2
 800452c:	009a      	lsls	r2, r3, #2
 800452e:	441a      	add	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	fbb2 f3f3 	udiv	r3, r2, r3
 800453a:	4a5c      	ldr	r2, [pc, #368]	; (80046ac <UART_SetConfig+0x350>)
 800453c:	fba2 2303 	umull	r2, r3, r2, r3
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	2264      	movs	r2, #100	; 0x64
 8004544:	fb02 f303 	mul.w	r3, r2, r3
 8004548:	1af3      	subs	r3, r6, r3
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	3332      	adds	r3, #50	; 0x32
 800454e:	4a57      	ldr	r2, [pc, #348]	; (80046ac <UART_SetConfig+0x350>)
 8004550:	fba2 2303 	umull	r2, r3, r2, r3
 8004554:	095b      	lsrs	r3, r3, #5
 8004556:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	441d      	add	r5, r3
 800455e:	f7fe fbe7 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 8004562:	4602      	mov	r2, r0
 8004564:	4613      	mov	r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4413      	add	r3, r2
 800456a:	009a      	lsls	r2, r3, #2
 800456c:	441a      	add	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	fbb2 f6f3 	udiv	r6, r2, r3
 8004578:	f7fe fbda 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 800457c:	4602      	mov	r2, r0
 800457e:	4613      	mov	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	009a      	lsls	r2, r3, #2
 8004586:	441a      	add	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004592:	4a46      	ldr	r2, [pc, #280]	; (80046ac <UART_SetConfig+0x350>)
 8004594:	fba2 2303 	umull	r2, r3, r2, r3
 8004598:	095b      	lsrs	r3, r3, #5
 800459a:	2264      	movs	r2, #100	; 0x64
 800459c:	fb02 f303 	mul.w	r3, r2, r3
 80045a0:	1af3      	subs	r3, r6, r3
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	3332      	adds	r3, #50	; 0x32
 80045a6:	4a41      	ldr	r2, [pc, #260]	; (80046ac <UART_SetConfig+0x350>)
 80045a8:	fba2 2303 	umull	r2, r3, r2, r3
 80045ac:	095b      	lsrs	r3, r3, #5
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	442b      	add	r3, r5
 80045b4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80045b6:	e0e7      	b.n	8004788 <UART_SetConfig+0x42c>
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a39      	ldr	r2, [pc, #228]	; (80046a4 <UART_SetConfig+0x348>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d004      	beq.n	80045cc <UART_SetConfig+0x270>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a38      	ldr	r2, [pc, #224]	; (80046a8 <UART_SetConfig+0x34c>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d171      	bne.n	80046b0 <UART_SetConfig+0x354>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681c      	ldr	r4, [r3, #0]
 80045d0:	f7fe fbd0 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4613      	mov	r3, r2
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	4413      	add	r3, r2
 80045dc:	009a      	lsls	r2, r3, #2
 80045de:	441a      	add	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ea:	4a30      	ldr	r2, [pc, #192]	; (80046ac <UART_SetConfig+0x350>)
 80045ec:	fba2 2303 	umull	r2, r3, r2, r3
 80045f0:	095b      	lsrs	r3, r3, #5
 80045f2:	011d      	lsls	r5, r3, #4
 80045f4:	f7fe fbbe 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 80045f8:	4602      	mov	r2, r0
 80045fa:	4613      	mov	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4413      	add	r3, r2
 8004600:	009a      	lsls	r2, r3, #2
 8004602:	441a      	add	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	fbb2 f6f3 	udiv	r6, r2, r3
 800460e:	f7fe fbb1 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 8004612:	4602      	mov	r2, r0
 8004614:	4613      	mov	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	009a      	lsls	r2, r3, #2
 800461c:	441a      	add	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	fbb2 f3f3 	udiv	r3, r2, r3
 8004628:	4a20      	ldr	r2, [pc, #128]	; (80046ac <UART_SetConfig+0x350>)
 800462a:	fba2 2303 	umull	r2, r3, r2, r3
 800462e:	095b      	lsrs	r3, r3, #5
 8004630:	2264      	movs	r2, #100	; 0x64
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	1af3      	subs	r3, r6, r3
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	3332      	adds	r3, #50	; 0x32
 800463c:	4a1b      	ldr	r2, [pc, #108]	; (80046ac <UART_SetConfig+0x350>)
 800463e:	fba2 2303 	umull	r2, r3, r2, r3
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004648:	441d      	add	r5, r3
 800464a:	f7fe fb93 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 800464e:	4602      	mov	r2, r0
 8004650:	4613      	mov	r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	009a      	lsls	r2, r3, #2
 8004658:	441a      	add	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	fbb2 f6f3 	udiv	r6, r2, r3
 8004664:	f7fe fb86 	bl	8002d74 <HAL_RCC_GetPCLK2Freq>
 8004668:	4602      	mov	r2, r0
 800466a:	4613      	mov	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	009a      	lsls	r2, r3, #2
 8004672:	441a      	add	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	fbb2 f3f3 	udiv	r3, r2, r3
 800467e:	4a0b      	ldr	r2, [pc, #44]	; (80046ac <UART_SetConfig+0x350>)
 8004680:	fba2 2303 	umull	r2, r3, r2, r3
 8004684:	095b      	lsrs	r3, r3, #5
 8004686:	2264      	movs	r2, #100	; 0x64
 8004688:	fb02 f303 	mul.w	r3, r2, r3
 800468c:	1af3      	subs	r3, r6, r3
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	3332      	adds	r3, #50	; 0x32
 8004692:	4a06      	ldr	r2, [pc, #24]	; (80046ac <UART_SetConfig+0x350>)
 8004694:	fba2 2303 	umull	r2, r3, r2, r3
 8004698:	095b      	lsrs	r3, r3, #5
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	442b      	add	r3, r5
 80046a0:	60a3      	str	r3, [r4, #8]
 80046a2:	e071      	b.n	8004788 <UART_SetConfig+0x42c>
 80046a4:	40011000 	.word	0x40011000
 80046a8:	40011400 	.word	0x40011400
 80046ac:	51eb851f 	.word	0x51eb851f
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681c      	ldr	r4, [r3, #0]
 80046b4:	f7fe fb3c 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 80046b8:	4602      	mov	r2, r0
 80046ba:	4613      	mov	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	4413      	add	r3, r2
 80046c0:	009a      	lsls	r2, r3, #2
 80046c2:	441a      	add	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ce:	4a30      	ldr	r2, [pc, #192]	; (8004790 <UART_SetConfig+0x434>)
 80046d0:	fba2 2303 	umull	r2, r3, r2, r3
 80046d4:	095b      	lsrs	r3, r3, #5
 80046d6:	011d      	lsls	r5, r3, #4
 80046d8:	f7fe fb2a 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 80046dc:	4602      	mov	r2, r0
 80046de:	4613      	mov	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	009a      	lsls	r2, r3, #2
 80046e6:	441a      	add	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80046f2:	f7fe fb1d 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 80046f6:	4602      	mov	r2, r0
 80046f8:	4613      	mov	r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	4413      	add	r3, r2
 80046fe:	009a      	lsls	r2, r3, #2
 8004700:	441a      	add	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	4a20      	ldr	r2, [pc, #128]	; (8004790 <UART_SetConfig+0x434>)
 800470e:	fba2 2303 	umull	r2, r3, r2, r3
 8004712:	095b      	lsrs	r3, r3, #5
 8004714:	2264      	movs	r2, #100	; 0x64
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	1af3      	subs	r3, r6, r3
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	3332      	adds	r3, #50	; 0x32
 8004720:	4a1b      	ldr	r2, [pc, #108]	; (8004790 <UART_SetConfig+0x434>)
 8004722:	fba2 2303 	umull	r2, r3, r2, r3
 8004726:	095b      	lsrs	r3, r3, #5
 8004728:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800472c:	441d      	add	r5, r3
 800472e:	f7fe faff 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 8004732:	4602      	mov	r2, r0
 8004734:	4613      	mov	r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	4413      	add	r3, r2
 800473a:	009a      	lsls	r2, r3, #2
 800473c:	441a      	add	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	fbb2 f6f3 	udiv	r6, r2, r3
 8004748:	f7fe faf2 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 800474c:	4602      	mov	r2, r0
 800474e:	4613      	mov	r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	4413      	add	r3, r2
 8004754:	009a      	lsls	r2, r3, #2
 8004756:	441a      	add	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004762:	4a0b      	ldr	r2, [pc, #44]	; (8004790 <UART_SetConfig+0x434>)
 8004764:	fba2 2303 	umull	r2, r3, r2, r3
 8004768:	095b      	lsrs	r3, r3, #5
 800476a:	2264      	movs	r2, #100	; 0x64
 800476c:	fb02 f303 	mul.w	r3, r2, r3
 8004770:	1af3      	subs	r3, r6, r3
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	3332      	adds	r3, #50	; 0x32
 8004776:	4a06      	ldr	r2, [pc, #24]	; (8004790 <UART_SetConfig+0x434>)
 8004778:	fba2 2303 	umull	r2, r3, r2, r3
 800477c:	095b      	lsrs	r3, r3, #5
 800477e:	f003 030f 	and.w	r3, r3, #15
 8004782:	442b      	add	r3, r5
 8004784:	60a3      	str	r3, [r4, #8]
    }
  }
}
 8004786:	e7ff      	b.n	8004788 <UART_SetConfig+0x42c>
 8004788:	bf00      	nop
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004790:	51eb851f 	.word	0x51eb851f

08004794 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART2){
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a0b      	ldr	r2, [pc, #44]	; (80047d0 <HAL_UART_RxCpltCallback+0x3c>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d10f      	bne.n	80047c6 <HAL_UART_RxCpltCallback+0x32>
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data2, 1,1000);
 80047a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047aa:	2201      	movs	r2, #1
 80047ac:	4909      	ldr	r1, [pc, #36]	; (80047d4 <HAL_UART_RxCpltCallback+0x40>)
 80047ae:	480a      	ldr	r0, [pc, #40]	; (80047d8 <HAL_UART_RxCpltCallback+0x44>)
 80047b0:	f7ff fa7c 	bl	8003cac <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2,(uint8_t *)&Rx_Data2, 1);
 80047b4:	2201      	movs	r2, #1
 80047b6:	4907      	ldr	r1, [pc, #28]	; (80047d4 <HAL_UART_RxCpltCallback+0x40>)
 80047b8:	4807      	ldr	r0, [pc, #28]	; (80047d8 <HAL_UART_RxCpltCallback+0x44>)
 80047ba:	f7ff fb0d 	bl	8003dd8 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80047be:	2120      	movs	r1, #32
 80047c0:	4806      	ldr	r0, [pc, #24]	; (80047dc <HAL_UART_RxCpltCallback+0x48>)
 80047c2:	f7fd fab5 	bl	8001d30 <HAL_GPIO_TogglePin>
	}
/*	if(huart->Instance==UART5){
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data5, 1,1000);
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}
 80047c6:	bf00      	nop
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40004400 	.word	0x40004400
 80047d4:	200006bc 	.word	0x200006bc
 80047d8:	20000864 	.word	0x20000864
 80047dc:	40020000 	.word	0x40020000

080047e0 <HAL_TIM_PeriodElapsedCallback>:

uint8_t test = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2) {       // 1 sec interrupt
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f0:	d11f      	bne.n	8004832 <HAL_TIM_PeriodElapsedCallback+0x52>
		//sprintf(sprt,"DT : %02d\r\n",count++);
		//if(count==100) count = 0;
		HAL_UART_Transmit(&huart2,(uint8_t *)"123456789\r\n", 10,1000);
 80047f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047f6:	220a      	movs	r2, #10
 80047f8:	4914      	ldr	r1, [pc, #80]	; (800484c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80047fa:	4815      	ldr	r0, [pc, #84]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80047fc:	f7ff fa56 	bl	8003cac <HAL_UART_Transmit>
		if( test%2 == 0) TLCD_Puts(1,0,"^^^^^^^^^^^^^^^^");
 8004800:	4b14      	ldr	r3, [pc, #80]	; (8004854 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	f003 0301 	and.w	r3, r3, #1
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d105      	bne.n	800481a <HAL_TIM_PeriodElapsedCallback+0x3a>
 800480e:	4a12      	ldr	r2, [pc, #72]	; (8004858 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8004810:	2100      	movs	r1, #0
 8004812:	2001      	movs	r0, #1
 8004814:	f000 ff94 	bl	8005740 <TLCD_Puts>
 8004818:	e004      	b.n	8004824 <HAL_TIM_PeriodElapsedCallback+0x44>
		else             TLCD_Puts(1,0,"@@@@@@@@@@@@@@@@");
 800481a:	4a10      	ldr	r2, [pc, #64]	; (800485c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800481c:	2100      	movs	r1, #0
 800481e:	2001      	movs	r0, #1
 8004820:	f000 ff8e 	bl	8005740 <TLCD_Puts>
		test++;
 8004824:	4b0b      	ldr	r3, [pc, #44]	; (8004854 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	3301      	adds	r3, #1
 800482a:	b2da      	uxtb	r2, r3
 800482c:	4b09      	ldr	r3, [pc, #36]	; (8004854 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800482e:	701a      	strb	r2, [r3, #0]

	}
	else if(htim->Instance==TIM3) {  // 0.5 sec interrupt
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	}
}
 8004830:	e008      	b.n	8004844 <HAL_TIM_PeriodElapsedCallback+0x64>
		if( test%2 == 0) TLCD_Puts(1,0,"^^^^^^^^^^^^^^^^");
		else             TLCD_Puts(1,0,"@@@@@@@@@@@@@@@@");
		test++;

	}
	else if(htim->Instance==TIM3) {  // 0.5 sec interrupt
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a0a      	ldr	r2, [pc, #40]	; (8004860 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d103      	bne.n	8004844 <HAL_TIM_PeriodElapsedCallback+0x64>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800483c:	2120      	movs	r1, #32
 800483e:	4809      	ldr	r0, [pc, #36]	; (8004864 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004840:	f7fd fa76 	bl	8001d30 <HAL_GPIO_TogglePin>
	}
}
 8004844:	bf00      	nop
 8004846:	3708      	adds	r7, #8
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	08008600 	.word	0x08008600
 8004850:	20000864 	.word	0x20000864
 8004854:	200005dc 	.word	0x200005dc
 8004858:	0800860c 	.word	0x0800860c
 800485c:	08008620 	.word	0x08008620
 8004860:	40000400 	.word	0x40000400
 8004864:	40020000 	.word	0x40020000

08004868 <kalman_filter>:

// 7   
void kalman_filter()
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
	int ifilter;

    // Iteration loop
    for(ifilter=0;ifilter<7;ifilter++) {
 800486e:	2300      	movs	r3, #0
 8004870:	607b      	str	r3, [r7, #4]
 8004872:	e082      	b.n	800497a <kalman_filter+0x112>
    	x_next[ifilter]=xfilter_value[ifilter];
 8004874:	4a46      	ldr	r2, [pc, #280]	; (8004990 <kalman_filter+0x128>)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	4413      	add	r3, r2
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	4945      	ldr	r1, [pc, #276]	; (8004994 <kalman_filter+0x12c>)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	601a      	str	r2, [r3, #0]
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 8004888:	4a43      	ldr	r2, [pc, #268]	; (8004998 <kalman_filter+0x130>)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4413      	add	r3, r2
 8004890:	ed93 7a00 	vldr	s14, [r3]
 8004894:	4a41      	ldr	r2, [pc, #260]	; (800499c <kalman_filter+0x134>)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	edd3 7a00 	vldr	s15, [r3]
 80048a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048a4:	4a3e      	ldr	r2, [pc, #248]	; (80049a0 <kalman_filter+0x138>)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	edc3 7a00 	vstr	s15, [r3]
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 80048b0:	4a3b      	ldr	r2, [pc, #236]	; (80049a0 <kalman_filter+0x138>)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	edd3 6a00 	vldr	s13, [r3]
 80048bc:	4a38      	ldr	r2, [pc, #224]	; (80049a0 <kalman_filter+0x138>)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	ed93 7a00 	vldr	s14, [r3]
 80048c8:	4a36      	ldr	r2, [pc, #216]	; (80049a4 <kalman_filter+0x13c>)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	4413      	add	r3, r2
 80048d0:	edd3 7a00 	vldr	s15, [r3]
 80048d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048dc:	4a32      	ldr	r2, [pc, #200]	; (80049a8 <kalman_filter+0x140>)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	4413      	add	r3, r2
 80048e4:	edc3 7a00 	vstr	s15, [r3]
    	z[ifilter]=(float)nn[ifilter];
 80048e8:	4a30      	ldr	r2, [pc, #192]	; (80049ac <kalman_filter+0x144>)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4413      	add	r3, r2
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	492f      	ldr	r1, [pc, #188]	; (80049b0 <kalman_filter+0x148>)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	601a      	str	r2, [r3, #0]
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
 80048fc:	4a25      	ldr	r2, [pc, #148]	; (8004994 <kalman_filter+0x12c>)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	ed93 7a00 	vldr	s14, [r3]
 8004908:	4a27      	ldr	r2, [pc, #156]	; (80049a8 <kalman_filter+0x140>)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	edd3 6a00 	vldr	s13, [r3]
 8004914:	4a26      	ldr	r2, [pc, #152]	; (80049b0 <kalman_filter+0x148>)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	ed93 6a00 	vldr	s12, [r3]
 8004920:	4a1c      	ldr	r2, [pc, #112]	; (8004994 <kalman_filter+0x12c>)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	4413      	add	r3, r2
 8004928:	edd3 7a00 	vldr	s15, [r3]
 800492c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004938:	4a15      	ldr	r2, [pc, #84]	; (8004990 <kalman_filter+0x128>)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	4413      	add	r3, r2
 8004940:	edc3 7a00 	vstr	s15, [r3]
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
 8004944:	4a18      	ldr	r2, [pc, #96]	; (80049a8 <kalman_filter+0x140>)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	4413      	add	r3, r2
 800494c:	edd3 7a00 	vldr	s15, [r3]
 8004950:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004954:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004958:	4a11      	ldr	r2, [pc, #68]	; (80049a0 <kalman_filter+0x138>)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	4413      	add	r3, r2
 8004960:	edd3 7a00 	vldr	s15, [r3]
 8004964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004968:	4a0b      	ldr	r2, [pc, #44]	; (8004998 <kalman_filter+0x130>)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	4413      	add	r3, r2
 8004970:	edc3 7a00 	vstr	s15, [r3]
void kalman_filter()
{
	int ifilter;

    // Iteration loop
    for(ifilter=0;ifilter<7;ifilter++) {
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3301      	adds	r3, #1
 8004978:	607b      	str	r3, [r7, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b06      	cmp	r3, #6
 800497e:	f77f af79 	ble.w	8004874 <kalman_filter+0xc>
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
    	z[ifilter]=(float)nn[ifilter];
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	200005c0 	.word	0x200005c0
 8004994:	200008a4 	.word	0x200008a4
 8004998:	20000004 	.word	0x20000004
 800499c:	20000020 	.word	0x20000020
 80049a0:	2000080c 	.word	0x2000080c
 80049a4:	2000003c 	.word	0x2000003c
 80049a8:	20000714 	.word	0x20000714
 80049ac:	20000738 	.word	0x20000738
 80049b0:	20000790 	.word	0x20000790

080049b4 <main>:

/* USER CODE END 0 */

int main(void)
{
 80049b4:	b590      	push	{r4, r7, lr}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80049ba:	f7fc fb4d 	bl	8001058 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80049be:	f000 f991 	bl	8004ce4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80049c2:	f000 fb09 	bl	8004fd8 <MX_GPIO_Init>
  MX_DMA_Init();
 80049c6:	f000 fadf 	bl	8004f88 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80049ca:	f000 fab3 	bl	8004f34 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80049ce:	f000 fa01 	bl	8004dd4 <MX_I2C1_Init>
  MX_TIM2_Init();
 80049d2:	f000 fa2f 	bl	8004e34 <MX_TIM2_Init>
  MX_TIM3_Init();
 80049d6:	f000 fa6d 	bl	8004eb4 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
	TLCD_Init(GPIOC,GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
 80049da:	2308      	movs	r3, #8
 80049dc:	9302      	str	r3, [sp, #8]
 80049de:	2304      	movs	r3, #4
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	2302      	movs	r3, #2
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	2301      	movs	r3, #1
 80049e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80049f0:	48a7      	ldr	r0, [pc, #668]	; (8004c90 <main+0x2dc>)
 80049f2:	f000 fd13 	bl	800541c <TLCD_Init>

    // START MPU6050 --------------------------------------------------------------------
    //  mpu6050     .
    HAL_Delay(100000);   // wait 0.1 sec for MPU6050 power reset
 80049f6:	48a7      	ldr	r0, [pc, #668]	; (8004c94 <main+0x2e0>)
 80049f8:	f7fc fb86 	bl	8001108 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, MPU6050_PWR_Pin, GPIO_PIN_SET);
 80049fc:	2201      	movs	r2, #1
 80049fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a02:	48a5      	ldr	r0, [pc, #660]	; (8004c98 <main+0x2e4>)
 8004a04:	f7fd f97a 	bl	8001cfc <HAL_GPIO_WritePin>
    HAL_Delay(500000);   //    0.5 .
 8004a08:	48a4      	ldr	r0, [pc, #656]	; (8004c9c <main+0x2e8>)
 8004a0a:	f7fc fb7d 	bl	8001108 <HAL_Delay>

  	i2cTxData[0] = (uint8_t)RA_PWR_ADDR;      // 0x6B
 8004a0e:	4ba4      	ldr	r3, [pc, #656]	; (8004ca0 <main+0x2ec>)
 8004a10:	226b      	movs	r2, #107	; 0x6b
 8004a12:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)RA_PWR_MGMT_1;    // 0
 8004a14:	4ba2      	ldr	r3, [pc, #648]	; (8004ca0 <main+0x2ec>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	705a      	strb	r2, [r3, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004a1a:	bf00      	nop
 8004a1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	2302      	movs	r3, #2
 8004a24:	4a9e      	ldr	r2, [pc, #632]	; (8004ca0 <main+0x2ec>)
 8004a26:	21d0      	movs	r1, #208	; 0xd0
 8004a28:	489e      	ldr	r0, [pc, #632]	; (8004ca4 <main+0x2f0>)
 8004a2a:	f7fd fa73 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d1f3      	bne.n	8004a1c <main+0x68>
  	HAL_Delay(1000);    // wait 0.001 sec for MPU6050 START
 8004a34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a38:	f7fc fb66 	bl	8001108 <HAL_Delay>

  	i2cTxData[0] = (uint8_t)RA_USER_CTRL;     // 0x6A
 8004a3c:	4b98      	ldr	r3, [pc, #608]	; (8004ca0 <main+0x2ec>)
 8004a3e:	226a      	movs	r2, #106	; 0x6a
 8004a40:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8004a42:	4b97      	ldr	r3, [pc, #604]	; (8004ca0 <main+0x2ec>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004a48:	bf00      	nop
 8004a4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	2302      	movs	r3, #2
 8004a52:	4a93      	ldr	r2, [pc, #588]	; (8004ca0 <main+0x2ec>)
 8004a54:	21d0      	movs	r1, #208	; 0xd0
 8004a56:	4893      	ldr	r0, [pc, #588]	; (8004ca4 <main+0x2f0>)
 8004a58:	f7fd fa5c 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1f3      	bne.n	8004a4a <main+0x96>

  	i2cTxData[0] = (uint8_t)RA_INT_PIN_CFG;   // 0x37
 8004a62:	4b8f      	ldr	r3, [pc, #572]	; (8004ca0 <main+0x2ec>)
 8004a64:	2237      	movs	r2, #55	; 0x37
 8004a66:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)PIN_CFG;          // 0
 8004a68:	4b8d      	ldr	r3, [pc, #564]	; (8004ca0 <main+0x2ec>)
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004a6e:	bf00      	nop
 8004a70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	2302      	movs	r3, #2
 8004a78:	4a89      	ldr	r2, [pc, #548]	; (8004ca0 <main+0x2ec>)
 8004a7a:	21d0      	movs	r1, #208	; 0xd0
 8004a7c:	4889      	ldr	r0, [pc, #548]	; (8004ca4 <main+0x2f0>)
 8004a7e:	f7fd fa49 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1f3      	bne.n	8004a70 <main+0xbc>

  	i2cTxData[0] = (uint8_t)RA_SMPLRT_DIV;    // 0x19
 8004a88:	4b85      	ldr	r3, [pc, #532]	; (8004ca0 <main+0x2ec>)
 8004a8a:	2219      	movs	r2, #25
 8004a8c:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)SMPLRT_DIV;       // 19
 8004a8e:	4b84      	ldr	r3, [pc, #528]	; (8004ca0 <main+0x2ec>)
 8004a90:	2213      	movs	r2, #19
 8004a92:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004a94:	bf00      	nop
 8004a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	4a80      	ldr	r2, [pc, #512]	; (8004ca0 <main+0x2ec>)
 8004aa0:	21d0      	movs	r1, #208	; 0xd0
 8004aa2:	4880      	ldr	r0, [pc, #512]	; (8004ca4 <main+0x2f0>)
 8004aa4:	f7fd fa36 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1f3      	bne.n	8004a96 <main+0xe2>

  	i2cTxData[0] = (uint8_t)RA_GYRO_CONFIG;   // 0x1B
 8004aae:	4b7c      	ldr	r3, [pc, #496]	; (8004ca0 <main+0x2ec>)
 8004ab0:	221b      	movs	r2, #27
 8004ab2:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8004ab4:	4b7a      	ldr	r3, [pc, #488]	; (8004ca0 <main+0x2ec>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004aba:	bf00      	nop
 8004abc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ac0:	9300      	str	r3, [sp, #0]
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	4a76      	ldr	r2, [pc, #472]	; (8004ca0 <main+0x2ec>)
 8004ac6:	21d0      	movs	r1, #208	; 0xd0
 8004ac8:	4876      	ldr	r0, [pc, #472]	; (8004ca4 <main+0x2f0>)
 8004aca:	f7fd fa23 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1f3      	bne.n	8004abc <main+0x108>

  	i2cTxData[0] = (uint8_t)RA_ACCEL_CONFIG;  // 0x1C
 8004ad4:	4b72      	ldr	r3, [pc, #456]	; (8004ca0 <main+0x2ec>)
 8004ad6:	221c      	movs	r2, #28
 8004ad8:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8004ada:	4b71      	ldr	r3, [pc, #452]	; (8004ca0 <main+0x2ec>)
 8004adc:	2200      	movs	r2, #0
 8004ade:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004ae0:	bf00      	nop
 8004ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ae6:	9300      	str	r3, [sp, #0]
 8004ae8:	2302      	movs	r3, #2
 8004aea:	4a6d      	ldr	r2, [pc, #436]	; (8004ca0 <main+0x2ec>)
 8004aec:	21d0      	movs	r1, #208	; 0xd0
 8004aee:	486d      	ldr	r0, [pc, #436]	; (8004ca4 <main+0x2f0>)
 8004af0:	f7fd fa10 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1f3      	bne.n	8004ae2 <main+0x12e>

  	i2cTxData[0] = (uint8_t)RA_CONFIG;        // 0x1A
 8004afa:	4b69      	ldr	r3, [pc, #420]	; (8004ca0 <main+0x2ec>)
 8004afc:	221a      	movs	r2, #26
 8004afe:	701a      	strb	r2, [r3, #0]
  	i2cTxData[1] = (uint8_t)0;                // 0
 8004b00:	4b67      	ldr	r3, [pc, #412]	; (8004ca0 <main+0x2ec>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	705a      	strb	r2, [r3, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004b06:	bf00      	nop
 8004b08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	2302      	movs	r3, #2
 8004b10:	4a63      	ldr	r2, [pc, #396]	; (8004ca0 <main+0x2ec>)
 8004b12:	21d0      	movs	r1, #208	; 0xd0
 8004b14:	4863      	ldr	r0, [pc, #396]	; (8004ca4 <main+0x2f0>)
 8004b16:	f7fd f9fd 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1f3      	bne.n	8004b08 <main+0x154>

  	// END   MPU6050 --------------------------------------------------------------------

  	i2cTxData[0] = (uint8_t)RA_WHO_AM_I;      // 0x75
 8004b20:	4b5f      	ldr	r3, [pc, #380]	; (8004ca0 <main+0x2ec>)
 8004b22:	2275      	movs	r2, #117	; 0x75
 8004b24:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)1;                // 0
 8004b26:	4b5e      	ldr	r3, [pc, #376]	; (8004ca0 <main+0x2ec>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	705a      	strb	r2, [r3, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);
 8004b2c:	bf00      	nop
 8004b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	2301      	movs	r3, #1
 8004b36:	4a5a      	ldr	r2, [pc, #360]	; (8004ca0 <main+0x2ec>)
 8004b38:	21d0      	movs	r1, #208	; 0xd0
 8004b3a:	485a      	ldr	r0, [pc, #360]	; (8004ca4 <main+0x2f0>)
 8004b3c:	f7fd f9ea 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1f3      	bne.n	8004b2e <main+0x17a>
  	while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)whoAmI,2,1000)!=HAL_OK);
 8004b46:	bf00      	nop
 8004b48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	2302      	movs	r3, #2
 8004b50:	4a55      	ldr	r2, [pc, #340]	; (8004ca8 <main+0x2f4>)
 8004b52:	21d0      	movs	r1, #208	; 0xd0
 8004b54:	4853      	ldr	r0, [pc, #332]	; (8004ca4 <main+0x2f0>)
 8004b56:	f7fd fab7 	bl	80020c8 <HAL_I2C_Master_Receive>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1f3      	bne.n	8004b48 <main+0x194>

  	while(HAL_UART_Receive_IT(&huart2, (uint8_t *)&Rx_Data2, 1)!=HAL_OK);
 8004b60:	bf00      	nop
 8004b62:	2201      	movs	r2, #1
 8004b64:	4951      	ldr	r1, [pc, #324]	; (8004cac <main+0x2f8>)
 8004b66:	4852      	ldr	r0, [pc, #328]	; (8004cb0 <main+0x2fc>)
 8004b68:	f7ff f936 	bl	8003dd8 <HAL_UART_Receive_IT>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1f7      	bne.n	8004b62 <main+0x1ae>
	while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8004b72:	bf00      	nop
 8004b74:	484f      	ldr	r0, [pc, #316]	; (8004cb4 <main+0x300>)
 8004b76:	f7fe fc75 	bl	8003464 <HAL_TIM_Base_Start_IT>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1f9      	bne.n	8004b74 <main+0x1c0>
	while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 8004b80:	bf00      	nop
 8004b82:	484d      	ldr	r0, [pc, #308]	; (8004cb8 <main+0x304>)
 8004b84:	f7fe fc6e 	bl	8003464 <HAL_TIM_Base_Start_IT>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1f9      	bne.n	8004b82 <main+0x1ce>

	// LCD  GPIOC . RS,E, D4,D5,D6,D7
//	TLCD_Init(GPIOC,GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
	TLCD_Puts(1,0,"****************");
 8004b8e:	4a4b      	ldr	r2, [pc, #300]	; (8004cbc <main+0x308>)
 8004b90:	2100      	movs	r1, #0
 8004b92:	2001      	movs	r0, #1
 8004b94:	f000 fdd4 	bl	8005740 <TLCD_Puts>
	TLCD_Puts(2,0,"++++++++++++++++");
 8004b98:	4a49      	ldr	r2, [pc, #292]	; (8004cc0 <main+0x30c>)
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	2002      	movs	r0, #2
 8004b9e:	f000 fdcf 	bl	8005740 <TLCD_Puts>
    HAL_Delay(500000);  // 0.5 sec
 8004ba2:	483e      	ldr	r0, [pc, #248]	; (8004c9c <main+0x2e8>)
 8004ba4:	f7fc fab0 	bl	8001108 <HAL_Delay>
	TLCD_Puts(1,0,"1234567890123456");
 8004ba8:	4a46      	ldr	r2, [pc, #280]	; (8004cc4 <main+0x310>)
 8004baa:	2100      	movs	r1, #0
 8004bac:	2001      	movs	r0, #1
 8004bae:	f000 fdc7 	bl	8005740 <TLCD_Puts>
    sprintf(sprt," I2C IDn : %2x ",whoAmI[0]);
 8004bb2:	4b3d      	ldr	r3, [pc, #244]	; (8004ca8 <main+0x2f4>)
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	4943      	ldr	r1, [pc, #268]	; (8004cc8 <main+0x314>)
 8004bba:	4844      	ldr	r0, [pc, #272]	; (8004ccc <main+0x318>)
 8004bbc:	f001 f882 	bl	8005cc4 <sprintf>
    TLCD_Puts(2,1,sprt);
 8004bc0:	4a42      	ldr	r2, [pc, #264]	; (8004ccc <main+0x318>)
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	2002      	movs	r0, #2
 8004bc6:	f000 fdbb 	bl	8005740 <TLCD_Puts>
    MpuSetReady = 1;
 8004bca:	4b41      	ldr	r3, [pc, #260]	; (8004cd0 <main+0x31c>)
 8004bcc:	2201      	movs	r2, #1
 8004bce:	701a      	strb	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	i2cTxData[0] = (uint8_t)0x3B;      // 0x3B - GYRO data register start address
 8004bd0:	4b33      	ldr	r3, [pc, #204]	; (8004ca0 <main+0x2ec>)
 8004bd2:	223b      	movs	r2, #59	; 0x3b
 8004bd4:	701a      	strb	r2, [r3, #0]
	i2cTxData[1] = (uint8_t)0;         // 0
 8004bd6:	4b32      	ldr	r3, [pc, #200]	; (8004ca0 <main+0x2ec>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	705a      	strb	r2, [r3, #1]
	while (1)
	{
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);  // 0x3B
 8004bdc:	bf00      	nop
 8004bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	2301      	movs	r3, #1
 8004be6:	4a2e      	ldr	r2, [pc, #184]	; (8004ca0 <main+0x2ec>)
 8004be8:	21d0      	movs	r1, #208	; 0xd0
 8004bea:	482e      	ldr	r0, [pc, #184]	; (8004ca4 <main+0x2f0>)
 8004bec:	f7fd f992 	bl	8001f14 <HAL_I2C_Master_Transmit>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1f3      	bne.n	8004bde <main+0x22a>
	while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)bufdata,14,1000)!=HAL_OK);
 8004bf6:	bf00      	nop
 8004bf8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bfc:	9300      	str	r3, [sp, #0]
 8004bfe:	230e      	movs	r3, #14
 8004c00:	4a34      	ldr	r2, [pc, #208]	; (8004cd4 <main+0x320>)
 8004c02:	21d0      	movs	r1, #208	; 0xd0
 8004c04:	4827      	ldr	r0, [pc, #156]	; (8004ca4 <main+0x2f0>)
 8004c06:	f7fd fa5f 	bl	80020c8 <HAL_I2C_Master_Receive>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1f3      	bne.n	8004bf8 <main+0x244>

	for(n=0;n<7;n++) {
 8004c10:	4b31      	ldr	r3, [pc, #196]	; (8004cd8 <main+0x324>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	701a      	strb	r2, [r3, #0]
 8004c16:	e02a      	b.n	8004c6e <main+0x2ba>
		nn[n] = ((int16_t)(bufdata[n*2]<<8)| bufdata[n*2+1])/100.0;
 8004c18:	4b2f      	ldr	r3, [pc, #188]	; (8004cd8 <main+0x324>)
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	461c      	mov	r4, r3
 8004c1e:	4b2e      	ldr	r3, [pc, #184]	; (8004cd8 <main+0x324>)
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	005b      	lsls	r3, r3, #1
 8004c24:	4a2b      	ldr	r2, [pc, #172]	; (8004cd4 <main+0x320>)
 8004c26:	5cd3      	ldrb	r3, [r2, r3]
 8004c28:	021b      	lsls	r3, r3, #8
 8004c2a:	b21b      	sxth	r3, r3
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	4b2a      	ldr	r3, [pc, #168]	; (8004cd8 <main+0x324>)
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	005b      	lsls	r3, r3, #1
 8004c34:	3301      	adds	r3, #1
 8004c36:	4a27      	ldr	r2, [pc, #156]	; (8004cd4 <main+0x320>)
 8004c38:	5cd3      	ldrb	r3, [r2, r3]
 8004c3a:	430b      	orrs	r3, r1
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7fb fc91 	bl	8000564 <__aeabi_i2d>
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	4b25      	ldr	r3, [pc, #148]	; (8004cdc <main+0x328>)
 8004c48:	f7fb fe1c 	bl	8000884 <__aeabi_ddiv>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4610      	mov	r0, r2
 8004c52:	4619      	mov	r1, r3
 8004c54:	f7fb ffc4 	bl	8000be0 <__aeabi_d2f>
 8004c58:	4601      	mov	r1, r0
 8004c5a:	4a21      	ldr	r2, [pc, #132]	; (8004ce0 <main+0x32c>)
 8004c5c:	00a3      	lsls	r3, r4, #2
 8004c5e:	4413      	add	r3, r2
 8004c60:	6019      	str	r1, [r3, #0]

  /* USER CODE BEGIN 3 */
	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);  // 0x3B
	while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)bufdata,14,1000)!=HAL_OK);

	for(n=0;n<7;n++) {
 8004c62:	4b1d      	ldr	r3, [pc, #116]	; (8004cd8 <main+0x324>)
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	3301      	adds	r3, #1
 8004c68:	b2da      	uxtb	r2, r3
 8004c6a:	4b1b      	ldr	r3, [pc, #108]	; (8004cd8 <main+0x324>)
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	4b1a      	ldr	r3, [pc, #104]	; (8004cd8 <main+0x324>)
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	2b06      	cmp	r3, #6
 8004c74:	d9d0      	bls.n	8004c18 <main+0x264>
		nn[n] = ((int16_t)(bufdata[n*2]<<8)| bufdata[n*2+1])/100.0;
		// if(n<=2) nn[n] /= 16384;
		//sprintf(sprt,"%8d",n);
		//while(HAL_UART_Transmit(&huart2,(uint8_t *)sprt, strlen(sprt),1000)!=HAL_OK);
	}
	kalman_filter();
 8004c76:	f7ff fdf7 	bl	8004868 <kalman_filter>
	memset(bufdata,0x00,14);
 8004c7a:	220e      	movs	r2, #14
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	4815      	ldr	r0, [pc, #84]	; (8004cd4 <main+0x320>)
 8004c80:	f001 f806 	bl	8005c90 <memset>
	//HAL_UART_Transmit(&huart2,(uint8_t *)"\r\n", 2,1000);
	HAL_Delay(10000);
 8004c84:	f242 7010 	movw	r0, #10000	; 0x2710
 8004c88:	f7fc fa3e 	bl	8001108 <HAL_Delay>
	}
 8004c8c:	e7a6      	b.n	8004bdc <main+0x228>
 8004c8e:	bf00      	nop
 8004c90:	40020800 	.word	0x40020800
 8004c94:	000186a0 	.word	0x000186a0
 8004c98:	40020000 	.word	0x40020000
 8004c9c:	0007a120 	.word	0x0007a120
 8004ca0:	20000730 	.word	0x20000730
 8004ca4:	200006c0 	.word	0x200006c0
 8004ca8:	20000734 	.word	0x20000734
 8004cac:	200006bc 	.word	0x200006bc
 8004cb0:	20000864 	.word	0x20000864
 8004cb4:	20000828 	.word	0x20000828
 8004cb8:	20000754 	.word	0x20000754
 8004cbc:	08008634 	.word	0x08008634
 8004cc0:	08008648 	.word	0x08008648
 8004cc4:	0800865c 	.word	0x0800865c
 8004cc8:	08008670 	.word	0x08008670
 8004ccc:	200008c0 	.word	0x200008c0
 8004cd0:	200005be 	.word	0x200005be
 8004cd4:	200005b0 	.word	0x200005b0
 8004cd8:	2000061c 	.word	0x2000061c
 8004cdc:	40590000 	.word	0x40590000
 8004ce0:	20000738 	.word	0x20000738

08004ce4 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b094      	sub	sp, #80	; 0x50
 8004ce8:	af00      	add	r7, sp, #0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8004cea:	2300      	movs	r3, #0
 8004cec:	607b      	str	r3, [r7, #4]
 8004cee:	4a36      	ldr	r2, [pc, #216]	; (8004dc8 <SystemClock_Config+0xe4>)
 8004cf0:	4b35      	ldr	r3, [pc, #212]	; (8004dc8 <SystemClock_Config+0xe4>)
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cfa:	4b33      	ldr	r3, [pc, #204]	; (8004dc8 <SystemClock_Config+0xe4>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d02:	607b      	str	r3, [r7, #4]
 8004d04:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d06:	2300      	movs	r3, #0
 8004d08:	603b      	str	r3, [r7, #0]
 8004d0a:	4a30      	ldr	r2, [pc, #192]	; (8004dcc <SystemClock_Config+0xe8>)
 8004d0c:	4b2f      	ldr	r3, [pc, #188]	; (8004dcc <SystemClock_Config+0xe8>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d14:	6013      	str	r3, [r2, #0]
 8004d16:	4b2d      	ldr	r3, [pc, #180]	; (8004dcc <SystemClock_Config+0xe8>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004d1e:	603b      	str	r3, [r7, #0]
 8004d20:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004d22:	2301      	movs	r3, #1
 8004d24:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004d26:	2301      	movs	r3, #1
 8004d28:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004d2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004d34:	2304      	movs	r3, #4
 8004d36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004d38:	23b4      	movs	r3, #180	; 0xb4
 8004d3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004d3c:	2302      	movs	r3, #2
 8004d3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004d40:	2302      	movs	r3, #2
 8004d42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004d44:	2302      	movs	r3, #2
 8004d46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d48:	f107 031c 	add.w	r3, r7, #28
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7fe f833 	bl	8002db8 <HAL_RCC_OscConfig>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d001      	beq.n	8004d5c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004d58:	f000 f9ca 	bl	80050f0 <Error_Handler>
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004d5c:	f7fd fe62 	bl	8002a24 <HAL_PWREx_EnableOverDrive>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8004d66:	f000 f9c3 	bl	80050f0 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004d6a:	230f      	movs	r3, #15
 8004d6c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004d6e:	2302      	movs	r3, #2
 8004d70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d72:	2300      	movs	r3, #0
 8004d74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004d76:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004d7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d80:	61bb      	str	r3, [r7, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004d82:	f107 0308 	add.w	r3, r7, #8
 8004d86:	2105      	movs	r1, #5
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fd feb3 	bl	8002af4 <HAL_RCC_ClockConfig>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004d94:	f000 f9ac 	bl	80050f0 <Error_Handler>
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000000);
 8004d98:	f7fd ffbe 	bl	8002d18 <HAL_RCC_GetHCLKFreq>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	4b0c      	ldr	r3, [pc, #48]	; (8004dd0 <SystemClock_Config+0xec>)
 8004da0:	fba3 2302 	umull	r2, r3, r3, r2
 8004da4:	0c9b      	lsrs	r3, r3, #18
 8004da6:	4618      	mov	r0, r3
 8004da8:	f7fc fac4 	bl	8001334 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004dac:	2004      	movs	r0, #4
 8004dae:	f7fc facd 	bl	800134c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004db2:	2200      	movs	r2, #0
 8004db4:	2100      	movs	r1, #0
 8004db6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dba:	f7fc fa91 	bl	80012e0 <HAL_NVIC_SetPriority>
}
 8004dbe:	bf00      	nop
 8004dc0:	3750      	adds	r7, #80	; 0x50
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	40023800 	.word	0x40023800
 8004dcc:	40007000 	.word	0x40007000
 8004dd0:	431bde83 	.word	0x431bde83

08004dd4 <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004dd8:	4b13      	ldr	r3, [pc, #76]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004dda:	4a14      	ldr	r2, [pc, #80]	; (8004e2c <MX_I2C1_Init+0x58>)
 8004ddc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004dde:	4b12      	ldr	r3, [pc, #72]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004de0:	4a13      	ldr	r2, [pc, #76]	; (8004e30 <MX_I2C1_Init+0x5c>)
 8004de2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8004de4:	4b10      	ldr	r3, [pc, #64]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004de6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004dea:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004dec:	4b0e      	ldr	r3, [pc, #56]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004df2:	4b0d      	ldr	r3, [pc, #52]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004df4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004df8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004dfa:	4b0b      	ldr	r3, [pc, #44]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004e00:	4b09      	ldr	r3, [pc, #36]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e06:	4b08      	ldr	r3, [pc, #32]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e0c:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004e12:	4805      	ldr	r0, [pc, #20]	; (8004e28 <MX_I2C1_Init+0x54>)
 8004e14:	f7fc ff9e 	bl	8001d54 <HAL_I2C_Init>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8004e1e:	f000 f967 	bl	80050f0 <Error_Handler>
  }

}
 8004e22:	bf00      	nop
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	200006c0 	.word	0x200006c0
 8004e2c:	40005400 	.word	0x40005400
 8004e30:	00061a80 	.word	0x00061a80

08004e34 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8004e3a:	4b1d      	ldr	r3, [pc, #116]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004e40:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9000;
 8004e42:	4b1b      	ldr	r3, [pc, #108]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e44:	f242 3228 	movw	r2, #9000	; 0x2328
 8004e48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e4a:	4b19      	ldr	r3, [pc, #100]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8004e50:	4b17      	ldr	r3, [pc, #92]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e52:	f242 720f 	movw	r2, #9999	; 0x270f
 8004e56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e58:	4b15      	ldr	r3, [pc, #84]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004e5e:	4814      	ldr	r0, [pc, #80]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e60:	f7fe fad4 	bl	800340c <HAL_TIM_Base_Init>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <MX_TIM2_Init+0x3a>
  {
    Error_Handler();
 8004e6a:	f000 f941 	bl	80050f0 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004e74:	f107 0308 	add.w	r3, r7, #8
 8004e78:	4619      	mov	r1, r3
 8004e7a:	480d      	ldr	r0, [pc, #52]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e7c:	f7fe fc16 	bl	80036ac <HAL_TIM_ConfigClockSource>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004e86:	f000 f933 	bl	80050f0 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004e92:	463b      	mov	r3, r7
 8004e94:	4619      	mov	r1, r3
 8004e96:	4806      	ldr	r0, [pc, #24]	; (8004eb0 <MX_TIM2_Init+0x7c>)
 8004e98:	f7fe fe60 	bl	8003b5c <HAL_TIMEx_MasterConfigSynchronization>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8004ea2:	f000 f925 	bl	80050f0 <Error_Handler>
  }

}
 8004ea6:	bf00      	nop
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	20000828 	.word	0x20000828

08004eb4 <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8004eba:	4b1c      	ldr	r3, [pc, #112]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004ebc:	4a1c      	ldr	r2, [pc, #112]	; (8004f30 <MX_TIM3_Init+0x7c>)
 8004ebe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000;
 8004ec0:	4b1a      	ldr	r3, [pc, #104]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004ec2:	f242 3228 	movw	r2, #9000	; 0x2328
 8004ec6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ec8:	4b18      	ldr	r3, [pc, #96]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8004ece:	4b17      	ldr	r3, [pc, #92]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004ed0:	f241 3287 	movw	r2, #4999	; 0x1387
 8004ed4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ed6:	4b15      	ldr	r3, [pc, #84]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004ed8:	2200      	movs	r2, #0
 8004eda:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004edc:	4813      	ldr	r0, [pc, #76]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004ede:	f7fe fa95 	bl	800340c <HAL_TIM_Base_Init>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <MX_TIM3_Init+0x38>
  {
    Error_Handler();
 8004ee8:	f000 f902 	bl	80050f0 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ef0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004ef2:	f107 0308 	add.w	r3, r7, #8
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	480c      	ldr	r0, [pc, #48]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004efa:	f7fe fbd7 	bl	80036ac <HAL_TIM_ConfigClockSource>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004f04:	f000 f8f4 	bl	80050f0 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004f10:	463b      	mov	r3, r7
 8004f12:	4619      	mov	r1, r3
 8004f14:	4805      	ldr	r0, [pc, #20]	; (8004f2c <MX_TIM3_Init+0x78>)
 8004f16:	f7fe fe21 	bl	8003b5c <HAL_TIMEx_MasterConfigSynchronization>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004f20:	f000 f8e6 	bl	80050f0 <Error_Handler>
  }

}
 8004f24:	bf00      	nop
 8004f26:	3718      	adds	r7, #24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	20000754 	.word	0x20000754
 8004f30:	40000400 	.word	0x40000400

08004f34 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8004f38:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f3a:	4a12      	ldr	r2, [pc, #72]	; (8004f84 <MX_USART2_UART_Init+0x50>)
 8004f3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004f3e:	4b10      	ldr	r3, [pc, #64]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004f44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004f46:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004f4c:	4b0c      	ldr	r3, [pc, #48]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004f52:	4b0b      	ldr	r3, [pc, #44]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004f58:	4b09      	ldr	r3, [pc, #36]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f5a:	220c      	movs	r2, #12
 8004f5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f5e:	4b08      	ldr	r3, [pc, #32]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f64:	4b06      	ldr	r3, [pc, #24]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004f6a:	4805      	ldr	r0, [pc, #20]	; (8004f80 <MX_USART2_UART_Init+0x4c>)
 8004f6c:	f7fe fe50 	bl	8003c10 <HAL_UART_Init>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004f76:	f000 f8bb 	bl	80050f0 <Error_Handler>
  }

}
 8004f7a:	bf00      	nop
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20000864 	.word	0x20000864
 8004f84:	40004400 	.word	0x40004400

08004f88 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004f8e:	2300      	movs	r3, #0
 8004f90:	607b      	str	r3, [r7, #4]
 8004f92:	4a10      	ldr	r2, [pc, #64]	; (8004fd4 <MX_DMA_Init+0x4c>)
 8004f94:	4b0f      	ldr	r3, [pc, #60]	; (8004fd4 <MX_DMA_Init+0x4c>)
 8004f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f9e:	4b0d      	ldr	r3, [pc, #52]	; (8004fd4 <MX_DMA_Init+0x4c>)
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fa6:	607b      	str	r3, [r7, #4]
 8004fa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004faa:	2200      	movs	r2, #0
 8004fac:	2100      	movs	r1, #0
 8004fae:	200b      	movs	r0, #11
 8004fb0:	f7fc f996 	bl	80012e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004fb4:	200b      	movs	r0, #11
 8004fb6:	f7fc f9af 	bl	8001318 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8004fba:	2200      	movs	r2, #0
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	2011      	movs	r0, #17
 8004fc0:	f7fc f98e 	bl	80012e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8004fc4:	2011      	movs	r0, #17
 8004fc6:	f7fc f9a7 	bl	8001318 <HAL_NVIC_EnableIRQ>

}
 8004fca:	bf00      	nop
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	40023800 	.word	0x40023800

08004fd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b08a      	sub	sp, #40	; 0x28
 8004fdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fde:	2300      	movs	r3, #0
 8004fe0:	613b      	str	r3, [r7, #16]
 8004fe2:	4a3f      	ldr	r2, [pc, #252]	; (80050e0 <MX_GPIO_Init+0x108>)
 8004fe4:	4b3e      	ldr	r3, [pc, #248]	; (80050e0 <MX_GPIO_Init+0x108>)
 8004fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe8:	f043 0304 	orr.w	r3, r3, #4
 8004fec:	6313      	str	r3, [r2, #48]	; 0x30
 8004fee:	4b3c      	ldr	r3, [pc, #240]	; (80050e0 <MX_GPIO_Init+0x108>)
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff2:	f003 0304 	and.w	r3, r3, #4
 8004ff6:	613b      	str	r3, [r7, #16]
 8004ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	60fb      	str	r3, [r7, #12]
 8004ffe:	4a38      	ldr	r2, [pc, #224]	; (80050e0 <MX_GPIO_Init+0x108>)
 8005000:	4b37      	ldr	r3, [pc, #220]	; (80050e0 <MX_GPIO_Init+0x108>)
 8005002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005008:	6313      	str	r3, [r2, #48]	; 0x30
 800500a:	4b35      	ldr	r3, [pc, #212]	; (80050e0 <MX_GPIO_Init+0x108>)
 800500c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005016:	2300      	movs	r3, #0
 8005018:	60bb      	str	r3, [r7, #8]
 800501a:	4a31      	ldr	r2, [pc, #196]	; (80050e0 <MX_GPIO_Init+0x108>)
 800501c:	4b30      	ldr	r3, [pc, #192]	; (80050e0 <MX_GPIO_Init+0x108>)
 800501e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005020:	f043 0301 	orr.w	r3, r3, #1
 8005024:	6313      	str	r3, [r2, #48]	; 0x30
 8005026:	4b2e      	ldr	r3, [pc, #184]	; (80050e0 <MX_GPIO_Init+0x108>)
 8005028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502a:	f003 0301 	and.w	r3, r3, #1
 800502e:	60bb      	str	r3, [r7, #8]
 8005030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005032:	2300      	movs	r3, #0
 8005034:	607b      	str	r3, [r7, #4]
 8005036:	4a2a      	ldr	r2, [pc, #168]	; (80050e0 <MX_GPIO_Init+0x108>)
 8005038:	4b29      	ldr	r3, [pc, #164]	; (80050e0 <MX_GPIO_Init+0x108>)
 800503a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503c:	f043 0302 	orr.w	r3, r3, #2
 8005040:	6313      	str	r3, [r2, #48]	; 0x30
 8005042:	4b27      	ldr	r3, [pc, #156]	; (80050e0 <MX_GPIO_Init+0x108>)
 8005044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	607b      	str	r3, [r7, #4]
 800504c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800504e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8005054:	4b23      	ldr	r3, [pc, #140]	; (80050e4 <MX_GPIO_Init+0x10c>)
 8005056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005058:	2300      	movs	r3, #0
 800505a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800505c:	f107 0314 	add.w	r3, r7, #20
 8005060:	4619      	mov	r1, r3
 8005062:	4821      	ldr	r0, [pc, #132]	; (80050e8 <MX_GPIO_Init+0x110>)
 8005064:	f7fc fcb8 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8005068:	f640 430f 	movw	r3, #3087	; 0xc0f
 800506c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800506e:	2301      	movs	r3, #1
 8005070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005072:	2300      	movs	r3, #0
 8005074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005076:	2300      	movs	r3, #0
 8005078:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800507a:	f107 0314 	add.w	r3, r7, #20
 800507e:	4619      	mov	r1, r3
 8005080:	4819      	ldr	r0, [pc, #100]	; (80050e8 <MX_GPIO_Init+0x110>)
 8005082:	f7fc fca9 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8005086:	2360      	movs	r3, #96	; 0x60
 8005088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800508a:	2301      	movs	r3, #1
 800508c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800508e:	2300      	movs	r3, #0
 8005090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005092:	2300      	movs	r3, #0
 8005094:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005096:	f107 0314 	add.w	r3, r7, #20
 800509a:	4619      	mov	r1, r3
 800509c:	4813      	ldr	r0, [pc, #76]	; (80050ec <MX_GPIO_Init+0x114>)
 800509e:	f7fc fc9b 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_PWR_Pin */
  GPIO_InitStruct.Pin = MPU6050_PWR_Pin;
 80050a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050a8:	2301      	movs	r3, #1
 80050aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ac:	2300      	movs	r3, #0
 80050ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80050b0:	2302      	movs	r3, #2
 80050b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MPU6050_PWR_GPIO_Port, &GPIO_InitStruct);
 80050b4:	f107 0314 	add.w	r3, r7, #20
 80050b8:	4619      	mov	r1, r3
 80050ba:	480c      	ldr	r0, [pc, #48]	; (80050ec <MX_GPIO_Init+0x114>)
 80050bc:	f7fc fc8c 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80050c0:	2200      	movs	r2, #0
 80050c2:	f640 410f 	movw	r1, #3087	; 0xc0f
 80050c6:	4808      	ldr	r0, [pc, #32]	; (80050e8 <MX_GPIO_Init+0x110>)
 80050c8:	f7fc fe18 	bl	8001cfc <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|MPU6050_PWR_Pin, GPIO_PIN_RESET);
 80050cc:	2200      	movs	r2, #0
 80050ce:	f248 0160 	movw	r1, #32864	; 0x8060
 80050d2:	4806      	ldr	r0, [pc, #24]	; (80050ec <MX_GPIO_Init+0x114>)
 80050d4:	f7fc fe12 	bl	8001cfc <HAL_GPIO_WritePin>

}
 80050d8:	bf00      	nop
 80050da:	3728      	adds	r7, #40	; 0x28
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	40023800 	.word	0x40023800
 80050e4:	10120000 	.word	0x10120000
 80050e8:	40020800 	.word	0x40020800
 80050ec:	40020000 	.word	0x40020000

080050f0 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
  }
 80050f4:	e7fe      	b.n	80050f4 <Error_Handler+0x4>
 80050f6:	bf00      	nop

080050f8 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80050fc:	2007      	movs	r0, #7
 80050fe:	f7fc f8e3 	bl	80012c8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005102:	2200      	movs	r2, #0
 8005104:	2100      	movs	r1, #0
 8005106:	f06f 000b 	mvn.w	r0, #11
 800510a:	f7fc f8e9 	bl	80012e0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800510e:	2200      	movs	r2, #0
 8005110:	2100      	movs	r1, #0
 8005112:	f06f 000a 	mvn.w	r0, #10
 8005116:	f7fc f8e3 	bl	80012e0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800511a:	2200      	movs	r2, #0
 800511c:	2100      	movs	r1, #0
 800511e:	f06f 0009 	mvn.w	r0, #9
 8005122:	f7fc f8dd 	bl	80012e0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005126:	2200      	movs	r2, #0
 8005128:	2100      	movs	r1, #0
 800512a:	f06f 0004 	mvn.w	r0, #4
 800512e:	f7fc f8d7 	bl	80012e0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005132:	2200      	movs	r2, #0
 8005134:	2100      	movs	r1, #0
 8005136:	f06f 0003 	mvn.w	r0, #3
 800513a:	f7fc f8d1 	bl	80012e0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800513e:	2200      	movs	r2, #0
 8005140:	2100      	movs	r1, #0
 8005142:	f06f 0001 	mvn.w	r0, #1
 8005146:	f7fc f8cb 	bl	80012e0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800514a:	2200      	movs	r2, #0
 800514c:	2100      	movs	r1, #0
 800514e:	f04f 30ff 	mov.w	r0, #4294967295
 8005152:	f7fc f8c5 	bl	80012e0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8005156:	2200      	movs	r2, #0
 8005158:	2100      	movs	r1, #0
 800515a:	2005      	movs	r0, #5
 800515c:	f7fc f8c0 	bl	80012e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8005160:	2005      	movs	r0, #5
 8005162:	f7fc f8d9 	bl	8001318 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005166:	bf00      	nop
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop

0800516c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b088      	sub	sp, #32
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a41      	ldr	r2, [pc, #260]	; (8005280 <HAL_I2C_MspInit+0x114>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d17b      	bne.n	8005276 <HAL_I2C_MspInit+0x10a>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = MPU6050_SCL_Pin|MPU6050_SDA_Pin;
 800517e:	23c0      	movs	r3, #192	; 0xc0
 8005180:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005182:	2312      	movs	r3, #18
 8005184:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005186:	2301      	movs	r3, #1
 8005188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800518a:	2302      	movs	r3, #2
 800518c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800518e:	2304      	movs	r3, #4
 8005190:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005192:	f107 030c 	add.w	r3, r7, #12
 8005196:	4619      	mov	r1, r3
 8005198:	483a      	ldr	r0, [pc, #232]	; (8005284 <HAL_I2C_MspInit+0x118>)
 800519a:	f7fc fc1d 	bl	80019d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800519e:	2300      	movs	r3, #0
 80051a0:	60bb      	str	r3, [r7, #8]
 80051a2:	4a39      	ldr	r2, [pc, #228]	; (8005288 <HAL_I2C_MspInit+0x11c>)
 80051a4:	4b38      	ldr	r3, [pc, #224]	; (8005288 <HAL_I2C_MspInit+0x11c>)
 80051a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80051ac:	6413      	str	r3, [r2, #64]	; 0x40
 80051ae:	4b36      	ldr	r3, [pc, #216]	; (8005288 <HAL_I2C_MspInit+0x11c>)
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051b6:	60bb      	str	r3, [r7, #8]
 80051b8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral DMA init*/
  
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80051ba:	4b34      	ldr	r3, [pc, #208]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051bc:	4a34      	ldr	r2, [pc, #208]	; (8005290 <HAL_I2C_MspInit+0x124>)
 80051be:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80051c0:	4b32      	ldr	r3, [pc, #200]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051c6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80051c8:	4b30      	ldr	r3, [pc, #192]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051ce:	4b2f      	ldr	r3, [pc, #188]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80051d4:	4b2d      	ldr	r3, [pc, #180]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051da:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051dc:	4b2b      	ldr	r3, [pc, #172]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051de:	2200      	movs	r2, #0
 80051e0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051e2:	4b2a      	ldr	r3, [pc, #168]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80051e8:	4b28      	ldr	r3, [pc, #160]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80051ee:	4b27      	ldr	r3, [pc, #156]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051f0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80051f4:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80051f6:	4b25      	ldr	r3, [pc, #148]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80051fc:	4823      	ldr	r0, [pc, #140]	; (800528c <HAL_I2C_MspInit+0x120>)
 80051fe:	f7fc f8cf 	bl	80013a0 <HAL_DMA_Init>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <HAL_I2C_MspInit+0xa0>
    {
      Error_Handler();
 8005208:	f7ff ff72 	bl	80050f0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a1f      	ldr	r2, [pc, #124]	; (800528c <HAL_I2C_MspInit+0x120>)
 8005210:	639a      	str	r2, [r3, #56]	; 0x38
 8005212:	4a1e      	ldr	r2, [pc, #120]	; (800528c <HAL_I2C_MspInit+0x120>)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6393      	str	r3, [r2, #56]	; 0x38

    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8005218:	4b1e      	ldr	r3, [pc, #120]	; (8005294 <HAL_I2C_MspInit+0x128>)
 800521a:	4a1f      	ldr	r2, [pc, #124]	; (8005298 <HAL_I2C_MspInit+0x12c>)
 800521c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800521e:	4b1d      	ldr	r3, [pc, #116]	; (8005294 <HAL_I2C_MspInit+0x128>)
 8005220:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005224:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005226:	4b1b      	ldr	r3, [pc, #108]	; (8005294 <HAL_I2C_MspInit+0x128>)
 8005228:	2240      	movs	r2, #64	; 0x40
 800522a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800522c:	4b19      	ldr	r3, [pc, #100]	; (8005294 <HAL_I2C_MspInit+0x128>)
 800522e:	2200      	movs	r2, #0
 8005230:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005232:	4b18      	ldr	r3, [pc, #96]	; (8005294 <HAL_I2C_MspInit+0x128>)
 8005234:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005238:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800523a:	4b16      	ldr	r3, [pc, #88]	; (8005294 <HAL_I2C_MspInit+0x128>)
 800523c:	2200      	movs	r2, #0
 800523e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005240:	4b14      	ldr	r3, [pc, #80]	; (8005294 <HAL_I2C_MspInit+0x128>)
 8005242:	2200      	movs	r2, #0
 8005244:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8005246:	4b13      	ldr	r3, [pc, #76]	; (8005294 <HAL_I2C_MspInit+0x128>)
 8005248:	2200      	movs	r2, #0
 800524a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800524c:	4b11      	ldr	r3, [pc, #68]	; (8005294 <HAL_I2C_MspInit+0x128>)
 800524e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005252:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005254:	4b0f      	ldr	r3, [pc, #60]	; (8005294 <HAL_I2C_MspInit+0x128>)
 8005256:	2200      	movs	r2, #0
 8005258:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800525a:	480e      	ldr	r0, [pc, #56]	; (8005294 <HAL_I2C_MspInit+0x128>)
 800525c:	f7fc f8a0 	bl	80013a0 <HAL_DMA_Init>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <HAL_I2C_MspInit+0xfe>
    {
      Error_Handler();
 8005266:	f7ff ff43 	bl	80050f0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a09      	ldr	r2, [pc, #36]	; (8005294 <HAL_I2C_MspInit+0x128>)
 800526e:	635a      	str	r2, [r3, #52]	; 0x34
 8005270:	4a08      	ldr	r2, [pc, #32]	; (8005294 <HAL_I2C_MspInit+0x128>)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005276:	bf00      	nop
 8005278:	3720      	adds	r7, #32
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	40005400 	.word	0x40005400
 8005284:	40020400 	.word	0x40020400
 8005288:	40023800 	.word	0x40023800
 800528c:	200007ac 	.word	0x200007ac
 8005290:	40026010 	.word	0x40026010
 8005294:	2000065c 	.word	0x2000065c
 8005298:	400260a0 	.word	0x400260a0

0800529c <HAL_TIM_Base_MspInit>:
  /* USER CODE END I2C1_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM2)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ac:	d116      	bne.n	80052dc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80052ae:	2300      	movs	r3, #0
 80052b0:	60fb      	str	r3, [r7, #12]
 80052b2:	4a1a      	ldr	r2, [pc, #104]	; (800531c <HAL_TIM_Base_MspInit+0x80>)
 80052b4:	4b19      	ldr	r3, [pc, #100]	; (800531c <HAL_TIM_Base_MspInit+0x80>)
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	f043 0301 	orr.w	r3, r3, #1
 80052bc:	6413      	str	r3, [r2, #64]	; 0x40
 80052be:	4b17      	ldr	r3, [pc, #92]	; (800531c <HAL_TIM_Base_MspInit+0x80>)
 80052c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	60fb      	str	r3, [r7, #12]
 80052c8:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80052ca:	2200      	movs	r2, #0
 80052cc:	2100      	movs	r1, #0
 80052ce:	201c      	movs	r0, #28
 80052d0:	f7fc f806 	bl	80012e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80052d4:	201c      	movs	r0, #28
 80052d6:	f7fc f81f 	bl	8001318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80052da:	e01a      	b.n	8005312 <HAL_TIM_Base_MspInit+0x76>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a0f      	ldr	r2, [pc, #60]	; (8005320 <HAL_TIM_Base_MspInit+0x84>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d115      	bne.n	8005312 <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
 80052ea:	4a0c      	ldr	r2, [pc, #48]	; (800531c <HAL_TIM_Base_MspInit+0x80>)
 80052ec:	4b0b      	ldr	r3, [pc, #44]	; (800531c <HAL_TIM_Base_MspInit+0x80>)
 80052ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f0:	f043 0302 	orr.w	r3, r3, #2
 80052f4:	6413      	str	r3, [r2, #64]	; 0x40
 80052f6:	4b09      	ldr	r3, [pc, #36]	; (800531c <HAL_TIM_Base_MspInit+0x80>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	60bb      	str	r3, [r7, #8]
 8005300:	68bb      	ldr	r3, [r7, #8]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005302:	2200      	movs	r2, #0
 8005304:	2100      	movs	r1, #0
 8005306:	201d      	movs	r0, #29
 8005308:	f7fb ffea 	bl	80012e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800530c:	201d      	movs	r0, #29
 800530e:	f7fc f803 	bl	8001318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005312:	bf00      	nop
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	40023800 	.word	0x40023800
 8005320:	40000400 	.word	0x40000400

08005324 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b088      	sub	sp, #32
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a16      	ldr	r2, [pc, #88]	; (800538c <HAL_UART_MspInit+0x68>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d125      	bne.n	8005382 <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005336:	2300      	movs	r3, #0
 8005338:	60bb      	str	r3, [r7, #8]
 800533a:	4a15      	ldr	r2, [pc, #84]	; (8005390 <HAL_UART_MspInit+0x6c>)
 800533c:	4b14      	ldr	r3, [pc, #80]	; (8005390 <HAL_UART_MspInit+0x6c>)
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005344:	6413      	str	r3, [r2, #64]	; 0x40
 8005346:	4b12      	ldr	r3, [pc, #72]	; (8005390 <HAL_UART_MspInit+0x6c>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800534e:	60bb      	str	r3, [r7, #8]
 8005350:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005352:	230c      	movs	r3, #12
 8005354:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005356:	2302      	movs	r3, #2
 8005358:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800535a:	2301      	movs	r3, #1
 800535c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800535e:	2303      	movs	r3, #3
 8005360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005362:	2307      	movs	r3, #7
 8005364:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005366:	f107 030c 	add.w	r3, r7, #12
 800536a:	4619      	mov	r1, r3
 800536c:	4809      	ldr	r0, [pc, #36]	; (8005394 <HAL_UART_MspInit+0x70>)
 800536e:	f7fc fb33 	bl	80019d8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005372:	2200      	movs	r2, #0
 8005374:	2100      	movs	r1, #0
 8005376:	2026      	movs	r0, #38	; 0x26
 8005378:	f7fb ffb2 	bl	80012e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800537c:	2026      	movs	r0, #38	; 0x26
 800537e:	f7fb ffcb 	bl	8001318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005382:	bf00      	nop
 8005384:	3720      	adds	r7, #32
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40004400 	.word	0x40004400
 8005390:	40023800 	.word	0x40023800
 8005394:	40020000 	.word	0x40020000

08005398 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800539c:	f7fb fe9a 	bl	80010d4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80053a0:	f7fb fff0 	bl	8001384 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80053a4:	bf00      	nop
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 80053a8:	b480      	push	{r7}
 80053aa:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80053ac:	bf00      	nop
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop

080053b8 <DMA1_Stream0_IRQHandler>:

/**
* @brief This function handles DMA1 stream0 global interrupt.
*/
void DMA1_Stream0_IRQHandler(void)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80053bc:	4802      	ldr	r0, [pc, #8]	; (80053c8 <DMA1_Stream0_IRQHandler+0x10>)
 80053be:	f7fc f8bb 	bl	8001538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80053c2:	bf00      	nop
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	200007ac 	.word	0x200007ac

080053cc <DMA1_Stream6_IRQHandler>:

/**
* @brief This function handles DMA1 stream6 global interrupt.
*/
void DMA1_Stream6_IRQHandler(void)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80053d0:	4802      	ldr	r0, [pc, #8]	; (80053dc <DMA1_Stream6_IRQHandler+0x10>)
 80053d2:	f7fc f8b1 	bl	8001538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80053d6:	bf00      	nop
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	2000065c 	.word	0x2000065c

080053e0 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80053e4:	4802      	ldr	r0, [pc, #8]	; (80053f0 <TIM2_IRQHandler+0x10>)
 80053e6:	f7fe f859 	bl	800349c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80053ea:	bf00      	nop
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000828 	.word	0x20000828

080053f4 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80053f8:	4802      	ldr	r0, [pc, #8]	; (8005404 <TIM3_IRQHandler+0x10>)
 80053fa:	f7fe f84f 	bl	800349c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80053fe:	bf00      	nop
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	20000754 	.word	0x20000754

08005408 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800540c:	4802      	ldr	r0, [pc, #8]	; (8005418 <USART2_IRQHandler+0x10>)
 800540e:	f7fe fd31 	bl	8003e74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005412:	bf00      	nop
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	20000864 	.word	0x20000864

0800541c <TLCD_Init>:
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08a      	sub	sp, #40	; 0x28
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]
 8005428:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef	GPIO_InitStruct;

	GPIOx = GPIOn;
 800542a:	4a3f      	ldr	r2, [pc, #252]	; (8005528 <TLCD_Init+0x10c>)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6013      	str	r3, [r2, #0]
	TRS = RS;
 8005430:	4a3e      	ldr	r2, [pc, #248]	; (800552c <TLCD_Init+0x110>)
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	6013      	str	r3, [r2, #0]
	TEN = EN;
 8005436:	4a3e      	ldr	r2, [pc, #248]	; (8005530 <TLCD_Init+0x114>)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6013      	str	r3, [r2, #0]
	TData4 = Data4;
 800543c:	4a3d      	ldr	r2, [pc, #244]	; (8005534 <TLCD_Init+0x118>)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	6013      	str	r3, [r2, #0]
	TData5 = Data5;
 8005442:	4a3d      	ldr	r2, [pc, #244]	; (8005538 <TLCD_Init+0x11c>)
 8005444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005446:	6013      	str	r3, [r2, #0]
	TData6 = Data6;
 8005448:	4a3c      	ldr	r2, [pc, #240]	; (800553c <TLCD_Init+0x120>)
 800544a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800544c:	6013      	str	r3, [r2, #0]
	TData7 = Data7;
 800544e:	4a3c      	ldr	r2, [pc, #240]	; (8005540 <TLCD_Init+0x124>)
 8005450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005452:	6013      	str	r3, [r2, #0]

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	431a      	orrs	r2, r3
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	431a      	orrs	r2, r3
 800545e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005460:	431a      	orrs	r2, r3
 8005462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005464:	431a      	orrs	r2, r3
 8005466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005468:	4313      	orrs	r3, r2
 800546a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800546c:	2301      	movs	r3, #1
 800546e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005470:	2300      	movs	r3, #0
 8005472:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005474:	2303      	movs	r3, #3
 8005476:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOn, &GPIO_InitStruct);
 8005478:	f107 0314 	add.w	r3, r7, #20
 800547c:	4619      	mov	r1, r3
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f7fc faaa 	bl	80019d8 <HAL_GPIO_Init>

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	b29a      	uxth	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	b29b      	uxth	r3, r3
 800548c:	4313      	orrs	r3, r2
 800548e:	b29a      	uxth	r2, r3
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	b29b      	uxth	r3, r3
 8005494:	4313      	orrs	r3, r2
 8005496:	b29a      	uxth	r2, r3
 8005498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549a:	b29b      	uxth	r3, r3
 800549c:	4313      	orrs	r3, r2
 800549e:	b29a      	uxth	r2, r3
 80054a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	4313      	orrs	r3, r2
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	4313      	orrs	r3, r2
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	2200      	movs	r2, #0
 80054b2:	4619      	mov	r1, r3
 80054b4:	68f8      	ldr	r0, [r7, #12]
 80054b6:	f7fc fc21 	bl	8001cfc <HAL_GPIO_WritePin>
	delay_ms(10);  // 10ms
 80054ba:	200a      	movs	r0, #10
 80054bc:	f000 f986 	bl	80057cc <delay_ms>

	TLCD_4BitWrite(0x03);
 80054c0:	2003      	movs	r0, #3
 80054c2:	f000 f83f 	bl	8005544 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80054c6:	2005      	movs	r0, #5
 80054c8:	f000 f980 	bl	80057cc <delay_ms>
	TLCD_4BitWrite(0x03);
 80054cc:	2003      	movs	r0, #3
 80054ce:	f000 f839 	bl	8005544 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80054d2:	2005      	movs	r0, #5
 80054d4:	f000 f97a 	bl	80057cc <delay_ms>
	TLCD_4BitWrite(0x03);
 80054d8:	2003      	movs	r0, #3
 80054da:	f000 f833 	bl	8005544 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80054de:	2005      	movs	r0, #5
 80054e0:	f000 f974 	bl	80057cc <delay_ms>
	TLCD_4BitWrite(0x02);
 80054e4:	2002      	movs	r0, #2
 80054e6:	f000 f82d 	bl	8005544 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80054ea:	2005      	movs	r0, #5
 80054ec:	f000 f96e 	bl	80057cc <delay_ms>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 80054f0:	2028      	movs	r0, #40	; 0x28
 80054f2:	f000 f8c9 	bl	8005688 <TLCD_Cmd>
	delay_us(40);  // 40us
 80054f6:	2028      	movs	r0, #40	; 0x28
 80054f8:	f000 f94c 	bl	8005794 <delay_us>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 80054fc:	200c      	movs	r0, #12
 80054fe:	f000 f8c3 	bl	8005688 <TLCD_Cmd>
	delay_us(40);  // 40us
 8005502:	2028      	movs	r0, #40	; 0x28
 8005504:	f000 f946 	bl	8005794 <delay_us>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 8005508:	2006      	movs	r0, #6
 800550a:	f000 f8bd 	bl	8005688 <TLCD_Cmd>
	delay_us(40);  // 40us
 800550e:	2028      	movs	r0, #40	; 0x28
 8005510:	f000 f940 	bl	8005794 <delay_us>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 8005514:	2001      	movs	r0, #1
 8005516:	f000 f8b7 	bl	8005688 <TLCD_Cmd>
	delay_ms(2);   // 2ms
 800551a:	2002      	movs	r0, #2
 800551c:	f000 f956 	bl	80057cc <delay_ms>
}
 8005520:	bf00      	nop
 8005522:	3728      	adds	r7, #40	; 0x28
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	200008f4 	.word	0x200008f4
 800552c:	20000908 	.word	0x20000908
 8005530:	20000904 	.word	0x20000904
 8005534:	2000090c 	.word	0x2000090c
 8005538:	200008fc 	.word	0x200008fc
 800553c:	200008f8 	.word	0x200008f8
 8005540:	20000900 	.word	0x20000900

08005544 <TLCD_4BitWrite>:

void	TLCD_4BitWrite(BYTE c)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	4603      	mov	r3, r0
 800554c:	71fb      	strb	r3, [r7, #7]
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 800554e:	79fb      	ldrb	r3, [r7, #7]
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b00      	cmp	r3, #0
 8005556:	d009      	beq.n	800556c <TLCD_4BitWrite+0x28>
 8005558:	4b30      	ldr	r3, [pc, #192]	; (800561c <TLCD_4BitWrite+0xd8>)
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	4b30      	ldr	r3, [pc, #192]	; (8005620 <TLCD_4BitWrite+0xdc>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	b29b      	uxth	r3, r3
 8005562:	2201      	movs	r2, #1
 8005564:	4619      	mov	r1, r3
 8005566:	f7fc fbc9 	bl	8001cfc <HAL_GPIO_WritePin>
 800556a:	e008      	b.n	800557e <TLCD_4BitWrite+0x3a>
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 800556c:	4b2b      	ldr	r3, [pc, #172]	; (800561c <TLCD_4BitWrite+0xd8>)
 800556e:	6818      	ldr	r0, [r3, #0]
 8005570:	4b2b      	ldr	r3, [pc, #172]	; (8005620 <TLCD_4BitWrite+0xdc>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	b29b      	uxth	r3, r3
 8005576:	2200      	movs	r2, #0
 8005578:	4619      	mov	r1, r3
 800557a:	f7fc fbbf 	bl	8001cfc <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
 800557e:	79fb      	ldrb	r3, [r7, #7]
 8005580:	f003 0302 	and.w	r3, r3, #2
 8005584:	2b00      	cmp	r3, #0
 8005586:	d009      	beq.n	800559c <TLCD_4BitWrite+0x58>
 8005588:	4b24      	ldr	r3, [pc, #144]	; (800561c <TLCD_4BitWrite+0xd8>)
 800558a:	6818      	ldr	r0, [r3, #0]
 800558c:	4b25      	ldr	r3, [pc, #148]	; (8005624 <TLCD_4BitWrite+0xe0>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	b29b      	uxth	r3, r3
 8005592:	2201      	movs	r2, #1
 8005594:	4619      	mov	r1, r3
 8005596:	f7fc fbb1 	bl	8001cfc <HAL_GPIO_WritePin>
 800559a:	e008      	b.n	80055ae <TLCD_4BitWrite+0x6a>
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);
 800559c:	4b1f      	ldr	r3, [pc, #124]	; (800561c <TLCD_4BitWrite+0xd8>)
 800559e:	6818      	ldr	r0, [r3, #0]
 80055a0:	4b20      	ldr	r3, [pc, #128]	; (8005624 <TLCD_4BitWrite+0xe0>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2200      	movs	r2, #0
 80055a8:	4619      	mov	r1, r3
 80055aa:	f7fc fba7 	bl	8001cfc <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d009      	beq.n	80055cc <TLCD_4BitWrite+0x88>
 80055b8:	4b18      	ldr	r3, [pc, #96]	; (800561c <TLCD_4BitWrite+0xd8>)
 80055ba:	6818      	ldr	r0, [r3, #0]
 80055bc:	4b1a      	ldr	r3, [pc, #104]	; (8005628 <TLCD_4BitWrite+0xe4>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2201      	movs	r2, #1
 80055c4:	4619      	mov	r1, r3
 80055c6:	f7fc fb99 	bl	8001cfc <HAL_GPIO_WritePin>
 80055ca:	e008      	b.n	80055de <TLCD_4BitWrite+0x9a>
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 80055cc:	4b13      	ldr	r3, [pc, #76]	; (800561c <TLCD_4BitWrite+0xd8>)
 80055ce:	6818      	ldr	r0, [r3, #0]
 80055d0:	4b15      	ldr	r3, [pc, #84]	; (8005628 <TLCD_4BitWrite+0xe4>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	2200      	movs	r2, #0
 80055d8:	4619      	mov	r1, r3
 80055da:	f7fc fb8f 	bl	8001cfc <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	f003 0308 	and.w	r3, r3, #8
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d009      	beq.n	80055fc <TLCD_4BitWrite+0xb8>
 80055e8:	4b0c      	ldr	r3, [pc, #48]	; (800561c <TLCD_4BitWrite+0xd8>)
 80055ea:	6818      	ldr	r0, [r3, #0]
 80055ec:	4b0f      	ldr	r3, [pc, #60]	; (800562c <TLCD_4BitWrite+0xe8>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	2201      	movs	r2, #1
 80055f4:	4619      	mov	r1, r3
 80055f6:	f7fc fb81 	bl	8001cfc <HAL_GPIO_WritePin>
 80055fa:	e008      	b.n	800560e <TLCD_4BitWrite+0xca>
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
 80055fc:	4b07      	ldr	r3, [pc, #28]	; (800561c <TLCD_4BitWrite+0xd8>)
 80055fe:	6818      	ldr	r0, [r3, #0]
 8005600:	4b0a      	ldr	r3, [pc, #40]	; (800562c <TLCD_4BitWrite+0xe8>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	b29b      	uxth	r3, r3
 8005606:	2200      	movs	r2, #0
 8005608:	4619      	mov	r1, r3
 800560a:	f7fc fb77 	bl	8001cfc <HAL_GPIO_WritePin>
	TLCD_Enable();
 800560e:	f000 f80f 	bl	8005630 <TLCD_Enable>
}
 8005612:	bf00      	nop
 8005614:	3708      	adds	r7, #8
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	200008f4 	.word	0x200008f4
 8005620:	2000090c 	.word	0x2000090c
 8005624:	200008fc 	.word	0x200008fc
 8005628:	200008f8 	.word	0x200008f8
 800562c:	20000900 	.word	0x20000900

08005630 <TLCD_Enable>:

void	TLCD_Enable()
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8005634:	4b12      	ldr	r3, [pc, #72]	; (8005680 <TLCD_Enable+0x50>)
 8005636:	6818      	ldr	r0, [r3, #0]
 8005638:	4b12      	ldr	r3, [pc, #72]	; (8005684 <TLCD_Enable+0x54>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	b29b      	uxth	r3, r3
 800563e:	2201      	movs	r2, #1
 8005640:	4619      	mov	r1, r3
 8005642:	f7fc fb5b 	bl	8001cfc <HAL_GPIO_WritePin>
	delay_us(2);
 8005646:	2002      	movs	r0, #2
 8005648:	f000 f8a4 	bl	8005794 <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 800564c:	4b0c      	ldr	r3, [pc, #48]	; (8005680 <TLCD_Enable+0x50>)
 800564e:	6818      	ldr	r0, [r3, #0]
 8005650:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <TLCD_Enable+0x54>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	b29b      	uxth	r3, r3
 8005656:	2201      	movs	r2, #1
 8005658:	4619      	mov	r1, r3
 800565a:	f7fc fb4f 	bl	8001cfc <HAL_GPIO_WritePin>
	delay_us(2);
 800565e:	2002      	movs	r0, #2
 8005660:	f000 f898 	bl	8005794 <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
 8005664:	4b06      	ldr	r3, [pc, #24]	; (8005680 <TLCD_Enable+0x50>)
 8005666:	6818      	ldr	r0, [r3, #0]
 8005668:	4b06      	ldr	r3, [pc, #24]	; (8005684 <TLCD_Enable+0x54>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	b29b      	uxth	r3, r3
 800566e:	2200      	movs	r2, #0
 8005670:	4619      	mov	r1, r3
 8005672:	f7fc fb43 	bl	8001cfc <HAL_GPIO_WritePin>
	delay_us(40);
 8005676:	2028      	movs	r0, #40	; 0x28
 8005678:	f000 f88c 	bl	8005794 <delay_us>
}
 800567c:	bf00      	nop
 800567e:	bd80      	pop	{r7, pc}
 8005680:	200008f4 	.word	0x200008f4
 8005684:	20000904 	.word	0x20000904

08005688 <TLCD_Cmd>:

void 	TLCD_Cmd(BYTE cmd)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	4603      	mov	r3, r0
 8005690:	71fb      	strb	r3, [r7, #7]
	TNLD_Send(cmd,LOW);
 8005692:	79fb      	ldrb	r3, [r7, #7]
 8005694:	2100      	movs	r1, #0
 8005696:	4618      	mov	r0, r3
 8005698:	f000 f812 	bl	80056c0 <TNLD_Send>
}
 800569c:	bf00      	nop
 800569e:	3708      	adds	r7, #8
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <TLCD_Write>:

void	TLCD_Write(BYTE v)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	4603      	mov	r3, r0
 80056ac:	71fb      	strb	r3, [r7, #7]
	TNLD_Send(v,HIGH);
 80056ae:	79fb      	ldrb	r3, [r7, #7]
 80056b0:	2101      	movs	r1, #1
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 f804 	bl	80056c0 <TNLD_Send>
}
 80056b8:	bf00      	nop
 80056ba:	3708      	adds	r7, #8
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <TNLD_Send>:

void	TNLD_Send(uint8_t v,uint8_t m)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	4603      	mov	r3, r0
 80056c8:	460a      	mov	r2, r1
 80056ca:	71fb      	strb	r3, [r7, #7]
 80056cc:	4613      	mov	r3, r2
 80056ce:	71bb      	strb	r3, [r7, #6]
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 80056d0:	79bb      	ldrb	r3, [r7, #6]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d009      	beq.n	80056ea <TNLD_Send+0x2a>
 80056d6:	4b10      	ldr	r3, [pc, #64]	; (8005718 <TNLD_Send+0x58>)
 80056d8:	6818      	ldr	r0, [r3, #0]
 80056da:	4b10      	ldr	r3, [pc, #64]	; (800571c <TNLD_Send+0x5c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	b29b      	uxth	r3, r3
 80056e0:	2201      	movs	r2, #1
 80056e2:	4619      	mov	r1, r3
 80056e4:	f7fc fb0a 	bl	8001cfc <HAL_GPIO_WritePin>
 80056e8:	e008      	b.n	80056fc <TNLD_Send+0x3c>
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);
 80056ea:	4b0b      	ldr	r3, [pc, #44]	; (8005718 <TNLD_Send+0x58>)
 80056ec:	6818      	ldr	r0, [r3, #0]
 80056ee:	4b0b      	ldr	r3, [pc, #44]	; (800571c <TNLD_Send+0x5c>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	2200      	movs	r2, #0
 80056f6:	4619      	mov	r1, r3
 80056f8:	f7fc fb00 	bl	8001cfc <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 80056fc:	79fb      	ldrb	r3, [r7, #7]
 80056fe:	091b      	lsrs	r3, r3, #4
 8005700:	b2db      	uxtb	r3, r3
 8005702:	4618      	mov	r0, r3
 8005704:	f7ff ff1e 	bl	8005544 <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 8005708:	79fb      	ldrb	r3, [r7, #7]
 800570a:	4618      	mov	r0, r3
 800570c:	f7ff ff1a 	bl	8005544 <TLCD_4BitWrite>
}
 8005710:	bf00      	nop
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	200008f4 	.word	0x200008f4
 800571c:	20000908 	.word	0x20000908

08005720 <TLCD_Putc>:

void	TLCD_Putc(char c)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	4603      	mov	r3, r0
 8005728:	71fb      	strb	r3, [r7, #7]
	TLCD_Write((BYTE)c);
 800572a:	79fb      	ldrb	r3, [r7, #7]
 800572c:	4618      	mov	r0, r3
 800572e:	f7ff ffb9 	bl	80056a4 <TLCD_Write>
	delay_us(1);
 8005732:	2001      	movs	r0, #1
 8005734:	f000 f82e 	bl	8005794 <delay_us>
}
 8005738:	bf00      	nop
 800573a:	3708      	adds	r7, #8
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <TLCD_Puts>:

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	4603      	mov	r3, r0
 8005748:	603a      	str	r2, [r7, #0]
 800574a:	71fb      	strb	r3, [r7, #7]
 800574c:	460b      	mov	r3, r1
 800574e:	71bb      	strb	r3, [r7, #6]
	if(line==1)		TLCD_Cmd(0x80+n);
 8005750:	79fb      	ldrb	r3, [r7, #7]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d106      	bne.n	8005764 <TLCD_Puts+0x24>
 8005756:	79bb      	ldrb	r3, [r7, #6]
 8005758:	3b80      	subs	r3, #128	; 0x80
 800575a:	b2db      	uxtb	r3, r3
 800575c:	4618      	mov	r0, r3
 800575e:	f7ff ff93 	bl	8005688 <TLCD_Cmd>
 8005762:	e00e      	b.n	8005782 <TLCD_Puts+0x42>
	else 			TLCD_Cmd(0xC0+n);
 8005764:	79bb      	ldrb	r3, [r7, #6]
 8005766:	3b40      	subs	r3, #64	; 0x40
 8005768:	b2db      	uxtb	r3, r3
 800576a:	4618      	mov	r0, r3
 800576c:	f7ff ff8c 	bl	8005688 <TLCD_Cmd>

	while(*s) {
 8005770:	e007      	b.n	8005782 <TLCD_Puts+0x42>
		TLCD_Putc(*s);
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f7ff ffd2 	bl	8005720 <TLCD_Putc>
		s++;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	3301      	adds	r3, #1
 8005780:	603b      	str	r3, [r7, #0]
void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
	if(line==1)		TLCD_Cmd(0x80+n);
	else 			TLCD_Cmd(0xC0+n);

	while(*s) {
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1f3      	bne.n	8005772 <TLCD_Puts+0x32>
		TLCD_Putc(*s);
		s++;
	}
}
 800578a:	bf00      	nop
 800578c:	3708      	adds	r7, #8
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop

08005794 <delay_us>:
 *      446RE NOP 44 .
 */
#include "userDelay.h"

void delay_us(uint16_t count)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	4603      	mov	r3, r0
 800579c:	80fb      	strh	r3, [r7, #6]
	int n;
    // 446re n=44
	for(;count!=0;count--)
 800579e:	e00c      	b.n	80057ba <delay_us+0x26>
	for(n=0;n<44;n++) asm("NOP");
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	e003      	b.n	80057ae <delay_us+0x1a>
 80057a6:	bf00      	nop
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	3301      	adds	r3, #1
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2b2b      	cmp	r3, #43	; 0x2b
 80057b2:	ddf8      	ble.n	80057a6 <delay_us+0x12>

void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	for(;count!=0;count--)
 80057b4:	88fb      	ldrh	r3, [r7, #6]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	80fb      	strh	r3, [r7, #6]
 80057ba:	88fb      	ldrh	r3, [r7, #6]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1ef      	bne.n	80057a0 <delay_us+0xc>
	for(n=0;n<44;n++) asm("NOP");
}
 80057c0:	bf00      	nop
 80057c2:	3714      	adds	r7, #20
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <delay_ms>:

void delay_ms(uint16_t count)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	4603      	mov	r3, r0
 80057d4:	80fb      	strh	r3, [r7, #6]
	for(;count!=0;count--) delay_us(1000);
 80057d6:	e006      	b.n	80057e6 <delay_ms+0x1a>
 80057d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80057dc:	f7ff ffda 	bl	8005794 <delay_us>
 80057e0:	88fb      	ldrh	r3, [r7, #6]
 80057e2:	3b01      	subs	r3, #1
 80057e4:	80fb      	strh	r3, [r7, #6]
 80057e6:	88fb      	ldrh	r3, [r7, #6]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1f5      	bne.n	80057d8 <delay_ms+0xc>
}
 80057ec:	bf00      	nop
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <__libc_init_array>:
 80057f4:	b570      	push	{r4, r5, r6, lr}
 80057f6:	4b0e      	ldr	r3, [pc, #56]	; (8005830 <__libc_init_array+0x3c>)
 80057f8:	4c0e      	ldr	r4, [pc, #56]	; (8005834 <__libc_init_array+0x40>)
 80057fa:	1ae4      	subs	r4, r4, r3
 80057fc:	10a4      	asrs	r4, r4, #2
 80057fe:	2500      	movs	r5, #0
 8005800:	461e      	mov	r6, r3
 8005802:	42a5      	cmp	r5, r4
 8005804:	d004      	beq.n	8005810 <__libc_init_array+0x1c>
 8005806:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800580a:	4798      	blx	r3
 800580c:	3501      	adds	r5, #1
 800580e:	e7f8      	b.n	8005802 <__libc_init_array+0xe>
 8005810:	f002 feea 	bl	80085e8 <_init>
 8005814:	4c08      	ldr	r4, [pc, #32]	; (8005838 <__libc_init_array+0x44>)
 8005816:	4b09      	ldr	r3, [pc, #36]	; (800583c <__libc_init_array+0x48>)
 8005818:	1ae4      	subs	r4, r4, r3
 800581a:	10a4      	asrs	r4, r4, #2
 800581c:	2500      	movs	r5, #0
 800581e:	461e      	mov	r6, r3
 8005820:	42a5      	cmp	r5, r4
 8005822:	d004      	beq.n	800582e <__libc_init_array+0x3a>
 8005824:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005828:	4798      	blx	r3
 800582a:	3501      	adds	r5, #1
 800582c:	e7f8      	b.n	8005820 <__libc_init_array+0x2c>
 800582e:	bd70      	pop	{r4, r5, r6, pc}
 8005830:	0800880c 	.word	0x0800880c
 8005834:	0800880c 	.word	0x0800880c
 8005838:	08008810 	.word	0x08008810
 800583c:	0800880c 	.word	0x0800880c

08005840 <malloc>:
 8005840:	4b02      	ldr	r3, [pc, #8]	; (800584c <malloc+0xc>)
 8005842:	4601      	mov	r1, r0
 8005844:	6818      	ldr	r0, [r3, #0]
 8005846:	f000 b803 	b.w	8005850 <_malloc_r>
 800584a:	bf00      	nop
 800584c:	20000558 	.word	0x20000558

08005850 <_malloc_r>:
 8005850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005854:	f101 040b 	add.w	r4, r1, #11
 8005858:	2c16      	cmp	r4, #22
 800585a:	b085      	sub	sp, #20
 800585c:	4681      	mov	r9, r0
 800585e:	d903      	bls.n	8005868 <_malloc_r+0x18>
 8005860:	f034 0407 	bics.w	r4, r4, #7
 8005864:	d501      	bpl.n	800586a <_malloc_r+0x1a>
 8005866:	e002      	b.n	800586e <_malloc_r+0x1e>
 8005868:	2410      	movs	r4, #16
 800586a:	428c      	cmp	r4, r1
 800586c:	d203      	bcs.n	8005876 <_malloc_r+0x26>
 800586e:	230c      	movs	r3, #12
 8005870:	f8c9 3000 	str.w	r3, [r9]
 8005874:	e1ea      	b.n	8005c4c <_malloc_r+0x3fc>
 8005876:	4648      	mov	r0, r9
 8005878:	f000 fa12 	bl	8005ca0 <__malloc_lock>
 800587c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005880:	4d9e      	ldr	r5, [pc, #632]	; (8005afc <_malloc_r+0x2ac>)
 8005882:	d217      	bcs.n	80058b4 <_malloc_r+0x64>
 8005884:	f104 0208 	add.w	r2, r4, #8
 8005888:	442a      	add	r2, r5
 800588a:	f1a2 0108 	sub.w	r1, r2, #8
 800588e:	6856      	ldr	r6, [r2, #4]
 8005890:	428e      	cmp	r6, r1
 8005892:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005896:	d102      	bne.n	800589e <_malloc_r+0x4e>
 8005898:	68d6      	ldr	r6, [r2, #12]
 800589a:	42b2      	cmp	r2, r6
 800589c:	d008      	beq.n	80058b0 <_malloc_r+0x60>
 800589e:	6873      	ldr	r3, [r6, #4]
 80058a0:	68f2      	ldr	r2, [r6, #12]
 80058a2:	68b1      	ldr	r1, [r6, #8]
 80058a4:	f023 0303 	bic.w	r3, r3, #3
 80058a8:	60ca      	str	r2, [r1, #12]
 80058aa:	4433      	add	r3, r6
 80058ac:	6091      	str	r1, [r2, #8]
 80058ae:	e02f      	b.n	8005910 <_malloc_r+0xc0>
 80058b0:	3302      	adds	r3, #2
 80058b2:	e03d      	b.n	8005930 <_malloc_r+0xe0>
 80058b4:	0a63      	lsrs	r3, r4, #9
 80058b6:	d01a      	beq.n	80058ee <_malloc_r+0x9e>
 80058b8:	2b04      	cmp	r3, #4
 80058ba:	d802      	bhi.n	80058c2 <_malloc_r+0x72>
 80058bc:	09a3      	lsrs	r3, r4, #6
 80058be:	3338      	adds	r3, #56	; 0x38
 80058c0:	e018      	b.n	80058f4 <_malloc_r+0xa4>
 80058c2:	2b14      	cmp	r3, #20
 80058c4:	d801      	bhi.n	80058ca <_malloc_r+0x7a>
 80058c6:	335b      	adds	r3, #91	; 0x5b
 80058c8:	e014      	b.n	80058f4 <_malloc_r+0xa4>
 80058ca:	2b54      	cmp	r3, #84	; 0x54
 80058cc:	d802      	bhi.n	80058d4 <_malloc_r+0x84>
 80058ce:	0b23      	lsrs	r3, r4, #12
 80058d0:	336e      	adds	r3, #110	; 0x6e
 80058d2:	e00f      	b.n	80058f4 <_malloc_r+0xa4>
 80058d4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80058d8:	d802      	bhi.n	80058e0 <_malloc_r+0x90>
 80058da:	0be3      	lsrs	r3, r4, #15
 80058dc:	3377      	adds	r3, #119	; 0x77
 80058de:	e009      	b.n	80058f4 <_malloc_r+0xa4>
 80058e0:	f240 5254 	movw	r2, #1364	; 0x554
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d804      	bhi.n	80058f2 <_malloc_r+0xa2>
 80058e8:	0ca3      	lsrs	r3, r4, #18
 80058ea:	337c      	adds	r3, #124	; 0x7c
 80058ec:	e002      	b.n	80058f4 <_malloc_r+0xa4>
 80058ee:	233f      	movs	r3, #63	; 0x3f
 80058f0:	e000      	b.n	80058f4 <_malloc_r+0xa4>
 80058f2:	237e      	movs	r3, #126	; 0x7e
 80058f4:	1c5a      	adds	r2, r3, #1
 80058f6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80058fa:	f1a2 0008 	sub.w	r0, r2, #8
 80058fe:	6856      	ldr	r6, [r2, #4]
 8005900:	e00c      	b.n	800591c <_malloc_r+0xcc>
 8005902:	2900      	cmp	r1, #0
 8005904:	68f1      	ldr	r1, [r6, #12]
 8005906:	db08      	blt.n	800591a <_malloc_r+0xca>
 8005908:	68b3      	ldr	r3, [r6, #8]
 800590a:	60d9      	str	r1, [r3, #12]
 800590c:	608b      	str	r3, [r1, #8]
 800590e:	18b3      	adds	r3, r6, r2
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	f042 0201 	orr.w	r2, r2, #1
 8005916:	605a      	str	r2, [r3, #4]
 8005918:	e1a3      	b.n	8005c62 <_malloc_r+0x412>
 800591a:	460e      	mov	r6, r1
 800591c:	4286      	cmp	r6, r0
 800591e:	d006      	beq.n	800592e <_malloc_r+0xde>
 8005920:	6872      	ldr	r2, [r6, #4]
 8005922:	f022 0203 	bic.w	r2, r2, #3
 8005926:	1b11      	subs	r1, r2, r4
 8005928:	290f      	cmp	r1, #15
 800592a:	ddea      	ble.n	8005902 <_malloc_r+0xb2>
 800592c:	3b01      	subs	r3, #1
 800592e:	3301      	adds	r3, #1
 8005930:	4a72      	ldr	r2, [pc, #456]	; (8005afc <_malloc_r+0x2ac>)
 8005932:	692e      	ldr	r6, [r5, #16]
 8005934:	f102 0708 	add.w	r7, r2, #8
 8005938:	42be      	cmp	r6, r7
 800593a:	4639      	mov	r1, r7
 800593c:	d079      	beq.n	8005a32 <_malloc_r+0x1e2>
 800593e:	6870      	ldr	r0, [r6, #4]
 8005940:	f020 0003 	bic.w	r0, r0, #3
 8005944:	ebc4 0e00 	rsb	lr, r4, r0
 8005948:	f1be 0f0f 	cmp.w	lr, #15
 800594c:	dd0d      	ble.n	800596a <_malloc_r+0x11a>
 800594e:	1933      	adds	r3, r6, r4
 8005950:	f044 0401 	orr.w	r4, r4, #1
 8005954:	6074      	str	r4, [r6, #4]
 8005956:	6153      	str	r3, [r2, #20]
 8005958:	6113      	str	r3, [r2, #16]
 800595a:	f04e 0201 	orr.w	r2, lr, #1
 800595e:	60df      	str	r7, [r3, #12]
 8005960:	609f      	str	r7, [r3, #8]
 8005962:	605a      	str	r2, [r3, #4]
 8005964:	f843 e00e 	str.w	lr, [r3, lr]
 8005968:	e17b      	b.n	8005c62 <_malloc_r+0x412>
 800596a:	f1be 0f00 	cmp.w	lr, #0
 800596e:	6157      	str	r7, [r2, #20]
 8005970:	6117      	str	r7, [r2, #16]
 8005972:	db05      	blt.n	8005980 <_malloc_r+0x130>
 8005974:	4430      	add	r0, r6
 8005976:	6843      	ldr	r3, [r0, #4]
 8005978:	f043 0301 	orr.w	r3, r3, #1
 800597c:	6043      	str	r3, [r0, #4]
 800597e:	e170      	b.n	8005c62 <_malloc_r+0x412>
 8005980:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005984:	d215      	bcs.n	80059b2 <_malloc_r+0x162>
 8005986:	08c0      	lsrs	r0, r0, #3
 8005988:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 800598c:	2701      	movs	r7, #1
 800598e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8005992:	6857      	ldr	r7, [r2, #4]
 8005994:	3001      	adds	r0, #1
 8005996:	ea4e 0707 	orr.w	r7, lr, r7
 800599a:	6057      	str	r7, [r2, #4]
 800599c:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 80059a0:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 80059a4:	f8c6 e008 	str.w	lr, [r6, #8]
 80059a8:	3f08      	subs	r7, #8
 80059aa:	60f7      	str	r7, [r6, #12]
 80059ac:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 80059b0:	e03d      	b.n	8005a2e <_malloc_r+0x1de>
 80059b2:	0a42      	lsrs	r2, r0, #9
 80059b4:	2a04      	cmp	r2, #4
 80059b6:	d802      	bhi.n	80059be <_malloc_r+0x16e>
 80059b8:	0982      	lsrs	r2, r0, #6
 80059ba:	3238      	adds	r2, #56	; 0x38
 80059bc:	e015      	b.n	80059ea <_malloc_r+0x19a>
 80059be:	2a14      	cmp	r2, #20
 80059c0:	d801      	bhi.n	80059c6 <_malloc_r+0x176>
 80059c2:	325b      	adds	r2, #91	; 0x5b
 80059c4:	e011      	b.n	80059ea <_malloc_r+0x19a>
 80059c6:	2a54      	cmp	r2, #84	; 0x54
 80059c8:	d802      	bhi.n	80059d0 <_malloc_r+0x180>
 80059ca:	0b02      	lsrs	r2, r0, #12
 80059cc:	326e      	adds	r2, #110	; 0x6e
 80059ce:	e00c      	b.n	80059ea <_malloc_r+0x19a>
 80059d0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80059d4:	d802      	bhi.n	80059dc <_malloc_r+0x18c>
 80059d6:	0bc2      	lsrs	r2, r0, #15
 80059d8:	3277      	adds	r2, #119	; 0x77
 80059da:	e006      	b.n	80059ea <_malloc_r+0x19a>
 80059dc:	f240 5754 	movw	r7, #1364	; 0x554
 80059e0:	42ba      	cmp	r2, r7
 80059e2:	bf9a      	itte	ls
 80059e4:	0c82      	lsrls	r2, r0, #18
 80059e6:	327c      	addls	r2, #124	; 0x7c
 80059e8:	227e      	movhi	r2, #126	; 0x7e
 80059ea:	1c57      	adds	r7, r2, #1
 80059ec:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80059f0:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80059f4:	f8df c104 	ldr.w	ip, [pc, #260]	; 8005afc <_malloc_r+0x2ac>
 80059f8:	45be      	cmp	lr, r7
 80059fa:	d10d      	bne.n	8005a18 <_malloc_r+0x1c8>
 80059fc:	2001      	movs	r0, #1
 80059fe:	1092      	asrs	r2, r2, #2
 8005a00:	fa00 f202 	lsl.w	r2, r0, r2
 8005a04:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8005a08:	4310      	orrs	r0, r2
 8005a0a:	f8cc 0004 	str.w	r0, [ip, #4]
 8005a0e:	4672      	mov	r2, lr
 8005a10:	e009      	b.n	8005a26 <_malloc_r+0x1d6>
 8005a12:	68bf      	ldr	r7, [r7, #8]
 8005a14:	45be      	cmp	lr, r7
 8005a16:	d004      	beq.n	8005a22 <_malloc_r+0x1d2>
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	f022 0203 	bic.w	r2, r2, #3
 8005a1e:	4290      	cmp	r0, r2
 8005a20:	d3f7      	bcc.n	8005a12 <_malloc_r+0x1c2>
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	46be      	mov	lr, r7
 8005a26:	60f2      	str	r2, [r6, #12]
 8005a28:	f8c6 e008 	str.w	lr, [r6, #8]
 8005a2c:	6096      	str	r6, [r2, #8]
 8005a2e:	f8ce 600c 	str.w	r6, [lr, #12]
 8005a32:	2001      	movs	r0, #1
 8005a34:	109a      	asrs	r2, r3, #2
 8005a36:	fa00 f202 	lsl.w	r2, r0, r2
 8005a3a:	6868      	ldr	r0, [r5, #4]
 8005a3c:	4282      	cmp	r2, r0
 8005a3e:	d85f      	bhi.n	8005b00 <_malloc_r+0x2b0>
 8005a40:	4202      	tst	r2, r0
 8005a42:	d106      	bne.n	8005a52 <_malloc_r+0x202>
 8005a44:	f023 0303 	bic.w	r3, r3, #3
 8005a48:	0052      	lsls	r2, r2, #1
 8005a4a:	4202      	tst	r2, r0
 8005a4c:	f103 0304 	add.w	r3, r3, #4
 8005a50:	d0fa      	beq.n	8005a48 <_malloc_r+0x1f8>
 8005a52:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8005a56:	46c2      	mov	sl, r8
 8005a58:	469c      	mov	ip, r3
 8005a5a:	f8da 600c 	ldr.w	r6, [sl, #12]
 8005a5e:	4556      	cmp	r6, sl
 8005a60:	d02c      	beq.n	8005abc <_malloc_r+0x26c>
 8005a62:	6870      	ldr	r0, [r6, #4]
 8005a64:	68f7      	ldr	r7, [r6, #12]
 8005a66:	f020 0003 	bic.w	r0, r0, #3
 8005a6a:	ebc4 0e00 	rsb	lr, r4, r0
 8005a6e:	f1be 0f0f 	cmp.w	lr, #15
 8005a72:	dd11      	ble.n	8005a98 <_malloc_r+0x248>
 8005a74:	1933      	adds	r3, r6, r4
 8005a76:	f044 0401 	orr.w	r4, r4, #1
 8005a7a:	6074      	str	r4, [r6, #4]
 8005a7c:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8005a80:	60d7      	str	r7, [r2, #12]
 8005a82:	60ba      	str	r2, [r7, #8]
 8005a84:	f04e 0201 	orr.w	r2, lr, #1
 8005a88:	616b      	str	r3, [r5, #20]
 8005a8a:	612b      	str	r3, [r5, #16]
 8005a8c:	60d9      	str	r1, [r3, #12]
 8005a8e:	6099      	str	r1, [r3, #8]
 8005a90:	605a      	str	r2, [r3, #4]
 8005a92:	f843 e00e 	str.w	lr, [r3, lr]
 8005a96:	e00b      	b.n	8005ab0 <_malloc_r+0x260>
 8005a98:	f1be 0f00 	cmp.w	lr, #0
 8005a9c:	db0c      	blt.n	8005ab8 <_malloc_r+0x268>
 8005a9e:	1833      	adds	r3, r6, r0
 8005aa0:	685a      	ldr	r2, [r3, #4]
 8005aa2:	f042 0201 	orr.w	r2, r2, #1
 8005aa6:	605a      	str	r2, [r3, #4]
 8005aa8:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005aac:	60df      	str	r7, [r3, #12]
 8005aae:	60bb      	str	r3, [r7, #8]
 8005ab0:	4648      	mov	r0, r9
 8005ab2:	f000 f8f6 	bl	8005ca2 <__malloc_unlock>
 8005ab6:	e0d8      	b.n	8005c6a <_malloc_r+0x41a>
 8005ab8:	463e      	mov	r6, r7
 8005aba:	e7d0      	b.n	8005a5e <_malloc_r+0x20e>
 8005abc:	f10c 0c01 	add.w	ip, ip, #1
 8005ac0:	f01c 0f03 	tst.w	ip, #3
 8005ac4:	f10a 0a08 	add.w	sl, sl, #8
 8005ac8:	d1c7      	bne.n	8005a5a <_malloc_r+0x20a>
 8005aca:	0798      	lsls	r0, r3, #30
 8005acc:	d104      	bne.n	8005ad8 <_malloc_r+0x288>
 8005ace:	686b      	ldr	r3, [r5, #4]
 8005ad0:	ea23 0302 	bic.w	r3, r3, r2
 8005ad4:	606b      	str	r3, [r5, #4]
 8005ad6:	e005      	b.n	8005ae4 <_malloc_r+0x294>
 8005ad8:	f858 0908 	ldr.w	r0, [r8], #-8
 8005adc:	4580      	cmp	r8, r0
 8005ade:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ae2:	d0f2      	beq.n	8005aca <_malloc_r+0x27a>
 8005ae4:	6868      	ldr	r0, [r5, #4]
 8005ae6:	0052      	lsls	r2, r2, #1
 8005ae8:	4282      	cmp	r2, r0
 8005aea:	d809      	bhi.n	8005b00 <_malloc_r+0x2b0>
 8005aec:	b142      	cbz	r2, 8005b00 <_malloc_r+0x2b0>
 8005aee:	4663      	mov	r3, ip
 8005af0:	4202      	tst	r2, r0
 8005af2:	d1ae      	bne.n	8005a52 <_malloc_r+0x202>
 8005af4:	3304      	adds	r3, #4
 8005af6:	0052      	lsls	r2, r2, #1
 8005af8:	e7fa      	b.n	8005af0 <_malloc_r+0x2a0>
 8005afa:	bf00      	nop
 8005afc:	20000058 	.word	0x20000058
 8005b00:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005b04:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005b08:	f026 0603 	bic.w	r6, r6, #3
 8005b0c:	42b4      	cmp	r4, r6
 8005b0e:	d803      	bhi.n	8005b18 <_malloc_r+0x2c8>
 8005b10:	1b33      	subs	r3, r6, r4
 8005b12:	2b0f      	cmp	r3, #15
 8005b14:	f300 809c 	bgt.w	8005c50 <_malloc_r+0x400>
 8005b18:	4a56      	ldr	r2, [pc, #344]	; (8005c74 <_malloc_r+0x424>)
 8005b1a:	4957      	ldr	r1, [pc, #348]	; (8005c78 <_malloc_r+0x428>)
 8005b1c:	6812      	ldr	r2, [r2, #0]
 8005b1e:	6808      	ldr	r0, [r1, #0]
 8005b20:	9101      	str	r1, [sp, #4]
 8005b22:	f102 0810 	add.w	r8, r2, #16
 8005b26:	4a55      	ldr	r2, [pc, #340]	; (8005c7c <_malloc_r+0x42c>)
 8005b28:	9203      	str	r2, [sp, #12]
 8005b2a:	3001      	adds	r0, #1
 8005b2c:	bf18      	it	ne
 8005b2e:	f102 31ff 	addne.w	r1, r2, #4294967295
 8005b32:	44a0      	add	r8, r4
 8005b34:	bf1e      	ittt	ne
 8005b36:	4488      	addne	r8, r1
 8005b38:	4251      	negne	r1, r2
 8005b3a:	ea01 0808 	andne.w	r8, r1, r8
 8005b3e:	eb0b 0306 	add.w	r3, fp, r6
 8005b42:	4641      	mov	r1, r8
 8005b44:	4648      	mov	r0, r9
 8005b46:	9302      	str	r3, [sp, #8]
 8005b48:	f000 f8ac 	bl	8005ca4 <_sbrk_r>
 8005b4c:	1c42      	adds	r2, r0, #1
 8005b4e:	4607      	mov	r7, r0
 8005b50:	d06f      	beq.n	8005c32 <_malloc_r+0x3e2>
 8005b52:	9b02      	ldr	r3, [sp, #8]
 8005b54:	9a03      	ldr	r2, [sp, #12]
 8005b56:	4283      	cmp	r3, r0
 8005b58:	d901      	bls.n	8005b5e <_malloc_r+0x30e>
 8005b5a:	45ab      	cmp	fp, r5
 8005b5c:	d169      	bne.n	8005c32 <_malloc_r+0x3e2>
 8005b5e:	f8df a128 	ldr.w	sl, [pc, #296]	; 8005c88 <_malloc_r+0x438>
 8005b62:	f8df c128 	ldr.w	ip, [pc, #296]	; 8005c8c <_malloc_r+0x43c>
 8005b66:	f8da 0000 	ldr.w	r0, [sl]
 8005b6a:	42bb      	cmp	r3, r7
 8005b6c:	4440      	add	r0, r8
 8005b6e:	f8ca 0000 	str.w	r0, [sl]
 8005b72:	d108      	bne.n	8005b86 <_malloc_r+0x336>
 8005b74:	ea13 0f0c 	tst.w	r3, ip
 8005b78:	d105      	bne.n	8005b86 <_malloc_r+0x336>
 8005b7a:	68ab      	ldr	r3, [r5, #8]
 8005b7c:	4446      	add	r6, r8
 8005b7e:	f046 0601 	orr.w	r6, r6, #1
 8005b82:	605e      	str	r6, [r3, #4]
 8005b84:	e049      	b.n	8005c1a <_malloc_r+0x3ca>
 8005b86:	9901      	ldr	r1, [sp, #4]
 8005b88:	f8d1 e000 	ldr.w	lr, [r1]
 8005b8c:	f1be 3fff 	cmp.w	lr, #4294967295
 8005b90:	bf15      	itete	ne
 8005b92:	1afb      	subne	r3, r7, r3
 8005b94:	4b38      	ldreq	r3, [pc, #224]	; (8005c78 <_malloc_r+0x428>)
 8005b96:	181b      	addne	r3, r3, r0
 8005b98:	601f      	streq	r7, [r3, #0]
 8005b9a:	bf18      	it	ne
 8005b9c:	f8ca 3000 	strne.w	r3, [sl]
 8005ba0:	f017 0307 	ands.w	r3, r7, #7
 8005ba4:	bf1c      	itt	ne
 8005ba6:	f1c3 0308 	rsbne	r3, r3, #8
 8005baa:	18ff      	addne	r7, r7, r3
 8005bac:	44b8      	add	r8, r7
 8005bae:	441a      	add	r2, r3
 8005bb0:	ea08 080c 	and.w	r8, r8, ip
 8005bb4:	ebc8 0802 	rsb	r8, r8, r2
 8005bb8:	4641      	mov	r1, r8
 8005bba:	4648      	mov	r0, r9
 8005bbc:	f000 f872 	bl	8005ca4 <_sbrk_r>
 8005bc0:	1c43      	adds	r3, r0, #1
 8005bc2:	bf04      	itt	eq
 8005bc4:	4638      	moveq	r0, r7
 8005bc6:	f04f 0800 	moveq.w	r8, #0
 8005bca:	f8da 3000 	ldr.w	r3, [sl]
 8005bce:	60af      	str	r7, [r5, #8]
 8005bd0:	1bc2      	subs	r2, r0, r7
 8005bd2:	4442      	add	r2, r8
 8005bd4:	4443      	add	r3, r8
 8005bd6:	f042 0201 	orr.w	r2, r2, #1
 8005bda:	45ab      	cmp	fp, r5
 8005bdc:	f8ca 3000 	str.w	r3, [sl]
 8005be0:	607a      	str	r2, [r7, #4]
 8005be2:	d01a      	beq.n	8005c1a <_malloc_r+0x3ca>
 8005be4:	2e0f      	cmp	r6, #15
 8005be6:	d802      	bhi.n	8005bee <_malloc_r+0x39e>
 8005be8:	2301      	movs	r3, #1
 8005bea:	607b      	str	r3, [r7, #4]
 8005bec:	e021      	b.n	8005c32 <_malloc_r+0x3e2>
 8005bee:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005bf2:	3e0c      	subs	r6, #12
 8005bf4:	f026 0607 	bic.w	r6, r6, #7
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	4333      	orrs	r3, r6
 8005bfe:	f8cb 3004 	str.w	r3, [fp, #4]
 8005c02:	eb0b 0306 	add.w	r3, fp, r6
 8005c06:	2205      	movs	r2, #5
 8005c08:	2e0f      	cmp	r6, #15
 8005c0a:	605a      	str	r2, [r3, #4]
 8005c0c:	609a      	str	r2, [r3, #8]
 8005c0e:	d904      	bls.n	8005c1a <_malloc_r+0x3ca>
 8005c10:	f10b 0108 	add.w	r1, fp, #8
 8005c14:	4648      	mov	r0, r9
 8005c16:	f001 fec5 	bl	80079a4 <_free_r>
 8005c1a:	4a19      	ldr	r2, [pc, #100]	; (8005c80 <_malloc_r+0x430>)
 8005c1c:	f8da 3000 	ldr.w	r3, [sl]
 8005c20:	6811      	ldr	r1, [r2, #0]
 8005c22:	428b      	cmp	r3, r1
 8005c24:	bf88      	it	hi
 8005c26:	6013      	strhi	r3, [r2, #0]
 8005c28:	4a16      	ldr	r2, [pc, #88]	; (8005c84 <_malloc_r+0x434>)
 8005c2a:	6811      	ldr	r1, [r2, #0]
 8005c2c:	428b      	cmp	r3, r1
 8005c2e:	bf88      	it	hi
 8005c30:	6013      	strhi	r3, [r2, #0]
 8005c32:	68ab      	ldr	r3, [r5, #8]
 8005c34:	685a      	ldr	r2, [r3, #4]
 8005c36:	f022 0203 	bic.w	r2, r2, #3
 8005c3a:	4294      	cmp	r4, r2
 8005c3c:	eba2 0304 	sub.w	r3, r2, r4
 8005c40:	d801      	bhi.n	8005c46 <_malloc_r+0x3f6>
 8005c42:	2b0f      	cmp	r3, #15
 8005c44:	dc04      	bgt.n	8005c50 <_malloc_r+0x400>
 8005c46:	4648      	mov	r0, r9
 8005c48:	f000 f82b 	bl	8005ca2 <__malloc_unlock>
 8005c4c:	2600      	movs	r6, #0
 8005c4e:	e00c      	b.n	8005c6a <_malloc_r+0x41a>
 8005c50:	68ae      	ldr	r6, [r5, #8]
 8005c52:	f044 0201 	orr.w	r2, r4, #1
 8005c56:	4434      	add	r4, r6
 8005c58:	f043 0301 	orr.w	r3, r3, #1
 8005c5c:	6072      	str	r2, [r6, #4]
 8005c5e:	60ac      	str	r4, [r5, #8]
 8005c60:	6063      	str	r3, [r4, #4]
 8005c62:	4648      	mov	r0, r9
 8005c64:	f000 f81d 	bl	8005ca2 <__malloc_unlock>
 8005c68:	3608      	adds	r6, #8
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	b005      	add	sp, #20
 8005c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c72:	bf00      	nop
 8005c74:	200005e8 	.word	0x200005e8
 8005c78:	20000464 	.word	0x20000464
 8005c7c:	00001000 	.word	0x00001000
 8005c80:	200005e4 	.word	0x200005e4
 8005c84:	200005e0 	.word	0x200005e0
 8005c88:	200005ec 	.word	0x200005ec
 8005c8c:	00000fff 	.word	0x00000fff

08005c90 <memset>:
 8005c90:	4402      	add	r2, r0
 8005c92:	4603      	mov	r3, r0
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d002      	beq.n	8005c9e <memset+0xe>
 8005c98:	f803 1b01 	strb.w	r1, [r3], #1
 8005c9c:	e7fa      	b.n	8005c94 <memset+0x4>
 8005c9e:	4770      	bx	lr

08005ca0 <__malloc_lock>:
 8005ca0:	4770      	bx	lr

08005ca2 <__malloc_unlock>:
 8005ca2:	4770      	bx	lr

08005ca4 <_sbrk_r>:
 8005ca4:	b538      	push	{r3, r4, r5, lr}
 8005ca6:	4c06      	ldr	r4, [pc, #24]	; (8005cc0 <_sbrk_r+0x1c>)
 8005ca8:	2300      	movs	r3, #0
 8005caa:	4605      	mov	r5, r0
 8005cac:	4608      	mov	r0, r1
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	f002 fc8c 	bl	80085cc <_sbrk>
 8005cb4:	1c43      	adds	r3, r0, #1
 8005cb6:	d102      	bne.n	8005cbe <_sbrk_r+0x1a>
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	b103      	cbz	r3, 8005cbe <_sbrk_r+0x1a>
 8005cbc:	602b      	str	r3, [r5, #0]
 8005cbe:	bd38      	pop	{r3, r4, r5, pc}
 8005cc0:	20000910 	.word	0x20000910

08005cc4 <sprintf>:
 8005cc4:	b40e      	push	{r1, r2, r3}
 8005cc6:	b500      	push	{lr}
 8005cc8:	b09c      	sub	sp, #112	; 0x70
 8005cca:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005cce:	ab1d      	add	r3, sp, #116	; 0x74
 8005cd0:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005cd4:	9002      	str	r0, [sp, #8]
 8005cd6:	9006      	str	r0, [sp, #24]
 8005cd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cdc:	480a      	ldr	r0, [pc, #40]	; (8005d08 <sprintf+0x44>)
 8005cde:	9104      	str	r1, [sp, #16]
 8005ce0:	9107      	str	r1, [sp, #28]
 8005ce2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005ce6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cea:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005cee:	6800      	ldr	r0, [r0, #0]
 8005cf0:	9301      	str	r3, [sp, #4]
 8005cf2:	a902      	add	r1, sp, #8
 8005cf4:	f000 f80c 	bl	8005d10 <_svfprintf_r>
 8005cf8:	9b02      	ldr	r3, [sp, #8]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	701a      	strb	r2, [r3, #0]
 8005cfe:	b01c      	add	sp, #112	; 0x70
 8005d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d04:	b003      	add	sp, #12
 8005d06:	4770      	bx	lr
 8005d08:	20000558 	.word	0x20000558
 8005d0c:	00000000 	.word	0x00000000

08005d10 <_svfprintf_r>:
 8005d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d14:	b0bd      	sub	sp, #244	; 0xf4
 8005d16:	468b      	mov	fp, r1
 8005d18:	9205      	str	r2, [sp, #20]
 8005d1a:	461f      	mov	r7, r3
 8005d1c:	4682      	mov	sl, r0
 8005d1e:	f001 feff 	bl	8007b20 <_localeconv_r>
 8005d22:	6803      	ldr	r3, [r0, #0]
 8005d24:	930d      	str	r3, [sp, #52]	; 0x34
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fa fac2 	bl	80002b0 <strlen>
 8005d2c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005d30:	9008      	str	r0, [sp, #32]
 8005d32:	0619      	lsls	r1, r3, #24
 8005d34:	d515      	bpl.n	8005d62 <_svfprintf_r+0x52>
 8005d36:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005d3a:	b993      	cbnz	r3, 8005d62 <_svfprintf_r+0x52>
 8005d3c:	2140      	movs	r1, #64	; 0x40
 8005d3e:	4650      	mov	r0, sl
 8005d40:	f7ff fd86 	bl	8005850 <_malloc_r>
 8005d44:	f8cb 0000 	str.w	r0, [fp]
 8005d48:	f8cb 0010 	str.w	r0, [fp, #16]
 8005d4c:	b930      	cbnz	r0, 8005d5c <_svfprintf_r+0x4c>
 8005d4e:	230c      	movs	r3, #12
 8005d50:	f8ca 3000 	str.w	r3, [sl]
 8005d54:	f04f 30ff 	mov.w	r0, #4294967295
 8005d58:	f000 bf95 	b.w	8006c86 <_svfprintf_r+0xf76>
 8005d5c:	2340      	movs	r3, #64	; 0x40
 8005d5e:	f8cb 3014 	str.w	r3, [fp, #20]
 8005d62:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8005fc8 <_svfprintf_r+0x2b8>
 8005d66:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d6e:	941f      	str	r4, [sp, #124]	; 0x7c
 8005d70:	9321      	str	r3, [sp, #132]	; 0x84
 8005d72:	9320      	str	r3, [sp, #128]	; 0x80
 8005d74:	9304      	str	r3, [sp, #16]
 8005d76:	9311      	str	r3, [sp, #68]	; 0x44
 8005d78:	9310      	str	r3, [sp, #64]	; 0x40
 8005d7a:	930a      	str	r3, [sp, #40]	; 0x28
 8005d7c:	9d05      	ldr	r5, [sp, #20]
 8005d7e:	462b      	mov	r3, r5
 8005d80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d84:	b11a      	cbz	r2, 8005d8e <_svfprintf_r+0x7e>
 8005d86:	2a25      	cmp	r2, #37	; 0x25
 8005d88:	d001      	beq.n	8005d8e <_svfprintf_r+0x7e>
 8005d8a:	461d      	mov	r5, r3
 8005d8c:	e7f7      	b.n	8005d7e <_svfprintf_r+0x6e>
 8005d8e:	9b05      	ldr	r3, [sp, #20]
 8005d90:	1aee      	subs	r6, r5, r3
 8005d92:	d017      	beq.n	8005dc4 <_svfprintf_r+0xb4>
 8005d94:	e884 0048 	stmia.w	r4, {r3, r6}
 8005d98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d9a:	4433      	add	r3, r6
 8005d9c:	9321      	str	r3, [sp, #132]	; 0x84
 8005d9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005da0:	3301      	adds	r3, #1
 8005da2:	2b07      	cmp	r3, #7
 8005da4:	9320      	str	r3, [sp, #128]	; 0x80
 8005da6:	dc01      	bgt.n	8005dac <_svfprintf_r+0x9c>
 8005da8:	3408      	adds	r4, #8
 8005daa:	e008      	b.n	8005dbe <_svfprintf_r+0xae>
 8005dac:	aa1f      	add	r2, sp, #124	; 0x7c
 8005dae:	4659      	mov	r1, fp
 8005db0:	4650      	mov	r0, sl
 8005db2:	f002 f99b 	bl	80080ec <__ssprint_r>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f040 862c 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8005dbc:	ac2c      	add	r4, sp, #176	; 0xb0
 8005dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dc0:	4433      	add	r3, r6
 8005dc2:	930a      	str	r3, [sp, #40]	; 0x28
 8005dc4:	782b      	ldrb	r3, [r5, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f000 861d 	beq.w	8006a06 <_svfprintf_r+0xcf6>
 8005dcc:	2200      	movs	r2, #0
 8005dce:	1c6b      	adds	r3, r5, #1
 8005dd0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005dd4:	4611      	mov	r1, r2
 8005dd6:	f04f 39ff 	mov.w	r9, #4294967295
 8005dda:	9209      	str	r2, [sp, #36]	; 0x24
 8005ddc:	4615      	mov	r5, r2
 8005dde:	200a      	movs	r0, #10
 8005de0:	1c5e      	adds	r6, r3, #1
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	9605      	str	r6, [sp, #20]
 8005de6:	9302      	str	r3, [sp, #8]
 8005de8:	9b02      	ldr	r3, [sp, #8]
 8005dea:	3b20      	subs	r3, #32
 8005dec:	2b58      	cmp	r3, #88	; 0x58
 8005dee:	f200 8263 	bhi.w	80062b8 <_svfprintf_r+0x5a8>
 8005df2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005df6:	005c      	.short	0x005c
 8005df8:	02610261 	.word	0x02610261
 8005dfc:	0261006b 	.word	0x0261006b
 8005e00:	02610261 	.word	0x02610261
 8005e04:	02610261 	.word	0x02610261
 8005e08:	006e0261 	.word	0x006e0261
 8005e0c:	02610059 	.word	0x02610059
 8005e10:	007c0079 	.word	0x007c0079
 8005e14:	00a30261 	.word	0x00a30261
 8005e18:	00a600a6 	.word	0x00a600a6
 8005e1c:	00a600a6 	.word	0x00a600a6
 8005e20:	00a600a6 	.word	0x00a600a6
 8005e24:	00a600a6 	.word	0x00a600a6
 8005e28:	026100a6 	.word	0x026100a6
 8005e2c:	02610261 	.word	0x02610261
 8005e30:	02610261 	.word	0x02610261
 8005e34:	02610261 	.word	0x02610261
 8005e38:	02610261 	.word	0x02610261
 8005e3c:	00d60261 	.word	0x00d60261
 8005e40:	0261010b 	.word	0x0261010b
 8005e44:	0261010b 	.word	0x0261010b
 8005e48:	02610261 	.word	0x02610261
 8005e4c:	00b90261 	.word	0x00b90261
 8005e50:	02610261 	.word	0x02610261
 8005e54:	02610152 	.word	0x02610152
 8005e58:	02610261 	.word	0x02610261
 8005e5c:	02610261 	.word	0x02610261
 8005e60:	02610199 	.word	0x02610199
 8005e64:	00660261 	.word	0x00660261
 8005e68:	02610261 	.word	0x02610261
 8005e6c:	02610261 	.word	0x02610261
 8005e70:	02610261 	.word	0x02610261
 8005e74:	02610261 	.word	0x02610261
 8005e78:	02610261 	.word	0x02610261
 8005e7c:	006100cd 	.word	0x006100cd
 8005e80:	010b010b 	.word	0x010b010b
 8005e84:	00bc010b 	.word	0x00bc010b
 8005e88:	02610061 	.word	0x02610061
 8005e8c:	00bf0261 	.word	0x00bf0261
 8005e90:	01340261 	.word	0x01340261
 8005e94:	016f0154 	.word	0x016f0154
 8005e98:	026100ca 	.word	0x026100ca
 8005e9c:	02610180 	.word	0x02610180
 8005ea0:	0261019b 	.word	0x0261019b
 8005ea4:	01b30261 	.word	0x01b30261
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	212b      	movs	r1, #43	; 0x2b
 8005eac:	e002      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005eae:	b909      	cbnz	r1, 8005eb4 <_svfprintf_r+0x1a4>
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	2120      	movs	r1, #32
 8005eb4:	9b05      	ldr	r3, [sp, #20]
 8005eb6:	e793      	b.n	8005de0 <_svfprintf_r+0xd0>
 8005eb8:	2a00      	cmp	r2, #0
 8005eba:	d077      	beq.n	8005fac <_svfprintf_r+0x29c>
 8005ebc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005ec0:	e074      	b.n	8005fac <_svfprintf_r+0x29c>
 8005ec2:	b10a      	cbz	r2, 8005ec8 <_svfprintf_r+0x1b8>
 8005ec4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005ec8:	4b41      	ldr	r3, [pc, #260]	; (8005fd0 <_svfprintf_r+0x2c0>)
 8005eca:	e14b      	b.n	8006164 <_svfprintf_r+0x454>
 8005ecc:	f045 0501 	orr.w	r5, r5, #1
 8005ed0:	e7f0      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005ed2:	683e      	ldr	r6, [r7, #0]
 8005ed4:	9609      	str	r6, [sp, #36]	; 0x24
 8005ed6:	2e00      	cmp	r6, #0
 8005ed8:	f107 0304 	add.w	r3, r7, #4
 8005edc:	db01      	blt.n	8005ee2 <_svfprintf_r+0x1d2>
 8005ede:	461f      	mov	r7, r3
 8005ee0:	e7e8      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005ee2:	4276      	negs	r6, r6
 8005ee4:	9609      	str	r6, [sp, #36]	; 0x24
 8005ee6:	461f      	mov	r7, r3
 8005ee8:	f045 0504 	orr.w	r5, r5, #4
 8005eec:	e7e2      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005eee:	9e05      	ldr	r6, [sp, #20]
 8005ef0:	9b05      	ldr	r3, [sp, #20]
 8005ef2:	7836      	ldrb	r6, [r6, #0]
 8005ef4:	9602      	str	r6, [sp, #8]
 8005ef6:	2e2a      	cmp	r6, #42	; 0x2a
 8005ef8:	f103 0301 	add.w	r3, r3, #1
 8005efc:	d002      	beq.n	8005f04 <_svfprintf_r+0x1f4>
 8005efe:	f04f 0900 	mov.w	r9, #0
 8005f02:	e00a      	b.n	8005f1a <_svfprintf_r+0x20a>
 8005f04:	f8d7 9000 	ldr.w	r9, [r7]
 8005f08:	9305      	str	r3, [sp, #20]
 8005f0a:	1d3e      	adds	r6, r7, #4
 8005f0c:	f1b9 0f00 	cmp.w	r9, #0
 8005f10:	4637      	mov	r7, r6
 8005f12:	dacf      	bge.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f14:	f04f 39ff 	mov.w	r9, #4294967295
 8005f18:	e7cc      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f1a:	9305      	str	r3, [sp, #20]
 8005f1c:	9b02      	ldr	r3, [sp, #8]
 8005f1e:	3b30      	subs	r3, #48	; 0x30
 8005f20:	2b09      	cmp	r3, #9
 8005f22:	d808      	bhi.n	8005f36 <_svfprintf_r+0x226>
 8005f24:	fb00 3909 	mla	r9, r0, r9, r3
 8005f28:	9b05      	ldr	r3, [sp, #20]
 8005f2a:	461e      	mov	r6, r3
 8005f2c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005f30:	9302      	str	r3, [sp, #8]
 8005f32:	4633      	mov	r3, r6
 8005f34:	e7f1      	b.n	8005f1a <_svfprintf_r+0x20a>
 8005f36:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8005f3a:	e755      	b.n	8005de8 <_svfprintf_r+0xd8>
 8005f3c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005f40:	e7b8      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f42:	2300      	movs	r3, #0
 8005f44:	9309      	str	r3, [sp, #36]	; 0x24
 8005f46:	9b02      	ldr	r3, [sp, #8]
 8005f48:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f4a:	3b30      	subs	r3, #48	; 0x30
 8005f4c:	fb00 3306 	mla	r3, r0, r6, r3
 8005f50:	9309      	str	r3, [sp, #36]	; 0x24
 8005f52:	9b05      	ldr	r3, [sp, #20]
 8005f54:	461e      	mov	r6, r3
 8005f56:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005f5a:	9302      	str	r3, [sp, #8]
 8005f5c:	9b02      	ldr	r3, [sp, #8]
 8005f5e:	9605      	str	r6, [sp, #20]
 8005f60:	3b30      	subs	r3, #48	; 0x30
 8005f62:	2b09      	cmp	r3, #9
 8005f64:	d9ef      	bls.n	8005f46 <_svfprintf_r+0x236>
 8005f66:	e73f      	b.n	8005de8 <_svfprintf_r+0xd8>
 8005f68:	f045 0508 	orr.w	r5, r5, #8
 8005f6c:	e7a2      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f6e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8005f72:	e79f      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f74:	9b05      	ldr	r3, [sp, #20]
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	2b6c      	cmp	r3, #108	; 0x6c
 8005f7a:	d103      	bne.n	8005f84 <_svfprintf_r+0x274>
 8005f7c:	9b05      	ldr	r3, [sp, #20]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	9305      	str	r3, [sp, #20]
 8005f82:	e002      	b.n	8005f8a <_svfprintf_r+0x27a>
 8005f84:	f045 0510 	orr.w	r5, r5, #16
 8005f88:	e794      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f8a:	f045 0520 	orr.w	r5, r5, #32
 8005f8e:	e791      	b.n	8005eb4 <_svfprintf_r+0x1a4>
 8005f90:	1d3b      	adds	r3, r7, #4
 8005f92:	9303      	str	r3, [sp, #12]
 8005f94:	2600      	movs	r6, #0
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005f9c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005fa0:	e199      	b.n	80062d6 <_svfprintf_r+0x5c6>
 8005fa2:	b10a      	cbz	r2, 8005fa8 <_svfprintf_r+0x298>
 8005fa4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005fa8:	f045 0510 	orr.w	r5, r5, #16
 8005fac:	06aa      	lsls	r2, r5, #26
 8005fae:	d511      	bpl.n	8005fd4 <_svfprintf_r+0x2c4>
 8005fb0:	3707      	adds	r7, #7
 8005fb2:	f027 0707 	bic.w	r7, r7, #7
 8005fb6:	f107 0308 	add.w	r3, r7, #8
 8005fba:	9303      	str	r3, [sp, #12]
 8005fbc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005fc0:	e017      	b.n	8005ff2 <_svfprintf_r+0x2e2>
 8005fc2:	bf00      	nop
 8005fc4:	f3af 8000 	nop.w
	...
 8005fd0:	080086b8 	.word	0x080086b8
 8005fd4:	f015 0f10 	tst.w	r5, #16
 8005fd8:	f107 0304 	add.w	r3, r7, #4
 8005fdc:	d002      	beq.n	8005fe4 <_svfprintf_r+0x2d4>
 8005fde:	9303      	str	r3, [sp, #12]
 8005fe0:	683e      	ldr	r6, [r7, #0]
 8005fe2:	e005      	b.n	8005ff0 <_svfprintf_r+0x2e0>
 8005fe4:	683e      	ldr	r6, [r7, #0]
 8005fe6:	9303      	str	r3, [sp, #12]
 8005fe8:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005fec:	bf18      	it	ne
 8005fee:	b236      	sxthne	r6, r6
 8005ff0:	17f7      	asrs	r7, r6, #31
 8005ff2:	2e00      	cmp	r6, #0
 8005ff4:	f177 0300 	sbcs.w	r3, r7, #0
 8005ff8:	f280 80de 	bge.w	80061b8 <_svfprintf_r+0x4a8>
 8005ffc:	4276      	negs	r6, r6
 8005ffe:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8006002:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006006:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800600a:	e0d5      	b.n	80061b8 <_svfprintf_r+0x4a8>
 800600c:	b10a      	cbz	r2, 8006012 <_svfprintf_r+0x302>
 800600e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8006012:	3707      	adds	r7, #7
 8006014:	f027 0707 	bic.w	r7, r7, #7
 8006018:	f107 0308 	add.w	r3, r7, #8
 800601c:	9303      	str	r3, [sp, #12]
 800601e:	ed97 7b00 	vldr	d7, [r7]
 8006022:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006026:	9b06      	ldr	r3, [sp, #24]
 8006028:	9312      	str	r3, [sp, #72]	; 0x48
 800602a:	9b07      	ldr	r3, [sp, #28]
 800602c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006030:	9313      	str	r3, [sp, #76]	; 0x4c
 8006032:	f04f 32ff 	mov.w	r2, #4294967295
 8006036:	4bab      	ldr	r3, [pc, #684]	; (80062e4 <_svfprintf_r+0x5d4>)
 8006038:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800603c:	f7fa fd92 	bl	8000b64 <__aeabi_dcmpun>
 8006040:	2800      	cmp	r0, #0
 8006042:	f040 84f1 	bne.w	8006a28 <_svfprintf_r+0xd18>
 8006046:	f04f 32ff 	mov.w	r2, #4294967295
 800604a:	4ba6      	ldr	r3, [pc, #664]	; (80062e4 <_svfprintf_r+0x5d4>)
 800604c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006050:	f7fa fd6a 	bl	8000b28 <__aeabi_dcmple>
 8006054:	2800      	cmp	r0, #0
 8006056:	f040 84e7 	bne.w	8006a28 <_svfprintf_r+0xd18>
 800605a:	f000 bdfd 	b.w	8006c58 <_svfprintf_r+0xf48>
 800605e:	b10a      	cbz	r2, 8006064 <_svfprintf_r+0x354>
 8006060:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8006064:	f015 0f20 	tst.w	r5, #32
 8006068:	f107 0304 	add.w	r3, r7, #4
 800606c:	d007      	beq.n	800607e <_svfprintf_r+0x36e>
 800606e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	17ce      	asrs	r6, r1, #31
 8006074:	4608      	mov	r0, r1
 8006076:	4631      	mov	r1, r6
 8006078:	e9c2 0100 	strd	r0, r1, [r2]
 800607c:	e00b      	b.n	8006096 <_svfprintf_r+0x386>
 800607e:	06e9      	lsls	r1, r5, #27
 8006080:	d406      	bmi.n	8006090 <_svfprintf_r+0x380>
 8006082:	066a      	lsls	r2, r5, #25
 8006084:	d504      	bpl.n	8006090 <_svfprintf_r+0x380>
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800608c:	8011      	strh	r1, [r2, #0]
 800608e:	e002      	b.n	8006096 <_svfprintf_r+0x386>
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006094:	6011      	str	r1, [r2, #0]
 8006096:	461f      	mov	r7, r3
 8006098:	e670      	b.n	8005d7c <_svfprintf_r+0x6c>
 800609a:	f045 0510 	orr.w	r5, r5, #16
 800609e:	f015 0320 	ands.w	r3, r5, #32
 80060a2:	d009      	beq.n	80060b8 <_svfprintf_r+0x3a8>
 80060a4:	3707      	adds	r7, #7
 80060a6:	f027 0707 	bic.w	r7, r7, #7
 80060aa:	f107 0308 	add.w	r3, r7, #8
 80060ae:	e9d7 6700 	ldrd	r6, r7, [r7]
 80060b2:	9303      	str	r3, [sp, #12]
 80060b4:	2300      	movs	r3, #0
 80060b6:	e07b      	b.n	80061b0 <_svfprintf_r+0x4a0>
 80060b8:	1d3a      	adds	r2, r7, #4
 80060ba:	f015 0110 	ands.w	r1, r5, #16
 80060be:	9203      	str	r2, [sp, #12]
 80060c0:	d105      	bne.n	80060ce <_svfprintf_r+0x3be>
 80060c2:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80060c6:	d002      	beq.n	80060ce <_svfprintf_r+0x3be>
 80060c8:	883e      	ldrh	r6, [r7, #0]
 80060ca:	2700      	movs	r7, #0
 80060cc:	e7f2      	b.n	80060b4 <_svfprintf_r+0x3a4>
 80060ce:	683e      	ldr	r6, [r7, #0]
 80060d0:	2700      	movs	r7, #0
 80060d2:	e06d      	b.n	80061b0 <_svfprintf_r+0x4a0>
 80060d4:	1d3b      	adds	r3, r7, #4
 80060d6:	9303      	str	r3, [sp, #12]
 80060d8:	2330      	movs	r3, #48	; 0x30
 80060da:	2278      	movs	r2, #120	; 0x78
 80060dc:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80060e0:	4b81      	ldr	r3, [pc, #516]	; (80062e8 <_svfprintf_r+0x5d8>)
 80060e2:	683e      	ldr	r6, [r7, #0]
 80060e4:	9311      	str	r3, [sp, #68]	; 0x44
 80060e6:	2700      	movs	r7, #0
 80060e8:	f045 0502 	orr.w	r5, r5, #2
 80060ec:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 80060f0:	2302      	movs	r3, #2
 80060f2:	9202      	str	r2, [sp, #8]
 80060f4:	e05c      	b.n	80061b0 <_svfprintf_r+0x4a0>
 80060f6:	2600      	movs	r6, #0
 80060f8:	1d3b      	adds	r3, r7, #4
 80060fa:	45b1      	cmp	r9, r6
 80060fc:	9303      	str	r3, [sp, #12]
 80060fe:	f8d7 8000 	ldr.w	r8, [r7]
 8006102:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006106:	db0a      	blt.n	800611e <_svfprintf_r+0x40e>
 8006108:	464a      	mov	r2, r9
 800610a:	4631      	mov	r1, r6
 800610c:	4640      	mov	r0, r8
 800610e:	f7fa f87f 	bl	8000210 <memchr>
 8006112:	2800      	cmp	r0, #0
 8006114:	f000 80ea 	beq.w	80062ec <_svfprintf_r+0x5dc>
 8006118:	ebc8 0900 	rsb	r9, r8, r0
 800611c:	e0e7      	b.n	80062ee <_svfprintf_r+0x5de>
 800611e:	4640      	mov	r0, r8
 8006120:	f7fa f8c6 	bl	80002b0 <strlen>
 8006124:	4681      	mov	r9, r0
 8006126:	e0e2      	b.n	80062ee <_svfprintf_r+0x5de>
 8006128:	f045 0510 	orr.w	r5, r5, #16
 800612c:	06ae      	lsls	r6, r5, #26
 800612e:	d508      	bpl.n	8006142 <_svfprintf_r+0x432>
 8006130:	3707      	adds	r7, #7
 8006132:	f027 0707 	bic.w	r7, r7, #7
 8006136:	f107 0308 	add.w	r3, r7, #8
 800613a:	9303      	str	r3, [sp, #12]
 800613c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006140:	e00a      	b.n	8006158 <_svfprintf_r+0x448>
 8006142:	1d3b      	adds	r3, r7, #4
 8006144:	f015 0f10 	tst.w	r5, #16
 8006148:	9303      	str	r3, [sp, #12]
 800614a:	d103      	bne.n	8006154 <_svfprintf_r+0x444>
 800614c:	0668      	lsls	r0, r5, #25
 800614e:	d501      	bpl.n	8006154 <_svfprintf_r+0x444>
 8006150:	883e      	ldrh	r6, [r7, #0]
 8006152:	e000      	b.n	8006156 <_svfprintf_r+0x446>
 8006154:	683e      	ldr	r6, [r7, #0]
 8006156:	2700      	movs	r7, #0
 8006158:	2301      	movs	r3, #1
 800615a:	e029      	b.n	80061b0 <_svfprintf_r+0x4a0>
 800615c:	b10a      	cbz	r2, 8006162 <_svfprintf_r+0x452>
 800615e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8006162:	4b61      	ldr	r3, [pc, #388]	; (80062e8 <_svfprintf_r+0x5d8>)
 8006164:	9311      	str	r3, [sp, #68]	; 0x44
 8006166:	06a9      	lsls	r1, r5, #26
 8006168:	d508      	bpl.n	800617c <_svfprintf_r+0x46c>
 800616a:	3707      	adds	r7, #7
 800616c:	f027 0707 	bic.w	r7, r7, #7
 8006170:	f107 0308 	add.w	r3, r7, #8
 8006174:	9303      	str	r3, [sp, #12]
 8006176:	e9d7 6700 	ldrd	r6, r7, [r7]
 800617a:	e00a      	b.n	8006192 <_svfprintf_r+0x482>
 800617c:	1d3b      	adds	r3, r7, #4
 800617e:	f015 0f10 	tst.w	r5, #16
 8006182:	9303      	str	r3, [sp, #12]
 8006184:	d103      	bne.n	800618e <_svfprintf_r+0x47e>
 8006186:	066a      	lsls	r2, r5, #25
 8006188:	d501      	bpl.n	800618e <_svfprintf_r+0x47e>
 800618a:	883e      	ldrh	r6, [r7, #0]
 800618c:	e000      	b.n	8006190 <_svfprintf_r+0x480>
 800618e:	683e      	ldr	r6, [r7, #0]
 8006190:	2700      	movs	r7, #0
 8006192:	07eb      	lsls	r3, r5, #31
 8006194:	d50b      	bpl.n	80061ae <_svfprintf_r+0x49e>
 8006196:	ea56 0307 	orrs.w	r3, r6, r7
 800619a:	d008      	beq.n	80061ae <_svfprintf_r+0x49e>
 800619c:	2330      	movs	r3, #48	; 0x30
 800619e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80061a2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80061a6:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80061aa:	f045 0502 	orr.w	r5, r5, #2
 80061ae:	2302      	movs	r3, #2
 80061b0:	2200      	movs	r2, #0
 80061b2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80061b6:	e000      	b.n	80061ba <_svfprintf_r+0x4aa>
 80061b8:	2301      	movs	r3, #1
 80061ba:	f1b9 0f00 	cmp.w	r9, #0
 80061be:	f2c0 855c 	blt.w	8006c7a <_svfprintf_r+0xf6a>
 80061c2:	ea56 0207 	orrs.w	r2, r6, r7
 80061c6:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 80061ca:	d103      	bne.n	80061d4 <_svfprintf_r+0x4c4>
 80061cc:	f1b9 0f00 	cmp.w	r9, #0
 80061d0:	d05f      	beq.n	8006292 <_svfprintf_r+0x582>
 80061d2:	e006      	b.n	80061e2 <_svfprintf_r+0x4d2>
 80061d4:	460d      	mov	r5, r1
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d025      	beq.n	8006226 <_svfprintf_r+0x516>
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d046      	beq.n	800626c <_svfprintf_r+0x55c>
 80061de:	4629      	mov	r1, r5
 80061e0:	e007      	b.n	80061f2 <_svfprintf_r+0x4e2>
 80061e2:	460d      	mov	r5, r1
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d022      	beq.n	800622e <_svfprintf_r+0x51e>
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d03d      	beq.n	8006268 <_svfprintf_r+0x558>
 80061ec:	4629      	mov	r1, r5
 80061ee:	2600      	movs	r6, #0
 80061f0:	2700      	movs	r7, #0
 80061f2:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80061f6:	08f2      	lsrs	r2, r6, #3
 80061f8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80061fc:	08f8      	lsrs	r0, r7, #3
 80061fe:	f006 0307 	and.w	r3, r6, #7
 8006202:	4607      	mov	r7, r0
 8006204:	4616      	mov	r6, r2
 8006206:	3330      	adds	r3, #48	; 0x30
 8006208:	ea56 0207 	orrs.w	r2, r6, r7
 800620c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8006210:	d1f1      	bne.n	80061f6 <_svfprintf_r+0x4e6>
 8006212:	07e8      	lsls	r0, r5, #31
 8006214:	d548      	bpl.n	80062a8 <_svfprintf_r+0x598>
 8006216:	2b30      	cmp	r3, #48	; 0x30
 8006218:	d046      	beq.n	80062a8 <_svfprintf_r+0x598>
 800621a:	2330      	movs	r3, #48	; 0x30
 800621c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8006220:	f108 38ff 	add.w	r8, r8, #4294967295
 8006224:	e040      	b.n	80062a8 <_svfprintf_r+0x598>
 8006226:	2f00      	cmp	r7, #0
 8006228:	bf08      	it	eq
 800622a:	2e0a      	cmpeq	r6, #10
 800622c:	d205      	bcs.n	800623a <_svfprintf_r+0x52a>
 800622e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8006232:	3630      	adds	r6, #48	; 0x30
 8006234:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8006238:	e029      	b.n	800628e <_svfprintf_r+0x57e>
 800623a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800623e:	4630      	mov	r0, r6
 8006240:	4639      	mov	r1, r7
 8006242:	220a      	movs	r2, #10
 8006244:	2300      	movs	r3, #0
 8006246:	f7fa fd1b 	bl	8000c80 <__aeabi_uldivmod>
 800624a:	3230      	adds	r2, #48	; 0x30
 800624c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8006250:	2300      	movs	r3, #0
 8006252:	4630      	mov	r0, r6
 8006254:	4639      	mov	r1, r7
 8006256:	220a      	movs	r2, #10
 8006258:	f7fa fd12 	bl	8000c80 <__aeabi_uldivmod>
 800625c:	4606      	mov	r6, r0
 800625e:	460f      	mov	r7, r1
 8006260:	ea56 0307 	orrs.w	r3, r6, r7
 8006264:	d1eb      	bne.n	800623e <_svfprintf_r+0x52e>
 8006266:	e012      	b.n	800628e <_svfprintf_r+0x57e>
 8006268:	2600      	movs	r6, #0
 800626a:	2700      	movs	r7, #0
 800626c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8006270:	f006 030f 	and.w	r3, r6, #15
 8006274:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006276:	5cd3      	ldrb	r3, [r2, r3]
 8006278:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800627c:	0933      	lsrs	r3, r6, #4
 800627e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006282:	093a      	lsrs	r2, r7, #4
 8006284:	461e      	mov	r6, r3
 8006286:	4617      	mov	r7, r2
 8006288:	ea56 0307 	orrs.w	r3, r6, r7
 800628c:	d1f0      	bne.n	8006270 <_svfprintf_r+0x560>
 800628e:	4629      	mov	r1, r5
 8006290:	e00a      	b.n	80062a8 <_svfprintf_r+0x598>
 8006292:	b93b      	cbnz	r3, 80062a4 <_svfprintf_r+0x594>
 8006294:	07ea      	lsls	r2, r5, #31
 8006296:	d505      	bpl.n	80062a4 <_svfprintf_r+0x594>
 8006298:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800629c:	2330      	movs	r3, #48	; 0x30
 800629e:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80062a2:	e001      	b.n	80062a8 <_svfprintf_r+0x598>
 80062a4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80062a8:	464e      	mov	r6, r9
 80062aa:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80062ae:	ebc8 0909 	rsb	r9, r8, r9
 80062b2:	460d      	mov	r5, r1
 80062b4:	2700      	movs	r7, #0
 80062b6:	e01b      	b.n	80062f0 <_svfprintf_r+0x5e0>
 80062b8:	b10a      	cbz	r2, 80062be <_svfprintf_r+0x5ae>
 80062ba:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80062be:	9b02      	ldr	r3, [sp, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 83a0 	beq.w	8006a06 <_svfprintf_r+0xcf6>
 80062c6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80062ca:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80062ce:	2600      	movs	r6, #0
 80062d0:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80062d4:	9703      	str	r7, [sp, #12]
 80062d6:	f04f 0901 	mov.w	r9, #1
 80062da:	4637      	mov	r7, r6
 80062dc:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80062e0:	e006      	b.n	80062f0 <_svfprintf_r+0x5e0>
 80062e2:	bf00      	nop
 80062e4:	7fefffff 	.word	0x7fefffff
 80062e8:	080086c9 	.word	0x080086c9
 80062ec:	4606      	mov	r6, r0
 80062ee:	4637      	mov	r7, r6
 80062f0:	454e      	cmp	r6, r9
 80062f2:	4633      	mov	r3, r6
 80062f4:	bfb8      	it	lt
 80062f6:	464b      	movlt	r3, r9
 80062f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80062fa:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80062fe:	b113      	cbz	r3, 8006306 <_svfprintf_r+0x5f6>
 8006300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006302:	3301      	adds	r3, #1
 8006304:	930b      	str	r3, [sp, #44]	; 0x2c
 8006306:	f015 0302 	ands.w	r3, r5, #2
 800630a:	9314      	str	r3, [sp, #80]	; 0x50
 800630c:	bf1e      	ittt	ne
 800630e:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8006310:	3302      	addne	r3, #2
 8006312:	930b      	strne	r3, [sp, #44]	; 0x2c
 8006314:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8006318:	9315      	str	r3, [sp, #84]	; 0x54
 800631a:	d139      	bne.n	8006390 <_svfprintf_r+0x680>
 800631c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800631e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006320:	1a9b      	subs	r3, r3, r2
 8006322:	2b00      	cmp	r3, #0
 8006324:	930c      	str	r3, [sp, #48]	; 0x30
 8006326:	dd33      	ble.n	8006390 <_svfprintf_r+0x680>
 8006328:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800632a:	2b10      	cmp	r3, #16
 800632c:	4ba6      	ldr	r3, [pc, #664]	; (80065c8 <_svfprintf_r+0x8b8>)
 800632e:	6023      	str	r3, [r4, #0]
 8006330:	dd18      	ble.n	8006364 <_svfprintf_r+0x654>
 8006332:	2310      	movs	r3, #16
 8006334:	6063      	str	r3, [r4, #4]
 8006336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006338:	3310      	adds	r3, #16
 800633a:	9321      	str	r3, [sp, #132]	; 0x84
 800633c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800633e:	3301      	adds	r3, #1
 8006340:	2b07      	cmp	r3, #7
 8006342:	9320      	str	r3, [sp, #128]	; 0x80
 8006344:	dc01      	bgt.n	800634a <_svfprintf_r+0x63a>
 8006346:	3408      	adds	r4, #8
 8006348:	e008      	b.n	800635c <_svfprintf_r+0x64c>
 800634a:	aa1f      	add	r2, sp, #124	; 0x7c
 800634c:	4659      	mov	r1, fp
 800634e:	4650      	mov	r0, sl
 8006350:	f001 fecc 	bl	80080ec <__ssprint_r>
 8006354:	2800      	cmp	r0, #0
 8006356:	f040 835d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800635a:	ac2c      	add	r4, sp, #176	; 0xb0
 800635c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800635e:	3b10      	subs	r3, #16
 8006360:	930c      	str	r3, [sp, #48]	; 0x30
 8006362:	e7e1      	b.n	8006328 <_svfprintf_r+0x618>
 8006364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006366:	6063      	str	r3, [r4, #4]
 8006368:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800636a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800636c:	4413      	add	r3, r2
 800636e:	9321      	str	r3, [sp, #132]	; 0x84
 8006370:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006372:	3301      	adds	r3, #1
 8006374:	2b07      	cmp	r3, #7
 8006376:	9320      	str	r3, [sp, #128]	; 0x80
 8006378:	dc01      	bgt.n	800637e <_svfprintf_r+0x66e>
 800637a:	3408      	adds	r4, #8
 800637c:	e008      	b.n	8006390 <_svfprintf_r+0x680>
 800637e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006380:	4659      	mov	r1, fp
 8006382:	4650      	mov	r0, sl
 8006384:	f001 feb2 	bl	80080ec <__ssprint_r>
 8006388:	2800      	cmp	r0, #0
 800638a:	f040 8343 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800638e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006390:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006394:	b1bb      	cbz	r3, 80063c6 <_svfprintf_r+0x6b6>
 8006396:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800639a:	6023      	str	r3, [r4, #0]
 800639c:	2301      	movs	r3, #1
 800639e:	6063      	str	r3, [r4, #4]
 80063a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063a2:	3301      	adds	r3, #1
 80063a4:	9321      	str	r3, [sp, #132]	; 0x84
 80063a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063a8:	3301      	adds	r3, #1
 80063aa:	2b07      	cmp	r3, #7
 80063ac:	9320      	str	r3, [sp, #128]	; 0x80
 80063ae:	dc01      	bgt.n	80063b4 <_svfprintf_r+0x6a4>
 80063b0:	3408      	adds	r4, #8
 80063b2:	e008      	b.n	80063c6 <_svfprintf_r+0x6b6>
 80063b4:	aa1f      	add	r2, sp, #124	; 0x7c
 80063b6:	4659      	mov	r1, fp
 80063b8:	4650      	mov	r0, sl
 80063ba:	f001 fe97 	bl	80080ec <__ssprint_r>
 80063be:	2800      	cmp	r0, #0
 80063c0:	f040 8328 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80063c4:	ac2c      	add	r4, sp, #176	; 0xb0
 80063c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80063c8:	b1b3      	cbz	r3, 80063f8 <_svfprintf_r+0x6e8>
 80063ca:	ab18      	add	r3, sp, #96	; 0x60
 80063cc:	6023      	str	r3, [r4, #0]
 80063ce:	2302      	movs	r3, #2
 80063d0:	6063      	str	r3, [r4, #4]
 80063d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063d4:	3302      	adds	r3, #2
 80063d6:	9321      	str	r3, [sp, #132]	; 0x84
 80063d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063da:	3301      	adds	r3, #1
 80063dc:	2b07      	cmp	r3, #7
 80063de:	9320      	str	r3, [sp, #128]	; 0x80
 80063e0:	dc01      	bgt.n	80063e6 <_svfprintf_r+0x6d6>
 80063e2:	3408      	adds	r4, #8
 80063e4:	e008      	b.n	80063f8 <_svfprintf_r+0x6e8>
 80063e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80063e8:	4659      	mov	r1, fp
 80063ea:	4650      	mov	r0, sl
 80063ec:	f001 fe7e 	bl	80080ec <__ssprint_r>
 80063f0:	2800      	cmp	r0, #0
 80063f2:	f040 830f 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80063f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80063f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80063fa:	2b80      	cmp	r3, #128	; 0x80
 80063fc:	d135      	bne.n	800646a <_svfprintf_r+0x75a>
 80063fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006400:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006402:	1a9b      	subs	r3, r3, r2
 8006404:	2b00      	cmp	r3, #0
 8006406:	dd30      	ble.n	800646a <_svfprintf_r+0x75a>
 8006408:	4a70      	ldr	r2, [pc, #448]	; (80065cc <_svfprintf_r+0x8bc>)
 800640a:	6022      	str	r2, [r4, #0]
 800640c:	2b10      	cmp	r3, #16
 800640e:	dd18      	ble.n	8006442 <_svfprintf_r+0x732>
 8006410:	2210      	movs	r2, #16
 8006412:	6062      	str	r2, [r4, #4]
 8006414:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006416:	3210      	adds	r2, #16
 8006418:	9221      	str	r2, [sp, #132]	; 0x84
 800641a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800641c:	3201      	adds	r2, #1
 800641e:	2a07      	cmp	r2, #7
 8006420:	9220      	str	r2, [sp, #128]	; 0x80
 8006422:	dc01      	bgt.n	8006428 <_svfprintf_r+0x718>
 8006424:	3408      	adds	r4, #8
 8006426:	e00a      	b.n	800643e <_svfprintf_r+0x72e>
 8006428:	aa1f      	add	r2, sp, #124	; 0x7c
 800642a:	4659      	mov	r1, fp
 800642c:	4650      	mov	r0, sl
 800642e:	930c      	str	r3, [sp, #48]	; 0x30
 8006430:	f001 fe5c 	bl	80080ec <__ssprint_r>
 8006434:	2800      	cmp	r0, #0
 8006436:	f040 82ed 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800643a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800643c:	ac2c      	add	r4, sp, #176	; 0xb0
 800643e:	3b10      	subs	r3, #16
 8006440:	e7e2      	b.n	8006408 <_svfprintf_r+0x6f8>
 8006442:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006444:	6063      	str	r3, [r4, #4]
 8006446:	4413      	add	r3, r2
 8006448:	9321      	str	r3, [sp, #132]	; 0x84
 800644a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800644c:	3301      	adds	r3, #1
 800644e:	2b07      	cmp	r3, #7
 8006450:	9320      	str	r3, [sp, #128]	; 0x80
 8006452:	dc01      	bgt.n	8006458 <_svfprintf_r+0x748>
 8006454:	3408      	adds	r4, #8
 8006456:	e008      	b.n	800646a <_svfprintf_r+0x75a>
 8006458:	aa1f      	add	r2, sp, #124	; 0x7c
 800645a:	4659      	mov	r1, fp
 800645c:	4650      	mov	r0, sl
 800645e:	f001 fe45 	bl	80080ec <__ssprint_r>
 8006462:	2800      	cmp	r0, #0
 8006464:	f040 82d6 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006468:	ac2c      	add	r4, sp, #176	; 0xb0
 800646a:	ebc9 0606 	rsb	r6, r9, r6
 800646e:	2e00      	cmp	r6, #0
 8006470:	dd2e      	ble.n	80064d0 <_svfprintf_r+0x7c0>
 8006472:	4b56      	ldr	r3, [pc, #344]	; (80065cc <_svfprintf_r+0x8bc>)
 8006474:	6023      	str	r3, [r4, #0]
 8006476:	2e10      	cmp	r6, #16
 8006478:	dd16      	ble.n	80064a8 <_svfprintf_r+0x798>
 800647a:	2310      	movs	r3, #16
 800647c:	6063      	str	r3, [r4, #4]
 800647e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006480:	3310      	adds	r3, #16
 8006482:	9321      	str	r3, [sp, #132]	; 0x84
 8006484:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006486:	3301      	adds	r3, #1
 8006488:	2b07      	cmp	r3, #7
 800648a:	9320      	str	r3, [sp, #128]	; 0x80
 800648c:	dc01      	bgt.n	8006492 <_svfprintf_r+0x782>
 800648e:	3408      	adds	r4, #8
 8006490:	e008      	b.n	80064a4 <_svfprintf_r+0x794>
 8006492:	aa1f      	add	r2, sp, #124	; 0x7c
 8006494:	4659      	mov	r1, fp
 8006496:	4650      	mov	r0, sl
 8006498:	f001 fe28 	bl	80080ec <__ssprint_r>
 800649c:	2800      	cmp	r0, #0
 800649e:	f040 82b9 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80064a2:	ac2c      	add	r4, sp, #176	; 0xb0
 80064a4:	3e10      	subs	r6, #16
 80064a6:	e7e4      	b.n	8006472 <_svfprintf_r+0x762>
 80064a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064aa:	9821      	ldr	r0, [sp, #132]	; 0x84
 80064ac:	6066      	str	r6, [r4, #4]
 80064ae:	3301      	adds	r3, #1
 80064b0:	4406      	add	r6, r0
 80064b2:	2b07      	cmp	r3, #7
 80064b4:	9621      	str	r6, [sp, #132]	; 0x84
 80064b6:	9320      	str	r3, [sp, #128]	; 0x80
 80064b8:	dc01      	bgt.n	80064be <_svfprintf_r+0x7ae>
 80064ba:	3408      	adds	r4, #8
 80064bc:	e008      	b.n	80064d0 <_svfprintf_r+0x7c0>
 80064be:	aa1f      	add	r2, sp, #124	; 0x7c
 80064c0:	4659      	mov	r1, fp
 80064c2:	4650      	mov	r0, sl
 80064c4:	f001 fe12 	bl	80080ec <__ssprint_r>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	f040 82a3 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80064ce:	ac2c      	add	r4, sp, #176	; 0xb0
 80064d0:	05eb      	lsls	r3, r5, #23
 80064d2:	d414      	bmi.n	80064fe <_svfprintf_r+0x7ee>
 80064d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064d6:	e884 0300 	stmia.w	r4, {r8, r9}
 80064da:	444b      	add	r3, r9
 80064dc:	9321      	str	r3, [sp, #132]	; 0x84
 80064de:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064e0:	3301      	adds	r3, #1
 80064e2:	2b07      	cmp	r3, #7
 80064e4:	9320      	str	r3, [sp, #128]	; 0x80
 80064e6:	f340 8244 	ble.w	8006972 <_svfprintf_r+0xc62>
 80064ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80064ec:	4659      	mov	r1, fp
 80064ee:	4650      	mov	r0, sl
 80064f0:	f001 fdfc 	bl	80080ec <__ssprint_r>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	f040 828d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80064fa:	ac2c      	add	r4, sp, #176	; 0xb0
 80064fc:	e23a      	b.n	8006974 <_svfprintf_r+0xc64>
 80064fe:	9b02      	ldr	r3, [sp, #8]
 8006500:	2b65      	cmp	r3, #101	; 0x65
 8006502:	f340 81ad 	ble.w	8006860 <_svfprintf_r+0xb50>
 8006506:	2200      	movs	r2, #0
 8006508:	2300      	movs	r3, #0
 800650a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800650e:	f7fa faf7 	bl	8000b00 <__aeabi_dcmpeq>
 8006512:	2800      	cmp	r0, #0
 8006514:	d05e      	beq.n	80065d4 <_svfprintf_r+0x8c4>
 8006516:	4b2e      	ldr	r3, [pc, #184]	; (80065d0 <_svfprintf_r+0x8c0>)
 8006518:	6023      	str	r3, [r4, #0]
 800651a:	2301      	movs	r3, #1
 800651c:	6063      	str	r3, [r4, #4]
 800651e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006520:	3301      	adds	r3, #1
 8006522:	9321      	str	r3, [sp, #132]	; 0x84
 8006524:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006526:	3301      	adds	r3, #1
 8006528:	2b07      	cmp	r3, #7
 800652a:	9320      	str	r3, [sp, #128]	; 0x80
 800652c:	dc01      	bgt.n	8006532 <_svfprintf_r+0x822>
 800652e:	3408      	adds	r4, #8
 8006530:	e008      	b.n	8006544 <_svfprintf_r+0x834>
 8006532:	aa1f      	add	r2, sp, #124	; 0x7c
 8006534:	4659      	mov	r1, fp
 8006536:	4650      	mov	r0, sl
 8006538:	f001 fdd8 	bl	80080ec <__ssprint_r>
 800653c:	2800      	cmp	r0, #0
 800653e:	f040 8269 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006542:	ac2c      	add	r4, sp, #176	; 0xb0
 8006544:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006546:	9a04      	ldr	r2, [sp, #16]
 8006548:	4293      	cmp	r3, r2
 800654a:	db02      	blt.n	8006552 <_svfprintf_r+0x842>
 800654c:	07ee      	lsls	r6, r5, #31
 800654e:	f140 8211 	bpl.w	8006974 <_svfprintf_r+0xc64>
 8006552:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006554:	6023      	str	r3, [r4, #0]
 8006556:	9b08      	ldr	r3, [sp, #32]
 8006558:	6063      	str	r3, [r4, #4]
 800655a:	9a08      	ldr	r2, [sp, #32]
 800655c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800655e:	4413      	add	r3, r2
 8006560:	9321      	str	r3, [sp, #132]	; 0x84
 8006562:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006564:	3301      	adds	r3, #1
 8006566:	2b07      	cmp	r3, #7
 8006568:	9320      	str	r3, [sp, #128]	; 0x80
 800656a:	dc01      	bgt.n	8006570 <_svfprintf_r+0x860>
 800656c:	3408      	adds	r4, #8
 800656e:	e008      	b.n	8006582 <_svfprintf_r+0x872>
 8006570:	aa1f      	add	r2, sp, #124	; 0x7c
 8006572:	4659      	mov	r1, fp
 8006574:	4650      	mov	r0, sl
 8006576:	f001 fdb9 	bl	80080ec <__ssprint_r>
 800657a:	2800      	cmp	r0, #0
 800657c:	f040 824a 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006580:	ac2c      	add	r4, sp, #176	; 0xb0
 8006582:	9b04      	ldr	r3, [sp, #16]
 8006584:	1e5e      	subs	r6, r3, #1
 8006586:	2e00      	cmp	r6, #0
 8006588:	f340 81f4 	ble.w	8006974 <_svfprintf_r+0xc64>
 800658c:	4f0f      	ldr	r7, [pc, #60]	; (80065cc <_svfprintf_r+0x8bc>)
 800658e:	f04f 0810 	mov.w	r8, #16
 8006592:	2e10      	cmp	r6, #16
 8006594:	f340 8159 	ble.w	800684a <_svfprintf_r+0xb3a>
 8006598:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800659a:	3310      	adds	r3, #16
 800659c:	9321      	str	r3, [sp, #132]	; 0x84
 800659e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065a0:	3301      	adds	r3, #1
 80065a2:	2b07      	cmp	r3, #7
 80065a4:	e884 0180 	stmia.w	r4, {r7, r8}
 80065a8:	9320      	str	r3, [sp, #128]	; 0x80
 80065aa:	dc01      	bgt.n	80065b0 <_svfprintf_r+0x8a0>
 80065ac:	3408      	adds	r4, #8
 80065ae:	e008      	b.n	80065c2 <_svfprintf_r+0x8b2>
 80065b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80065b2:	4659      	mov	r1, fp
 80065b4:	4650      	mov	r0, sl
 80065b6:	f001 fd99 	bl	80080ec <__ssprint_r>
 80065ba:	2800      	cmp	r0, #0
 80065bc:	f040 822a 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80065c0:	ac2c      	add	r4, sp, #176	; 0xb0
 80065c2:	3e10      	subs	r6, #16
 80065c4:	e7e5      	b.n	8006592 <_svfprintf_r+0x882>
 80065c6:	bf00      	nop
 80065c8:	080086dc 	.word	0x080086dc
 80065cc:	08008698 	.word	0x08008698
 80065d0:	080086da 	.word	0x080086da
 80065d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	dc7c      	bgt.n	80066d4 <_svfprintf_r+0x9c4>
 80065da:	4b9f      	ldr	r3, [pc, #636]	; (8006858 <_svfprintf_r+0xb48>)
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	2301      	movs	r3, #1
 80065e0:	6063      	str	r3, [r4, #4]
 80065e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065e4:	3301      	adds	r3, #1
 80065e6:	9321      	str	r3, [sp, #132]	; 0x84
 80065e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065ea:	3301      	adds	r3, #1
 80065ec:	2b07      	cmp	r3, #7
 80065ee:	9320      	str	r3, [sp, #128]	; 0x80
 80065f0:	dc01      	bgt.n	80065f6 <_svfprintf_r+0x8e6>
 80065f2:	3408      	adds	r4, #8
 80065f4:	e008      	b.n	8006608 <_svfprintf_r+0x8f8>
 80065f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80065f8:	4659      	mov	r1, fp
 80065fa:	4650      	mov	r0, sl
 80065fc:	f001 fd76 	bl	80080ec <__ssprint_r>
 8006600:	2800      	cmp	r0, #0
 8006602:	f040 8207 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006606:	ac2c      	add	r4, sp, #176	; 0xb0
 8006608:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800660a:	b923      	cbnz	r3, 8006616 <_svfprintf_r+0x906>
 800660c:	9b04      	ldr	r3, [sp, #16]
 800660e:	b913      	cbnz	r3, 8006616 <_svfprintf_r+0x906>
 8006610:	07e8      	lsls	r0, r5, #31
 8006612:	f140 81af 	bpl.w	8006974 <_svfprintf_r+0xc64>
 8006616:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006618:	6023      	str	r3, [r4, #0]
 800661a:	9b08      	ldr	r3, [sp, #32]
 800661c:	6063      	str	r3, [r4, #4]
 800661e:	9a08      	ldr	r2, [sp, #32]
 8006620:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006622:	4413      	add	r3, r2
 8006624:	9321      	str	r3, [sp, #132]	; 0x84
 8006626:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006628:	3301      	adds	r3, #1
 800662a:	2b07      	cmp	r3, #7
 800662c:	9320      	str	r3, [sp, #128]	; 0x80
 800662e:	dc02      	bgt.n	8006636 <_svfprintf_r+0x926>
 8006630:	f104 0308 	add.w	r3, r4, #8
 8006634:	e008      	b.n	8006648 <_svfprintf_r+0x938>
 8006636:	aa1f      	add	r2, sp, #124	; 0x7c
 8006638:	4659      	mov	r1, fp
 800663a:	4650      	mov	r0, sl
 800663c:	f001 fd56 	bl	80080ec <__ssprint_r>
 8006640:	2800      	cmp	r0, #0
 8006642:	f040 81e7 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006646:	ab2c      	add	r3, sp, #176	; 0xb0
 8006648:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800664a:	4276      	negs	r6, r6
 800664c:	2e00      	cmp	r6, #0
 800664e:	dd30      	ble.n	80066b2 <_svfprintf_r+0x9a2>
 8006650:	4f82      	ldr	r7, [pc, #520]	; (800685c <_svfprintf_r+0xb4c>)
 8006652:	2410      	movs	r4, #16
 8006654:	2e10      	cmp	r6, #16
 8006656:	dd16      	ble.n	8006686 <_svfprintf_r+0x976>
 8006658:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800665a:	601f      	str	r7, [r3, #0]
 800665c:	3210      	adds	r2, #16
 800665e:	9221      	str	r2, [sp, #132]	; 0x84
 8006660:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006662:	605c      	str	r4, [r3, #4]
 8006664:	3201      	adds	r2, #1
 8006666:	2a07      	cmp	r2, #7
 8006668:	9220      	str	r2, [sp, #128]	; 0x80
 800666a:	dc01      	bgt.n	8006670 <_svfprintf_r+0x960>
 800666c:	3308      	adds	r3, #8
 800666e:	e008      	b.n	8006682 <_svfprintf_r+0x972>
 8006670:	aa1f      	add	r2, sp, #124	; 0x7c
 8006672:	4659      	mov	r1, fp
 8006674:	4650      	mov	r0, sl
 8006676:	f001 fd39 	bl	80080ec <__ssprint_r>
 800667a:	2800      	cmp	r0, #0
 800667c:	f040 81ca 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006680:	ab2c      	add	r3, sp, #176	; 0xb0
 8006682:	3e10      	subs	r6, #16
 8006684:	e7e6      	b.n	8006654 <_svfprintf_r+0x944>
 8006686:	4a75      	ldr	r2, [pc, #468]	; (800685c <_svfprintf_r+0xb4c>)
 8006688:	e883 0044 	stmia.w	r3, {r2, r6}
 800668c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800668e:	4416      	add	r6, r2
 8006690:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006692:	9621      	str	r6, [sp, #132]	; 0x84
 8006694:	3201      	adds	r2, #1
 8006696:	2a07      	cmp	r2, #7
 8006698:	9220      	str	r2, [sp, #128]	; 0x80
 800669a:	dc01      	bgt.n	80066a0 <_svfprintf_r+0x990>
 800669c:	3308      	adds	r3, #8
 800669e:	e008      	b.n	80066b2 <_svfprintf_r+0x9a2>
 80066a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80066a2:	4659      	mov	r1, fp
 80066a4:	4650      	mov	r0, sl
 80066a6:	f001 fd21 	bl	80080ec <__ssprint_r>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	f040 81b2 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80066b0:	ab2c      	add	r3, sp, #176	; 0xb0
 80066b2:	9a04      	ldr	r2, [sp, #16]
 80066b4:	605a      	str	r2, [r3, #4]
 80066b6:	9904      	ldr	r1, [sp, #16]
 80066b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066ba:	f8c3 8000 	str.w	r8, [r3]
 80066be:	440a      	add	r2, r1
 80066c0:	9221      	str	r2, [sp, #132]	; 0x84
 80066c2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80066c4:	3201      	adds	r2, #1
 80066c6:	2a07      	cmp	r2, #7
 80066c8:	9220      	str	r2, [sp, #128]	; 0x80
 80066ca:	f73f af0e 	bgt.w	80064ea <_svfprintf_r+0x7da>
 80066ce:	f103 0408 	add.w	r4, r3, #8
 80066d2:	e14f      	b.n	8006974 <_svfprintf_r+0xc64>
 80066d4:	9b04      	ldr	r3, [sp, #16]
 80066d6:	42bb      	cmp	r3, r7
 80066d8:	bfa8      	it	ge
 80066da:	463b      	movge	r3, r7
 80066dc:	2b00      	cmp	r3, #0
 80066de:	461e      	mov	r6, r3
 80066e0:	dd15      	ble.n	800670e <_svfprintf_r+0x9fe>
 80066e2:	6063      	str	r3, [r4, #4]
 80066e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066e6:	f8c4 8000 	str.w	r8, [r4]
 80066ea:	4433      	add	r3, r6
 80066ec:	9321      	str	r3, [sp, #132]	; 0x84
 80066ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066f0:	3301      	adds	r3, #1
 80066f2:	2b07      	cmp	r3, #7
 80066f4:	9320      	str	r3, [sp, #128]	; 0x80
 80066f6:	dc01      	bgt.n	80066fc <_svfprintf_r+0x9ec>
 80066f8:	3408      	adds	r4, #8
 80066fa:	e008      	b.n	800670e <_svfprintf_r+0x9fe>
 80066fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80066fe:	4659      	mov	r1, fp
 8006700:	4650      	mov	r0, sl
 8006702:	f001 fcf3 	bl	80080ec <__ssprint_r>
 8006706:	2800      	cmp	r0, #0
 8006708:	f040 8184 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800670c:	ac2c      	add	r4, sp, #176	; 0xb0
 800670e:	2e00      	cmp	r6, #0
 8006710:	bfac      	ite	ge
 8006712:	1bbe      	subge	r6, r7, r6
 8006714:	463e      	movlt	r6, r7
 8006716:	2e00      	cmp	r6, #0
 8006718:	dd30      	ble.n	800677c <_svfprintf_r+0xa6c>
 800671a:	f04f 0910 	mov.w	r9, #16
 800671e:	4b4f      	ldr	r3, [pc, #316]	; (800685c <_svfprintf_r+0xb4c>)
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	2e10      	cmp	r6, #16
 8006724:	dd16      	ble.n	8006754 <_svfprintf_r+0xa44>
 8006726:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006728:	f8c4 9004 	str.w	r9, [r4, #4]
 800672c:	3310      	adds	r3, #16
 800672e:	9321      	str	r3, [sp, #132]	; 0x84
 8006730:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006732:	3301      	adds	r3, #1
 8006734:	2b07      	cmp	r3, #7
 8006736:	9320      	str	r3, [sp, #128]	; 0x80
 8006738:	dc01      	bgt.n	800673e <_svfprintf_r+0xa2e>
 800673a:	3408      	adds	r4, #8
 800673c:	e008      	b.n	8006750 <_svfprintf_r+0xa40>
 800673e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006740:	4659      	mov	r1, fp
 8006742:	4650      	mov	r0, sl
 8006744:	f001 fcd2 	bl	80080ec <__ssprint_r>
 8006748:	2800      	cmp	r0, #0
 800674a:	f040 8163 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800674e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006750:	3e10      	subs	r6, #16
 8006752:	e7e4      	b.n	800671e <_svfprintf_r+0xa0e>
 8006754:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006756:	6066      	str	r6, [r4, #4]
 8006758:	441e      	add	r6, r3
 800675a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800675c:	9621      	str	r6, [sp, #132]	; 0x84
 800675e:	3301      	adds	r3, #1
 8006760:	2b07      	cmp	r3, #7
 8006762:	9320      	str	r3, [sp, #128]	; 0x80
 8006764:	dc01      	bgt.n	800676a <_svfprintf_r+0xa5a>
 8006766:	3408      	adds	r4, #8
 8006768:	e008      	b.n	800677c <_svfprintf_r+0xa6c>
 800676a:	aa1f      	add	r2, sp, #124	; 0x7c
 800676c:	4659      	mov	r1, fp
 800676e:	4650      	mov	r0, sl
 8006770:	f001 fcbc 	bl	80080ec <__ssprint_r>
 8006774:	2800      	cmp	r0, #0
 8006776:	f040 814d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 800677a:	ac2c      	add	r4, sp, #176	; 0xb0
 800677c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800677e:	9a04      	ldr	r2, [sp, #16]
 8006780:	4293      	cmp	r3, r2
 8006782:	4447      	add	r7, r8
 8006784:	db01      	blt.n	800678a <_svfprintf_r+0xa7a>
 8006786:	07e9      	lsls	r1, r5, #31
 8006788:	d517      	bpl.n	80067ba <_svfprintf_r+0xaaa>
 800678a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800678c:	6023      	str	r3, [r4, #0]
 800678e:	9b08      	ldr	r3, [sp, #32]
 8006790:	6063      	str	r3, [r4, #4]
 8006792:	9a08      	ldr	r2, [sp, #32]
 8006794:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006796:	4413      	add	r3, r2
 8006798:	9321      	str	r3, [sp, #132]	; 0x84
 800679a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800679c:	3301      	adds	r3, #1
 800679e:	2b07      	cmp	r3, #7
 80067a0:	9320      	str	r3, [sp, #128]	; 0x80
 80067a2:	dc01      	bgt.n	80067a8 <_svfprintf_r+0xa98>
 80067a4:	3408      	adds	r4, #8
 80067a6:	e008      	b.n	80067ba <_svfprintf_r+0xaaa>
 80067a8:	aa1f      	add	r2, sp, #124	; 0x7c
 80067aa:	4659      	mov	r1, fp
 80067ac:	4650      	mov	r0, sl
 80067ae:	f001 fc9d 	bl	80080ec <__ssprint_r>
 80067b2:	2800      	cmp	r0, #0
 80067b4:	f040 812e 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80067b8:	ac2c      	add	r4, sp, #176	; 0xb0
 80067ba:	9b04      	ldr	r3, [sp, #16]
 80067bc:	9a04      	ldr	r2, [sp, #16]
 80067be:	eb08 0603 	add.w	r6, r8, r3
 80067c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067c4:	1bf6      	subs	r6, r6, r7
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	429e      	cmp	r6, r3
 80067ca:	bfa8      	it	ge
 80067cc:	461e      	movge	r6, r3
 80067ce:	2e00      	cmp	r6, #0
 80067d0:	dd14      	ble.n	80067fc <_svfprintf_r+0xaec>
 80067d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067d4:	6027      	str	r7, [r4, #0]
 80067d6:	4433      	add	r3, r6
 80067d8:	9321      	str	r3, [sp, #132]	; 0x84
 80067da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067dc:	6066      	str	r6, [r4, #4]
 80067de:	3301      	adds	r3, #1
 80067e0:	2b07      	cmp	r3, #7
 80067e2:	9320      	str	r3, [sp, #128]	; 0x80
 80067e4:	dc01      	bgt.n	80067ea <_svfprintf_r+0xada>
 80067e6:	3408      	adds	r4, #8
 80067e8:	e008      	b.n	80067fc <_svfprintf_r+0xaec>
 80067ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80067ec:	4659      	mov	r1, fp
 80067ee:	4650      	mov	r0, sl
 80067f0:	f001 fc7c 	bl	80080ec <__ssprint_r>
 80067f4:	2800      	cmp	r0, #0
 80067f6:	f040 810d 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80067fa:	ac2c      	add	r4, sp, #176	; 0xb0
 80067fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067fe:	9a04      	ldr	r2, [sp, #16]
 8006800:	2e00      	cmp	r6, #0
 8006802:	eba2 0303 	sub.w	r3, r2, r3
 8006806:	bfac      	ite	ge
 8006808:	1b9e      	subge	r6, r3, r6
 800680a:	461e      	movlt	r6, r3
 800680c:	2e00      	cmp	r6, #0
 800680e:	f340 80b1 	ble.w	8006974 <_svfprintf_r+0xc64>
 8006812:	4f12      	ldr	r7, [pc, #72]	; (800685c <_svfprintf_r+0xb4c>)
 8006814:	f04f 0810 	mov.w	r8, #16
 8006818:	2e10      	cmp	r6, #16
 800681a:	dd16      	ble.n	800684a <_svfprintf_r+0xb3a>
 800681c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800681e:	3310      	adds	r3, #16
 8006820:	9321      	str	r3, [sp, #132]	; 0x84
 8006822:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006824:	3301      	adds	r3, #1
 8006826:	2b07      	cmp	r3, #7
 8006828:	e884 0180 	stmia.w	r4, {r7, r8}
 800682c:	9320      	str	r3, [sp, #128]	; 0x80
 800682e:	dc01      	bgt.n	8006834 <_svfprintf_r+0xb24>
 8006830:	3408      	adds	r4, #8
 8006832:	e008      	b.n	8006846 <_svfprintf_r+0xb36>
 8006834:	aa1f      	add	r2, sp, #124	; 0x7c
 8006836:	4659      	mov	r1, fp
 8006838:	4650      	mov	r0, sl
 800683a:	f001 fc57 	bl	80080ec <__ssprint_r>
 800683e:	2800      	cmp	r0, #0
 8006840:	f040 80e8 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006844:	ac2c      	add	r4, sp, #176	; 0xb0
 8006846:	3e10      	subs	r6, #16
 8006848:	e7e6      	b.n	8006818 <_svfprintf_r+0xb08>
 800684a:	4b04      	ldr	r3, [pc, #16]	; (800685c <_svfprintf_r+0xb4c>)
 800684c:	e884 0048 	stmia.w	r4, {r3, r6}
 8006850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006852:	441e      	add	r6, r3
 8006854:	9621      	str	r6, [sp, #132]	; 0x84
 8006856:	e642      	b.n	80064de <_svfprintf_r+0x7ce>
 8006858:	080086da 	.word	0x080086da
 800685c:	08008698 	.word	0x08008698
 8006860:	9b04      	ldr	r3, [sp, #16]
 8006862:	2b01      	cmp	r3, #1
 8006864:	dc01      	bgt.n	800686a <_svfprintf_r+0xb5a>
 8006866:	07ea      	lsls	r2, r5, #31
 8006868:	d573      	bpl.n	8006952 <_svfprintf_r+0xc42>
 800686a:	2301      	movs	r3, #1
 800686c:	6063      	str	r3, [r4, #4]
 800686e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006870:	f8c4 8000 	str.w	r8, [r4]
 8006874:	3301      	adds	r3, #1
 8006876:	9321      	str	r3, [sp, #132]	; 0x84
 8006878:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800687a:	3301      	adds	r3, #1
 800687c:	2b07      	cmp	r3, #7
 800687e:	9320      	str	r3, [sp, #128]	; 0x80
 8006880:	dc01      	bgt.n	8006886 <_svfprintf_r+0xb76>
 8006882:	3408      	adds	r4, #8
 8006884:	e008      	b.n	8006898 <_svfprintf_r+0xb88>
 8006886:	aa1f      	add	r2, sp, #124	; 0x7c
 8006888:	4659      	mov	r1, fp
 800688a:	4650      	mov	r0, sl
 800688c:	f001 fc2e 	bl	80080ec <__ssprint_r>
 8006890:	2800      	cmp	r0, #0
 8006892:	f040 80bf 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006896:	ac2c      	add	r4, sp, #176	; 0xb0
 8006898:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	9b08      	ldr	r3, [sp, #32]
 800689e:	6063      	str	r3, [r4, #4]
 80068a0:	9a08      	ldr	r2, [sp, #32]
 80068a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068a4:	4413      	add	r3, r2
 80068a6:	9321      	str	r3, [sp, #132]	; 0x84
 80068a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068aa:	3301      	adds	r3, #1
 80068ac:	2b07      	cmp	r3, #7
 80068ae:	9320      	str	r3, [sp, #128]	; 0x80
 80068b0:	dc01      	bgt.n	80068b6 <_svfprintf_r+0xba6>
 80068b2:	3408      	adds	r4, #8
 80068b4:	e008      	b.n	80068c8 <_svfprintf_r+0xbb8>
 80068b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80068b8:	4659      	mov	r1, fp
 80068ba:	4650      	mov	r0, sl
 80068bc:	f001 fc16 	bl	80080ec <__ssprint_r>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	f040 80a7 	bne.w	8006a14 <_svfprintf_r+0xd04>
 80068c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80068c8:	2300      	movs	r3, #0
 80068ca:	2200      	movs	r2, #0
 80068cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068d0:	f7fa f916 	bl	8000b00 <__aeabi_dcmpeq>
 80068d4:	9b04      	ldr	r3, [sp, #16]
 80068d6:	1e5e      	subs	r6, r3, #1
 80068d8:	b9b8      	cbnz	r0, 800690a <_svfprintf_r+0xbfa>
 80068da:	f108 0301 	add.w	r3, r8, #1
 80068de:	e884 0048 	stmia.w	r4, {r3, r6}
 80068e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068e4:	9a04      	ldr	r2, [sp, #16]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	4413      	add	r3, r2
 80068ea:	9321      	str	r3, [sp, #132]	; 0x84
 80068ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068ee:	3301      	adds	r3, #1
 80068f0:	2b07      	cmp	r3, #7
 80068f2:	9320      	str	r3, [sp, #128]	; 0x80
 80068f4:	dd34      	ble.n	8006960 <_svfprintf_r+0xc50>
 80068f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80068f8:	4659      	mov	r1, fp
 80068fa:	4650      	mov	r0, sl
 80068fc:	f001 fbf6 	bl	80080ec <__ssprint_r>
 8006900:	2800      	cmp	r0, #0
 8006902:	f040 8087 	bne.w	8006a14 <_svfprintf_r+0xd04>
 8006906:	ac2c      	add	r4, sp, #176	; 0xb0
 8006908:	e02b      	b.n	8006962 <_svfprintf_r+0xc52>
 800690a:	2e00      	cmp	r6, #0
 800690c:	dd29      	ble.n	8006962 <_svfprintf_r+0xc52>
 800690e:	4fa7      	ldr	r7, [pc, #668]	; (8006bac <_svfprintf_r+0xe9c>)
 8006910:	f04f 0810 	mov.w	r8, #16
 8006914:	2e10      	cmp	r6, #16
 8006916:	dd15      	ble.n	8006944 <_svfprintf_r+0xc34>
 8006918:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800691a:	3310      	adds	r3, #16
 800691c:	9321      	str	r3, [sp, #132]	; 0x84
 800691e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006920:	3301      	adds	r3, #1
 8006922:	2b07      	cmp	r3, #7
 8006924:	e884 0180 	stmia.w	r4, {r7, r8}
 8006928:	9320      	str	r3, [sp, #128]	; 0x80
 800692a:	dc01      	bgt.n	8006930 <_svfprintf_r+0xc20>
 800692c:	3408      	adds	r4, #8
 800692e:	e007      	b.n	8006940 <_svfprintf_r+0xc30>
 8006930:	aa1f      	add	r2, sp, #124	; 0x7c
 8006932:	4659      	mov	r1, fp
 8006934:	4650      	mov	r0, sl
 8006936:	f001 fbd9 	bl	80080ec <__ssprint_r>
 800693a:	2800      	cmp	r0, #0
 800693c:	d16a      	bne.n	8006a14 <_svfprintf_r+0xd04>
 800693e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006940:	3e10      	subs	r6, #16
 8006942:	e7e7      	b.n	8006914 <_svfprintf_r+0xc04>
 8006944:	4b99      	ldr	r3, [pc, #612]	; (8006bac <_svfprintf_r+0xe9c>)
 8006946:	e884 0048 	stmia.w	r4, {r3, r6}
 800694a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800694c:	441e      	add	r6, r3
 800694e:	9621      	str	r6, [sp, #132]	; 0x84
 8006950:	e7cc      	b.n	80068ec <_svfprintf_r+0xbdc>
 8006952:	2301      	movs	r3, #1
 8006954:	6063      	str	r3, [r4, #4]
 8006956:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006958:	f8c4 8000 	str.w	r8, [r4]
 800695c:	3301      	adds	r3, #1
 800695e:	e7c4      	b.n	80068ea <_svfprintf_r+0xbda>
 8006960:	3408      	adds	r4, #8
 8006962:	ab1b      	add	r3, sp, #108	; 0x6c
 8006964:	6023      	str	r3, [r4, #0]
 8006966:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006968:	6063      	str	r3, [r4, #4]
 800696a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800696c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800696e:	4413      	add	r3, r2
 8006970:	e5b4      	b.n	80064dc <_svfprintf_r+0x7cc>
 8006972:	3408      	adds	r4, #8
 8006974:	076b      	lsls	r3, r5, #29
 8006976:	d40b      	bmi.n	8006990 <_svfprintf_r+0xc80>
 8006978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800697a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800697c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800697e:	428a      	cmp	r2, r1
 8006980:	bfac      	ite	ge
 8006982:	189b      	addge	r3, r3, r2
 8006984:	185b      	addlt	r3, r3, r1
 8006986:	930a      	str	r3, [sp, #40]	; 0x28
 8006988:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800698a:	2b00      	cmp	r3, #0
 800698c:	d035      	beq.n	80069fa <_svfprintf_r+0xcea>
 800698e:	e02e      	b.n	80069ee <_svfprintf_r+0xcde>
 8006990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006992:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006994:	1a9d      	subs	r5, r3, r2
 8006996:	2d00      	cmp	r5, #0
 8006998:	ddee      	ble.n	8006978 <_svfprintf_r+0xc68>
 800699a:	2610      	movs	r6, #16
 800699c:	4b84      	ldr	r3, [pc, #528]	; (8006bb0 <_svfprintf_r+0xea0>)
 800699e:	6023      	str	r3, [r4, #0]
 80069a0:	2d10      	cmp	r5, #16
 80069a2:	dd13      	ble.n	80069cc <_svfprintf_r+0xcbc>
 80069a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069a6:	6066      	str	r6, [r4, #4]
 80069a8:	3310      	adds	r3, #16
 80069aa:	9321      	str	r3, [sp, #132]	; 0x84
 80069ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069ae:	3301      	adds	r3, #1
 80069b0:	2b07      	cmp	r3, #7
 80069b2:	9320      	str	r3, [sp, #128]	; 0x80
 80069b4:	dc01      	bgt.n	80069ba <_svfprintf_r+0xcaa>
 80069b6:	3408      	adds	r4, #8
 80069b8:	e006      	b.n	80069c8 <_svfprintf_r+0xcb8>
 80069ba:	aa1f      	add	r2, sp, #124	; 0x7c
 80069bc:	4659      	mov	r1, fp
 80069be:	4650      	mov	r0, sl
 80069c0:	f001 fb94 	bl	80080ec <__ssprint_r>
 80069c4:	bb30      	cbnz	r0, 8006a14 <_svfprintf_r+0xd04>
 80069c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80069c8:	3d10      	subs	r5, #16
 80069ca:	e7e7      	b.n	800699c <_svfprintf_r+0xc8c>
 80069cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069ce:	6065      	str	r5, [r4, #4]
 80069d0:	441d      	add	r5, r3
 80069d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069d4:	9521      	str	r5, [sp, #132]	; 0x84
 80069d6:	3301      	adds	r3, #1
 80069d8:	2b07      	cmp	r3, #7
 80069da:	9320      	str	r3, [sp, #128]	; 0x80
 80069dc:	ddcc      	ble.n	8006978 <_svfprintf_r+0xc68>
 80069de:	aa1f      	add	r2, sp, #124	; 0x7c
 80069e0:	4659      	mov	r1, fp
 80069e2:	4650      	mov	r0, sl
 80069e4:	f001 fb82 	bl	80080ec <__ssprint_r>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	d0c5      	beq.n	8006978 <_svfprintf_r+0xc68>
 80069ec:	e012      	b.n	8006a14 <_svfprintf_r+0xd04>
 80069ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80069f0:	4659      	mov	r1, fp
 80069f2:	4650      	mov	r0, sl
 80069f4:	f001 fb7a 	bl	80080ec <__ssprint_r>
 80069f8:	b960      	cbnz	r0, 8006a14 <_svfprintf_r+0xd04>
 80069fa:	2300      	movs	r3, #0
 80069fc:	9320      	str	r3, [sp, #128]	; 0x80
 80069fe:	9f03      	ldr	r7, [sp, #12]
 8006a00:	ac2c      	add	r4, sp, #176	; 0xb0
 8006a02:	f7ff b9bb 	b.w	8005d7c <_svfprintf_r+0x6c>
 8006a06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a08:	b123      	cbz	r3, 8006a14 <_svfprintf_r+0xd04>
 8006a0a:	aa1f      	add	r2, sp, #124	; 0x7c
 8006a0c:	4659      	mov	r1, fp
 8006a0e:	4650      	mov	r0, sl
 8006a10:	f001 fb6c 	bl	80080ec <__ssprint_r>
 8006a14:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006a18:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006a1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a1e:	bf18      	it	ne
 8006a20:	f04f 33ff 	movne.w	r3, #4294967295
 8006a24:	4618      	mov	r0, r3
 8006a26:	e12e      	b.n	8006c86 <_svfprintf_r+0xf76>
 8006a28:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a2c:	4610      	mov	r0, r2
 8006a2e:	4619      	mov	r1, r3
 8006a30:	f7fa f898 	bl	8000b64 <__aeabi_dcmpun>
 8006a34:	b160      	cbz	r0, 8006a50 <_svfprintf_r+0xd40>
 8006a36:	4b5f      	ldr	r3, [pc, #380]	; (8006bb4 <_svfprintf_r+0xea4>)
 8006a38:	4a5f      	ldr	r2, [pc, #380]	; (8006bb8 <_svfprintf_r+0xea8>)
 8006a3a:	9902      	ldr	r1, [sp, #8]
 8006a3c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8006a40:	2947      	cmp	r1, #71	; 0x47
 8006a42:	bfcc      	ite	gt
 8006a44:	4690      	movgt	r8, r2
 8006a46:	4698      	movle	r8, r3
 8006a48:	f04f 0903 	mov.w	r9, #3
 8006a4c:	2600      	movs	r6, #0
 8006a4e:	e44e      	b.n	80062ee <_svfprintf_r+0x5de>
 8006a50:	f1b9 3fff 	cmp.w	r9, #4294967295
 8006a54:	d00a      	beq.n	8006a6c <_svfprintf_r+0xd5c>
 8006a56:	9b02      	ldr	r3, [sp, #8]
 8006a58:	f023 0320 	bic.w	r3, r3, #32
 8006a5c:	2b47      	cmp	r3, #71	; 0x47
 8006a5e:	d107      	bne.n	8006a70 <_svfprintf_r+0xd60>
 8006a60:	f1b9 0f00 	cmp.w	r9, #0
 8006a64:	bf08      	it	eq
 8006a66:	f04f 0901 	moveq.w	r9, #1
 8006a6a:	e001      	b.n	8006a70 <_svfprintf_r+0xd60>
 8006a6c:	f04f 0906 	mov.w	r9, #6
 8006a70:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006a74:	930c      	str	r3, [sp, #48]	; 0x30
 8006a76:	9b07      	ldr	r3, [sp, #28]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	da07      	bge.n	8006a8c <_svfprintf_r+0xd7c>
 8006a7c:	9b06      	ldr	r3, [sp, #24]
 8006a7e:	930e      	str	r3, [sp, #56]	; 0x38
 8006a80:	9b07      	ldr	r3, [sp, #28]
 8006a82:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006a86:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a88:	232d      	movs	r3, #45	; 0x2d
 8006a8a:	e004      	b.n	8006a96 <_svfprintf_r+0xd86>
 8006a8c:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006a90:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006a94:	2300      	movs	r3, #0
 8006a96:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a98:	9b02      	ldr	r3, [sp, #8]
 8006a9a:	f023 0720 	bic.w	r7, r3, #32
 8006a9e:	2f46      	cmp	r7, #70	; 0x46
 8006aa0:	d004      	beq.n	8006aac <_svfprintf_r+0xd9c>
 8006aa2:	2f45      	cmp	r7, #69	; 0x45
 8006aa4:	d105      	bne.n	8006ab2 <_svfprintf_r+0xda2>
 8006aa6:	f109 0601 	add.w	r6, r9, #1
 8006aaa:	e003      	b.n	8006ab4 <_svfprintf_r+0xda4>
 8006aac:	464e      	mov	r6, r9
 8006aae:	2103      	movs	r1, #3
 8006ab0:	e001      	b.n	8006ab6 <_svfprintf_r+0xda6>
 8006ab2:	464e      	mov	r6, r9
 8006ab4:	2102      	movs	r1, #2
 8006ab6:	ab1d      	add	r3, sp, #116	; 0x74
 8006ab8:	9301      	str	r3, [sp, #4]
 8006aba:	ab1a      	add	r3, sp, #104	; 0x68
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	4632      	mov	r2, r6
 8006ac0:	ab19      	add	r3, sp, #100	; 0x64
 8006ac2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006ac6:	4650      	mov	r0, sl
 8006ac8:	f000 f976 	bl	8006db8 <_dtoa_r>
 8006acc:	2f47      	cmp	r7, #71	; 0x47
 8006ace:	4680      	mov	r8, r0
 8006ad0:	d102      	bne.n	8006ad8 <_svfprintf_r+0xdc8>
 8006ad2:	07eb      	lsls	r3, r5, #31
 8006ad4:	f140 80cd 	bpl.w	8006c72 <_svfprintf_r+0xf62>
 8006ad8:	eb08 0306 	add.w	r3, r8, r6
 8006adc:	2f46      	cmp	r7, #70	; 0x46
 8006ade:	9304      	str	r3, [sp, #16]
 8006ae0:	d111      	bne.n	8006b06 <_svfprintf_r+0xdf6>
 8006ae2:	f898 3000 	ldrb.w	r3, [r8]
 8006ae6:	2b30      	cmp	r3, #48	; 0x30
 8006ae8:	d109      	bne.n	8006afe <_svfprintf_r+0xdee>
 8006aea:	2200      	movs	r2, #0
 8006aec:	2300      	movs	r3, #0
 8006aee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006af2:	f7fa f805 	bl	8000b00 <__aeabi_dcmpeq>
 8006af6:	b910      	cbnz	r0, 8006afe <_svfprintf_r+0xdee>
 8006af8:	f1c6 0601 	rsb	r6, r6, #1
 8006afc:	9619      	str	r6, [sp, #100]	; 0x64
 8006afe:	9a04      	ldr	r2, [sp, #16]
 8006b00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b02:	441a      	add	r2, r3
 8006b04:	9204      	str	r2, [sp, #16]
 8006b06:	2200      	movs	r2, #0
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006b0e:	f7f9 fff7 	bl	8000b00 <__aeabi_dcmpeq>
 8006b12:	b908      	cbnz	r0, 8006b18 <_svfprintf_r+0xe08>
 8006b14:	2230      	movs	r2, #48	; 0x30
 8006b16:	e002      	b.n	8006b1e <_svfprintf_r+0xe0e>
 8006b18:	9b04      	ldr	r3, [sp, #16]
 8006b1a:	931d      	str	r3, [sp, #116]	; 0x74
 8006b1c:	e007      	b.n	8006b2e <_svfprintf_r+0xe1e>
 8006b1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b20:	9904      	ldr	r1, [sp, #16]
 8006b22:	4299      	cmp	r1, r3
 8006b24:	d903      	bls.n	8006b2e <_svfprintf_r+0xe1e>
 8006b26:	1c59      	adds	r1, r3, #1
 8006b28:	911d      	str	r1, [sp, #116]	; 0x74
 8006b2a:	701a      	strb	r2, [r3, #0]
 8006b2c:	e7f7      	b.n	8006b1e <_svfprintf_r+0xe0e>
 8006b2e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b30:	2f47      	cmp	r7, #71	; 0x47
 8006b32:	ebc8 0303 	rsb	r3, r8, r3
 8006b36:	9304      	str	r3, [sp, #16]
 8006b38:	d108      	bne.n	8006b4c <_svfprintf_r+0xe3c>
 8006b3a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b3c:	1cdf      	adds	r7, r3, #3
 8006b3e:	db01      	blt.n	8006b44 <_svfprintf_r+0xe34>
 8006b40:	4599      	cmp	r9, r3
 8006b42:	da68      	bge.n	8006c16 <_svfprintf_r+0xf06>
 8006b44:	9b02      	ldr	r3, [sp, #8]
 8006b46:	3b02      	subs	r3, #2
 8006b48:	9302      	str	r3, [sp, #8]
 8006b4a:	e002      	b.n	8006b52 <_svfprintf_r+0xe42>
 8006b4c:	9b02      	ldr	r3, [sp, #8]
 8006b4e:	2b65      	cmp	r3, #101	; 0x65
 8006b50:	dc4a      	bgt.n	8006be8 <_svfprintf_r+0xed8>
 8006b52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b54:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8006b58:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	9319      	str	r3, [sp, #100]	; 0x64
 8006b62:	bfba      	itte	lt
 8006b64:	425b      	neglt	r3, r3
 8006b66:	222d      	movlt	r2, #45	; 0x2d
 8006b68:	222b      	movge	r2, #43	; 0x2b
 8006b6a:	2b09      	cmp	r3, #9
 8006b6c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8006b70:	dd24      	ble.n	8006bbc <_svfprintf_r+0xeac>
 8006b72:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006b76:	200a      	movs	r0, #10
 8006b78:	fb93 f1f0 	sdiv	r1, r3, r0
 8006b7c:	fb00 3311 	mls	r3, r0, r1, r3
 8006b80:	3330      	adds	r3, #48	; 0x30
 8006b82:	2909      	cmp	r1, #9
 8006b84:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006b88:	460b      	mov	r3, r1
 8006b8a:	dcf5      	bgt.n	8006b78 <_svfprintf_r+0xe68>
 8006b8c:	3330      	adds	r3, #48	; 0x30
 8006b8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b92:	1e51      	subs	r1, r2, #1
 8006b94:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8006b98:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8006b9c:	4281      	cmp	r1, r0
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	d213      	bcs.n	8006bca <_svfprintf_r+0xeba>
 8006ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ba6:	f803 2b01 	strb.w	r2, [r3], #1
 8006baa:	e7f7      	b.n	8006b9c <_svfprintf_r+0xe8c>
 8006bac:	08008698 	.word	0x08008698
 8006bb0:	080086dc 	.word	0x080086dc
 8006bb4:	080086b0 	.word	0x080086b0
 8006bb8:	080086b4 	.word	0x080086b4
 8006bbc:	2230      	movs	r2, #48	; 0x30
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8006bc4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8006bc8:	aa1c      	add	r2, sp, #112	; 0x70
 8006bca:	ab1b      	add	r3, sp, #108	; 0x6c
 8006bcc:	1ad3      	subs	r3, r2, r3
 8006bce:	9a04      	ldr	r2, [sp, #16]
 8006bd0:	9310      	str	r3, [sp, #64]	; 0x40
 8006bd2:	2a01      	cmp	r2, #1
 8006bd4:	eb03 0902 	add.w	r9, r3, r2
 8006bd8:	dc02      	bgt.n	8006be0 <_svfprintf_r+0xed0>
 8006bda:	f015 0701 	ands.w	r7, r5, #1
 8006bde:	d032      	beq.n	8006c46 <_svfprintf_r+0xf36>
 8006be0:	9b08      	ldr	r3, [sp, #32]
 8006be2:	2700      	movs	r7, #0
 8006be4:	4499      	add	r9, r3
 8006be6:	e02e      	b.n	8006c46 <_svfprintf_r+0xf36>
 8006be8:	9b02      	ldr	r3, [sp, #8]
 8006bea:	2b66      	cmp	r3, #102	; 0x66
 8006bec:	d113      	bne.n	8006c16 <_svfprintf_r+0xf06>
 8006bee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	dd07      	ble.n	8006c04 <_svfprintf_r+0xef4>
 8006bf4:	f1b9 0f00 	cmp.w	r9, #0
 8006bf8:	d101      	bne.n	8006bfe <_svfprintf_r+0xeee>
 8006bfa:	07ee      	lsls	r6, r5, #31
 8006bfc:	d521      	bpl.n	8006c42 <_svfprintf_r+0xf32>
 8006bfe:	9a08      	ldr	r2, [sp, #32]
 8006c00:	4413      	add	r3, r2
 8006c02:	e006      	b.n	8006c12 <_svfprintf_r+0xf02>
 8006c04:	f1b9 0f00 	cmp.w	r9, #0
 8006c08:	d101      	bne.n	8006c0e <_svfprintf_r+0xefe>
 8006c0a:	07ed      	lsls	r5, r5, #31
 8006c0c:	d514      	bpl.n	8006c38 <_svfprintf_r+0xf28>
 8006c0e:	9b08      	ldr	r3, [sp, #32]
 8006c10:	3301      	adds	r3, #1
 8006c12:	444b      	add	r3, r9
 8006c14:	e015      	b.n	8006c42 <_svfprintf_r+0xf32>
 8006c16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c18:	9a04      	ldr	r2, [sp, #16]
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	db03      	blt.n	8006c26 <_svfprintf_r+0xf16>
 8006c1e:	07e8      	lsls	r0, r5, #31
 8006c20:	d50d      	bpl.n	8006c3e <_svfprintf_r+0xf2e>
 8006c22:	9a08      	ldr	r2, [sp, #32]
 8006c24:	e006      	b.n	8006c34 <_svfprintf_r+0xf24>
 8006c26:	9a04      	ldr	r2, [sp, #16]
 8006c28:	9908      	ldr	r1, [sp, #32]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	440a      	add	r2, r1
 8006c2e:	dc05      	bgt.n	8006c3c <_svfprintf_r+0xf2c>
 8006c30:	f1c3 0301 	rsb	r3, r3, #1
 8006c34:	4413      	add	r3, r2
 8006c36:	e002      	b.n	8006c3e <_svfprintf_r+0xf2e>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e002      	b.n	8006c42 <_svfprintf_r+0xf32>
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	2267      	movs	r2, #103	; 0x67
 8006c40:	9202      	str	r2, [sp, #8]
 8006c42:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8006c44:	4699      	mov	r9, r3
 8006c46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c48:	b113      	cbz	r3, 8006c50 <_svfprintf_r+0xf40>
 8006c4a:	232d      	movs	r3, #45	; 0x2d
 8006c4c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006c50:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c52:	2600      	movs	r6, #0
 8006c54:	f7ff bb4c 	b.w	80062f0 <_svfprintf_r+0x5e0>
 8006c58:	2200      	movs	r2, #0
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c60:	f7f9 ff58 	bl	8000b14 <__aeabi_dcmplt>
 8006c64:	b110      	cbz	r0, 8006c6c <_svfprintf_r+0xf5c>
 8006c66:	232d      	movs	r3, #45	; 0x2d
 8006c68:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006c6c:	4b07      	ldr	r3, [pc, #28]	; (8006c8c <_svfprintf_r+0xf7c>)
 8006c6e:	4a08      	ldr	r2, [pc, #32]	; (8006c90 <_svfprintf_r+0xf80>)
 8006c70:	e6e3      	b.n	8006a3a <_svfprintf_r+0xd2a>
 8006c72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c74:	1a1b      	subs	r3, r3, r0
 8006c76:	9304      	str	r3, [sp, #16]
 8006c78:	e75f      	b.n	8006b3a <_svfprintf_r+0xe2a>
 8006c7a:	ea56 0207 	orrs.w	r2, r6, r7
 8006c7e:	f47f aaaa 	bne.w	80061d6 <_svfprintf_r+0x4c6>
 8006c82:	f7ff baaf 	b.w	80061e4 <_svfprintf_r+0x4d4>
 8006c86:	b03d      	add	sp, #244	; 0xf4
 8006c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c8c:	080086a8 	.word	0x080086a8
 8006c90:	080086ac 	.word	0x080086ac

08006c94 <quorem>:
 8006c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c98:	6903      	ldr	r3, [r0, #16]
 8006c9a:	690c      	ldr	r4, [r1, #16]
 8006c9c:	429c      	cmp	r4, r3
 8006c9e:	4680      	mov	r8, r0
 8006ca0:	f300 8083 	bgt.w	8006daa <quorem+0x116>
 8006ca4:	3c01      	subs	r4, #1
 8006ca6:	f101 0714 	add.w	r7, r1, #20
 8006caa:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006cae:	f100 0614 	add.w	r6, r0, #20
 8006cb2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006cb6:	eb06 030e 	add.w	r3, r6, lr
 8006cba:	9301      	str	r3, [sp, #4]
 8006cbc:	3501      	adds	r5, #1
 8006cbe:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8006cc2:	fbb3 f5f5 	udiv	r5, r3, r5
 8006cc6:	eb07 090e 	add.w	r9, r7, lr
 8006cca:	2d00      	cmp	r5, #0
 8006ccc:	d039      	beq.n	8006d42 <quorem+0xae>
 8006cce:	f04f 0a00 	mov.w	sl, #0
 8006cd2:	4638      	mov	r0, r7
 8006cd4:	46b4      	mov	ip, r6
 8006cd6:	46d3      	mov	fp, sl
 8006cd8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cdc:	b293      	uxth	r3, r2
 8006cde:	fb05 a303 	mla	r3, r5, r3, sl
 8006ce2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	ebc3 030b 	rsb	r3, r3, fp
 8006cec:	0c12      	lsrs	r2, r2, #16
 8006cee:	f8bc b000 	ldrh.w	fp, [ip]
 8006cf2:	fb05 a202 	mla	r2, r5, r2, sl
 8006cf6:	fa13 f38b 	uxtah	r3, r3, fp
 8006cfa:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006cfe:	fa1f fb82 	uxth.w	fp, r2
 8006d02:	f8dc 2000 	ldr.w	r2, [ip]
 8006d06:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006d0a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d14:	4581      	cmp	r9, r0
 8006d16:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006d1a:	f84c 3b04 	str.w	r3, [ip], #4
 8006d1e:	d2db      	bcs.n	8006cd8 <quorem+0x44>
 8006d20:	f856 300e 	ldr.w	r3, [r6, lr]
 8006d24:	b96b      	cbnz	r3, 8006d42 <quorem+0xae>
 8006d26:	9b01      	ldr	r3, [sp, #4]
 8006d28:	3b04      	subs	r3, #4
 8006d2a:	429e      	cmp	r6, r3
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	d302      	bcc.n	8006d36 <quorem+0xa2>
 8006d30:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d34:	e005      	b.n	8006d42 <quorem+0xae>
 8006d36:	6812      	ldr	r2, [r2, #0]
 8006d38:	3b04      	subs	r3, #4
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	d1f8      	bne.n	8006d30 <quorem+0x9c>
 8006d3e:	3c01      	subs	r4, #1
 8006d40:	e7f3      	b.n	8006d2a <quorem+0x96>
 8006d42:	4640      	mov	r0, r8
 8006d44:	f001 f909 	bl	8007f5a <__mcmp>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	db2c      	blt.n	8006da6 <quorem+0x112>
 8006d4c:	3501      	adds	r5, #1
 8006d4e:	4630      	mov	r0, r6
 8006d50:	f04f 0e00 	mov.w	lr, #0
 8006d54:	f857 1b04 	ldr.w	r1, [r7], #4
 8006d58:	f8d0 c000 	ldr.w	ip, [r0]
 8006d5c:	b28a      	uxth	r2, r1
 8006d5e:	ebc2 030e 	rsb	r3, r2, lr
 8006d62:	0c09      	lsrs	r1, r1, #16
 8006d64:	fa13 f38c 	uxtah	r3, r3, ip
 8006d68:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8006d6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d76:	45b9      	cmp	r9, r7
 8006d78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006d7c:	f840 3b04 	str.w	r3, [r0], #4
 8006d80:	d2e8      	bcs.n	8006d54 <quorem+0xc0>
 8006d82:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006d86:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006d8a:	b962      	cbnz	r2, 8006da6 <quorem+0x112>
 8006d8c:	3b04      	subs	r3, #4
 8006d8e:	429e      	cmp	r6, r3
 8006d90:	461a      	mov	r2, r3
 8006d92:	d302      	bcc.n	8006d9a <quorem+0x106>
 8006d94:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d98:	e005      	b.n	8006da6 <quorem+0x112>
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	3b04      	subs	r3, #4
 8006d9e:	2a00      	cmp	r2, #0
 8006da0:	d1f8      	bne.n	8006d94 <quorem+0x100>
 8006da2:	3c01      	subs	r4, #1
 8006da4:	e7f3      	b.n	8006d8e <quorem+0xfa>
 8006da6:	4628      	mov	r0, r5
 8006da8:	e000      	b.n	8006dac <quorem+0x118>
 8006daa:	2000      	movs	r0, #0
 8006dac:	b003      	add	sp, #12
 8006dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db2:	0000      	movs	r0, r0
 8006db4:	0000      	movs	r0, r0
	...

08006db8 <_dtoa_r>:
 8006db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dbc:	ec59 8b10 	vmov	r8, r9, d0
 8006dc0:	b097      	sub	sp, #92	; 0x5c
 8006dc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006dc4:	9106      	str	r1, [sp, #24]
 8006dc6:	4682      	mov	sl, r0
 8006dc8:	9209      	str	r2, [sp, #36]	; 0x24
 8006dca:	9310      	str	r3, [sp, #64]	; 0x40
 8006dcc:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8006dce:	e9cd 8900 	strd	r8, r9, [sp]
 8006dd2:	b945      	cbnz	r5, 8006de6 <_dtoa_r+0x2e>
 8006dd4:	2010      	movs	r0, #16
 8006dd6:	f7fe fd33 	bl	8005840 <malloc>
 8006dda:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8006dde:	6045      	str	r5, [r0, #4]
 8006de0:	6085      	str	r5, [r0, #8]
 8006de2:	6005      	str	r5, [r0, #0]
 8006de4:	60c5      	str	r5, [r0, #12]
 8006de6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006dea:	6819      	ldr	r1, [r3, #0]
 8006dec:	b159      	cbz	r1, 8006e06 <_dtoa_r+0x4e>
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	604a      	str	r2, [r1, #4]
 8006df2:	2301      	movs	r3, #1
 8006df4:	4093      	lsls	r3, r2
 8006df6:	608b      	str	r3, [r1, #8]
 8006df8:	4650      	mov	r0, sl
 8006dfa:	f000 fed5 	bl	8007ba8 <_Bfree>
 8006dfe:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
 8006e06:	9b01      	ldr	r3, [sp, #4]
 8006e08:	4a9f      	ldr	r2, [pc, #636]	; (8007088 <_dtoa_r+0x2d0>)
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	bfbf      	itttt	lt
 8006e0e:	2301      	movlt	r3, #1
 8006e10:	6023      	strlt	r3, [r4, #0]
 8006e12:	9b01      	ldrlt	r3, [sp, #4]
 8006e14:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e18:	bfb8      	it	lt
 8006e1a:	9301      	strlt	r3, [sp, #4]
 8006e1c:	9f01      	ldr	r7, [sp, #4]
 8006e1e:	bfa4      	itt	ge
 8006e20:	2300      	movge	r3, #0
 8006e22:	6023      	strge	r3, [r4, #0]
 8006e24:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8006e28:	0d1b      	lsrs	r3, r3, #20
 8006e2a:	051b      	lsls	r3, r3, #20
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d11d      	bne.n	8006e6c <_dtoa_r+0xb4>
 8006e30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e32:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	9b00      	ldr	r3, [sp, #0]
 8006e3a:	b943      	cbnz	r3, 8006e4e <_dtoa_r+0x96>
 8006e3c:	4a93      	ldr	r2, [pc, #588]	; (800708c <_dtoa_r+0x2d4>)
 8006e3e:	4b94      	ldr	r3, [pc, #592]	; (8007090 <_dtoa_r+0x2d8>)
 8006e40:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8006e44:	2800      	cmp	r0, #0
 8006e46:	bf14      	ite	ne
 8006e48:	4618      	movne	r0, r3
 8006e4a:	4610      	moveq	r0, r2
 8006e4c:	e000      	b.n	8006e50 <_dtoa_r+0x98>
 8006e4e:	4890      	ldr	r0, [pc, #576]	; (8007090 <_dtoa_r+0x2d8>)
 8006e50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f000 854a 	beq.w	80078ec <_dtoa_r+0xb34>
 8006e58:	78c3      	ldrb	r3, [r0, #3]
 8006e5a:	b113      	cbz	r3, 8006e62 <_dtoa_r+0xaa>
 8006e5c:	f100 0308 	add.w	r3, r0, #8
 8006e60:	e000      	b.n	8006e64 <_dtoa_r+0xac>
 8006e62:	1cc3      	adds	r3, r0, #3
 8006e64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	f000 bd40 	b.w	80078ec <_dtoa_r+0xb34>
 8006e6c:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006e70:	2200      	movs	r2, #0
 8006e72:	2300      	movs	r3, #0
 8006e74:	4620      	mov	r0, r4
 8006e76:	4629      	mov	r1, r5
 8006e78:	f7f9 fe42 	bl	8000b00 <__aeabi_dcmpeq>
 8006e7c:	4680      	mov	r8, r0
 8006e7e:	b158      	cbz	r0, 8006e98 <_dtoa_r+0xe0>
 8006e80:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e82:	2301      	movs	r3, #1
 8006e84:	6013      	str	r3, [r2, #0]
 8006e86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f000 8522 	beq.w	80078d2 <_dtoa_r+0xb1a>
 8006e8e:	4881      	ldr	r0, [pc, #516]	; (8007094 <_dtoa_r+0x2dc>)
 8006e90:	6018      	str	r0, [r3, #0]
 8006e92:	3801      	subs	r0, #1
 8006e94:	f000 bd2a 	b.w	80078ec <_dtoa_r+0xb34>
 8006e98:	aa14      	add	r2, sp, #80	; 0x50
 8006e9a:	a915      	add	r1, sp, #84	; 0x54
 8006e9c:	ec45 4b10 	vmov	d0, r4, r5
 8006ea0:	4650      	mov	r0, sl
 8006ea2:	f001 f8d5 	bl	8008050 <__d2b>
 8006ea6:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006eaa:	9002      	str	r0, [sp, #8]
 8006eac:	b15e      	cbz	r6, 8006ec6 <_dtoa_r+0x10e>
 8006eae:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006eb2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006ebc:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006ec0:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8006ec4:	e01d      	b.n	8006f02 <_dtoa_r+0x14a>
 8006ec6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ec8:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006eca:	441e      	add	r6, r3
 8006ecc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006ed0:	2b20      	cmp	r3, #32
 8006ed2:	dd0a      	ble.n	8006eea <_dtoa_r+0x132>
 8006ed4:	9a00      	ldr	r2, [sp, #0]
 8006ed6:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006eda:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006ede:	fa22 f000 	lsr.w	r0, r2, r0
 8006ee2:	fa07 f303 	lsl.w	r3, r7, r3
 8006ee6:	4318      	orrs	r0, r3
 8006ee8:	e004      	b.n	8006ef4 <_dtoa_r+0x13c>
 8006eea:	f1c3 0020 	rsb	r0, r3, #32
 8006eee:	9b00      	ldr	r3, [sp, #0]
 8006ef0:	fa03 f000 	lsl.w	r0, r3, r0
 8006ef4:	f7f9 fb26 	bl	8000544 <__aeabi_ui2d>
 8006ef8:	2301      	movs	r3, #1
 8006efa:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006efe:	3e01      	subs	r6, #1
 8006f00:	9311      	str	r3, [sp, #68]	; 0x44
 8006f02:	2200      	movs	r2, #0
 8006f04:	4b64      	ldr	r3, [pc, #400]	; (8007098 <_dtoa_r+0x2e0>)
 8006f06:	f7f9 f9df 	bl	80002c8 <__aeabi_dsub>
 8006f0a:	a359      	add	r3, pc, #356	; (adr r3, 8007070 <_dtoa_r+0x2b8>)
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	f7f9 fb8e 	bl	8000630 <__aeabi_dmul>
 8006f14:	a358      	add	r3, pc, #352	; (adr r3, 8007078 <_dtoa_r+0x2c0>)
 8006f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1a:	f7f9 f9d7 	bl	80002cc <__adddf3>
 8006f1e:	4604      	mov	r4, r0
 8006f20:	4630      	mov	r0, r6
 8006f22:	460d      	mov	r5, r1
 8006f24:	f7f9 fb1e 	bl	8000564 <__aeabi_i2d>
 8006f28:	a355      	add	r3, pc, #340	; (adr r3, 8007080 <_dtoa_r+0x2c8>)
 8006f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2e:	f7f9 fb7f 	bl	8000630 <__aeabi_dmul>
 8006f32:	4602      	mov	r2, r0
 8006f34:	460b      	mov	r3, r1
 8006f36:	4620      	mov	r0, r4
 8006f38:	4629      	mov	r1, r5
 8006f3a:	f7f9 f9c7 	bl	80002cc <__adddf3>
 8006f3e:	4604      	mov	r4, r0
 8006f40:	460d      	mov	r5, r1
 8006f42:	f7f9 fe25 	bl	8000b90 <__aeabi_d2iz>
 8006f46:	2200      	movs	r2, #0
 8006f48:	4683      	mov	fp, r0
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	4629      	mov	r1, r5
 8006f50:	f7f9 fde0 	bl	8000b14 <__aeabi_dcmplt>
 8006f54:	b158      	cbz	r0, 8006f6e <_dtoa_r+0x1b6>
 8006f56:	4658      	mov	r0, fp
 8006f58:	f7f9 fb04 	bl	8000564 <__aeabi_i2d>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4620      	mov	r0, r4
 8006f62:	4629      	mov	r1, r5
 8006f64:	f7f9 fdcc 	bl	8000b00 <__aeabi_dcmpeq>
 8006f68:	b908      	cbnz	r0, 8006f6e <_dtoa_r+0x1b6>
 8006f6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f6e:	f1bb 0f16 	cmp.w	fp, #22
 8006f72:	d80d      	bhi.n	8006f90 <_dtoa_r+0x1d8>
 8006f74:	4949      	ldr	r1, [pc, #292]	; (800709c <_dtoa_r+0x2e4>)
 8006f76:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006f7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f82:	f7f9 fde5 	bl	8000b50 <__aeabi_dcmpgt>
 8006f86:	b130      	cbz	r0, 8006f96 <_dtoa_r+0x1de>
 8006f88:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e000      	b.n	8006f92 <_dtoa_r+0x1da>
 8006f90:	2301      	movs	r3, #1
 8006f92:	930d      	str	r3, [sp, #52]	; 0x34
 8006f94:	e000      	b.n	8006f98 <_dtoa_r+0x1e0>
 8006f96:	900d      	str	r0, [sp, #52]	; 0x34
 8006f98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f9a:	1b9e      	subs	r6, r3, r6
 8006f9c:	1e73      	subs	r3, r6, #1
 8006f9e:	9305      	str	r3, [sp, #20]
 8006fa0:	bf43      	ittte	mi
 8006fa2:	f1c3 0900 	rsbmi	r9, r3, #0
 8006fa6:	2300      	movmi	r3, #0
 8006fa8:	9305      	strmi	r3, [sp, #20]
 8006faa:	f04f 0900 	movpl.w	r9, #0
 8006fae:	f1bb 0f00 	cmp.w	fp, #0
 8006fb2:	db07      	blt.n	8006fc4 <_dtoa_r+0x20c>
 8006fb4:	9b05      	ldr	r3, [sp, #20]
 8006fb6:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006fba:	445b      	add	r3, fp
 8006fbc:	9305      	str	r3, [sp, #20]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	9307      	str	r3, [sp, #28]
 8006fc2:	e006      	b.n	8006fd2 <_dtoa_r+0x21a>
 8006fc4:	f1cb 0300 	rsb	r3, fp, #0
 8006fc8:	9307      	str	r3, [sp, #28]
 8006fca:	2300      	movs	r3, #0
 8006fcc:	ebcb 0909 	rsb	r9, fp, r9
 8006fd0:	930c      	str	r3, [sp, #48]	; 0x30
 8006fd2:	9b06      	ldr	r3, [sp, #24]
 8006fd4:	2b09      	cmp	r3, #9
 8006fd6:	d827      	bhi.n	8007028 <_dtoa_r+0x270>
 8006fd8:	2b05      	cmp	r3, #5
 8006fda:	bfc4      	itt	gt
 8006fdc:	3b04      	subgt	r3, #4
 8006fde:	9306      	strgt	r3, [sp, #24]
 8006fe0:	9b06      	ldr	r3, [sp, #24]
 8006fe2:	f1a3 0302 	sub.w	r3, r3, #2
 8006fe6:	bfcc      	ite	gt
 8006fe8:	2500      	movgt	r5, #0
 8006fea:	2501      	movle	r5, #1
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	d820      	bhi.n	8007032 <_dtoa_r+0x27a>
 8006ff0:	e8df f003 	tbb	[pc, r3]
 8006ff4:	04020e06 	.word	0x04020e06
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e002      	b.n	8007002 <_dtoa_r+0x24a>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e008      	b.n	8007012 <_dtoa_r+0x25a>
 8007000:	2300      	movs	r3, #0
 8007002:	9308      	str	r3, [sp, #32]
 8007004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007006:	2b00      	cmp	r3, #0
 8007008:	dd1c      	ble.n	8007044 <_dtoa_r+0x28c>
 800700a:	9303      	str	r3, [sp, #12]
 800700c:	4698      	mov	r8, r3
 800700e:	e01e      	b.n	800704e <_dtoa_r+0x296>
 8007010:	2300      	movs	r3, #0
 8007012:	9308      	str	r3, [sp, #32]
 8007014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007016:	445b      	add	r3, fp
 8007018:	f103 0801 	add.w	r8, r3, #1
 800701c:	9303      	str	r3, [sp, #12]
 800701e:	4643      	mov	r3, r8
 8007020:	2b01      	cmp	r3, #1
 8007022:	bfb8      	it	lt
 8007024:	2301      	movlt	r3, #1
 8007026:	e012      	b.n	800704e <_dtoa_r+0x296>
 8007028:	2501      	movs	r5, #1
 800702a:	2300      	movs	r3, #0
 800702c:	9306      	str	r3, [sp, #24]
 800702e:	9508      	str	r5, [sp, #32]
 8007030:	e001      	b.n	8007036 <_dtoa_r+0x27e>
 8007032:	2301      	movs	r3, #1
 8007034:	9308      	str	r3, [sp, #32]
 8007036:	f04f 33ff 	mov.w	r3, #4294967295
 800703a:	9303      	str	r3, [sp, #12]
 800703c:	4698      	mov	r8, r3
 800703e:	2200      	movs	r2, #0
 8007040:	2312      	movs	r3, #18
 8007042:	e003      	b.n	800704c <_dtoa_r+0x294>
 8007044:	2301      	movs	r3, #1
 8007046:	9303      	str	r3, [sp, #12]
 8007048:	4698      	mov	r8, r3
 800704a:	461a      	mov	r2, r3
 800704c:	9209      	str	r2, [sp, #36]	; 0x24
 800704e:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8007052:	2200      	movs	r2, #0
 8007054:	6062      	str	r2, [r4, #4]
 8007056:	2104      	movs	r1, #4
 8007058:	f101 0214 	add.w	r2, r1, #20
 800705c:	429a      	cmp	r2, r3
 800705e:	d81f      	bhi.n	80070a0 <_dtoa_r+0x2e8>
 8007060:	6862      	ldr	r2, [r4, #4]
 8007062:	3201      	adds	r2, #1
 8007064:	6062      	str	r2, [r4, #4]
 8007066:	0049      	lsls	r1, r1, #1
 8007068:	e7f6      	b.n	8007058 <_dtoa_r+0x2a0>
 800706a:	bf00      	nop
 800706c:	f3af 8000 	nop.w
 8007070:	636f4361 	.word	0x636f4361
 8007074:	3fd287a7 	.word	0x3fd287a7
 8007078:	8b60c8b3 	.word	0x8b60c8b3
 800707c:	3fc68a28 	.word	0x3fc68a28
 8007080:	509f79fb 	.word	0x509f79fb
 8007084:	3fd34413 	.word	0x3fd34413
 8007088:	7ff00000 	.word	0x7ff00000
 800708c:	080086ec 	.word	0x080086ec
 8007090:	080086f5 	.word	0x080086f5
 8007094:	080086db 	.word	0x080086db
 8007098:	3ff80000 	.word	0x3ff80000
 800709c:	08008708 	.word	0x08008708
 80070a0:	6861      	ldr	r1, [r4, #4]
 80070a2:	4650      	mov	r0, sl
 80070a4:	f000 fd4b 	bl	8007b3e <_Balloc>
 80070a8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80070ac:	6020      	str	r0, [r4, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	9304      	str	r3, [sp, #16]
 80070b2:	f1b8 0f0e 	cmp.w	r8, #14
 80070b6:	f200 815d 	bhi.w	8007374 <_dtoa_r+0x5bc>
 80070ba:	2d00      	cmp	r5, #0
 80070bc:	f000 815a 	beq.w	8007374 <_dtoa_r+0x5bc>
 80070c0:	ed9d 7b00 	vldr	d7, [sp]
 80070c4:	f1bb 0f00 	cmp.w	fp, #0
 80070c8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80070cc:	dd31      	ble.n	8007132 <_dtoa_r+0x37a>
 80070ce:	4aa0      	ldr	r2, [pc, #640]	; (8007350 <_dtoa_r+0x598>)
 80070d0:	f00b 030f 	and.w	r3, fp, #15
 80070d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070d8:	ed93 7b00 	vldr	d7, [r3]
 80070dc:	ea4f 142b 	mov.w	r4, fp, asr #4
 80070e0:	06e2      	lsls	r2, r4, #27
 80070e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80070e6:	d50c      	bpl.n	8007102 <_dtoa_r+0x34a>
 80070e8:	4b9a      	ldr	r3, [pc, #616]	; (8007354 <_dtoa_r+0x59c>)
 80070ea:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80070ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070f2:	f7f9 fbc7 	bl	8000884 <__aeabi_ddiv>
 80070f6:	f004 040f 	and.w	r4, r4, #15
 80070fa:	e9cd 0100 	strd	r0, r1, [sp]
 80070fe:	2603      	movs	r6, #3
 8007100:	e000      	b.n	8007104 <_dtoa_r+0x34c>
 8007102:	2602      	movs	r6, #2
 8007104:	4d93      	ldr	r5, [pc, #588]	; (8007354 <_dtoa_r+0x59c>)
 8007106:	b16c      	cbz	r4, 8007124 <_dtoa_r+0x36c>
 8007108:	07e3      	lsls	r3, r4, #31
 800710a:	d508      	bpl.n	800711e <_dtoa_r+0x366>
 800710c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007110:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007114:	f7f9 fa8c 	bl	8000630 <__aeabi_dmul>
 8007118:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800711c:	3601      	adds	r6, #1
 800711e:	1064      	asrs	r4, r4, #1
 8007120:	3508      	adds	r5, #8
 8007122:	e7f0      	b.n	8007106 <_dtoa_r+0x34e>
 8007124:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007128:	e9dd 0100 	ldrd	r0, r1, [sp]
 800712c:	f7f9 fbaa 	bl	8000884 <__aeabi_ddiv>
 8007130:	e020      	b.n	8007174 <_dtoa_r+0x3bc>
 8007132:	f1cb 0400 	rsb	r4, fp, #0
 8007136:	b304      	cbz	r4, 800717a <_dtoa_r+0x3c2>
 8007138:	4b85      	ldr	r3, [pc, #532]	; (8007350 <_dtoa_r+0x598>)
 800713a:	4d86      	ldr	r5, [pc, #536]	; (8007354 <_dtoa_r+0x59c>)
 800713c:	f004 020f 	and.w	r2, r4, #15
 8007140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007148:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800714c:	f7f9 fa70 	bl	8000630 <__aeabi_dmul>
 8007150:	e9cd 0100 	strd	r0, r1, [sp]
 8007154:	1124      	asrs	r4, r4, #4
 8007156:	2300      	movs	r3, #0
 8007158:	2602      	movs	r6, #2
 800715a:	b154      	cbz	r4, 8007172 <_dtoa_r+0x3ba>
 800715c:	07e7      	lsls	r7, r4, #31
 800715e:	d505      	bpl.n	800716c <_dtoa_r+0x3b4>
 8007160:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007164:	f7f9 fa64 	bl	8000630 <__aeabi_dmul>
 8007168:	3601      	adds	r6, #1
 800716a:	2301      	movs	r3, #1
 800716c:	1064      	asrs	r4, r4, #1
 800716e:	3508      	adds	r5, #8
 8007170:	e7f3      	b.n	800715a <_dtoa_r+0x3a2>
 8007172:	b11b      	cbz	r3, 800717c <_dtoa_r+0x3c4>
 8007174:	e9cd 0100 	strd	r0, r1, [sp]
 8007178:	e000      	b.n	800717c <_dtoa_r+0x3c4>
 800717a:	2602      	movs	r6, #2
 800717c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800717e:	b1eb      	cbz	r3, 80071bc <_dtoa_r+0x404>
 8007180:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007184:	2200      	movs	r2, #0
 8007186:	4b74      	ldr	r3, [pc, #464]	; (8007358 <_dtoa_r+0x5a0>)
 8007188:	4620      	mov	r0, r4
 800718a:	4629      	mov	r1, r5
 800718c:	f7f9 fcc2 	bl	8000b14 <__aeabi_dcmplt>
 8007190:	b1a0      	cbz	r0, 80071bc <_dtoa_r+0x404>
 8007192:	f1b8 0f00 	cmp.w	r8, #0
 8007196:	d011      	beq.n	80071bc <_dtoa_r+0x404>
 8007198:	9b03      	ldr	r3, [sp, #12]
 800719a:	2b00      	cmp	r3, #0
 800719c:	f340 80e6 	ble.w	800736c <_dtoa_r+0x5b4>
 80071a0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80071a4:	930a      	str	r3, [sp, #40]	; 0x28
 80071a6:	2200      	movs	r2, #0
 80071a8:	4b6c      	ldr	r3, [pc, #432]	; (800735c <_dtoa_r+0x5a4>)
 80071aa:	4620      	mov	r0, r4
 80071ac:	4629      	mov	r1, r5
 80071ae:	f7f9 fa3f 	bl	8000630 <__aeabi_dmul>
 80071b2:	3601      	adds	r6, #1
 80071b4:	e9cd 0100 	strd	r0, r1, [sp]
 80071b8:	9f03      	ldr	r7, [sp, #12]
 80071ba:	e002      	b.n	80071c2 <_dtoa_r+0x40a>
 80071bc:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80071c0:	4647      	mov	r7, r8
 80071c2:	4630      	mov	r0, r6
 80071c4:	f7f9 f9ce 	bl	8000564 <__aeabi_i2d>
 80071c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071cc:	f7f9 fa30 	bl	8000630 <__aeabi_dmul>
 80071d0:	2200      	movs	r2, #0
 80071d2:	4b63      	ldr	r3, [pc, #396]	; (8007360 <_dtoa_r+0x5a8>)
 80071d4:	f7f9 f87a 	bl	80002cc <__adddf3>
 80071d8:	4604      	mov	r4, r0
 80071da:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80071de:	b9cf      	cbnz	r7, 8007214 <_dtoa_r+0x45c>
 80071e0:	2200      	movs	r2, #0
 80071e2:	4b60      	ldr	r3, [pc, #384]	; (8007364 <_dtoa_r+0x5ac>)
 80071e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071e8:	f7f9 f86e 	bl	80002c8 <__aeabi_dsub>
 80071ec:	4622      	mov	r2, r4
 80071ee:	462b      	mov	r3, r5
 80071f0:	e9cd 0100 	strd	r0, r1, [sp]
 80071f4:	f7f9 fcac 	bl	8000b50 <__aeabi_dcmpgt>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	f040 8241 	bne.w	8007680 <_dtoa_r+0x8c8>
 80071fe:	4622      	mov	r2, r4
 8007200:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007204:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007208:	f7f9 fc84 	bl	8000b14 <__aeabi_dcmplt>
 800720c:	2800      	cmp	r0, #0
 800720e:	f040 822e 	bne.w	800766e <_dtoa_r+0x8b6>
 8007212:	e0ab      	b.n	800736c <_dtoa_r+0x5b4>
 8007214:	9a08      	ldr	r2, [sp, #32]
 8007216:	4b4e      	ldr	r3, [pc, #312]	; (8007350 <_dtoa_r+0x598>)
 8007218:	1e79      	subs	r1, r7, #1
 800721a:	2a00      	cmp	r2, #0
 800721c:	d04a      	beq.n	80072b4 <_dtoa_r+0x4fc>
 800721e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007226:	2000      	movs	r0, #0
 8007228:	494f      	ldr	r1, [pc, #316]	; (8007368 <_dtoa_r+0x5b0>)
 800722a:	f7f9 fb2b 	bl	8000884 <__aeabi_ddiv>
 800722e:	4622      	mov	r2, r4
 8007230:	462b      	mov	r3, r5
 8007232:	f7f9 f849 	bl	80002c8 <__aeabi_dsub>
 8007236:	9c04      	ldr	r4, [sp, #16]
 8007238:	4605      	mov	r5, r0
 800723a:	460e      	mov	r6, r1
 800723c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007240:	f7f9 fca6 	bl	8000b90 <__aeabi_d2iz>
 8007244:	9012      	str	r0, [sp, #72]	; 0x48
 8007246:	f7f9 f98d 	bl	8000564 <__aeabi_i2d>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007252:	f7f9 f839 	bl	80002c8 <__aeabi_dsub>
 8007256:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007258:	3330      	adds	r3, #48	; 0x30
 800725a:	f804 3b01 	strb.w	r3, [r4], #1
 800725e:	462a      	mov	r2, r5
 8007260:	4633      	mov	r3, r6
 8007262:	e9cd 0100 	strd	r0, r1, [sp]
 8007266:	f7f9 fc55 	bl	8000b14 <__aeabi_dcmplt>
 800726a:	2800      	cmp	r0, #0
 800726c:	f040 8321 	bne.w	80078b2 <_dtoa_r+0xafa>
 8007270:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007274:	2000      	movs	r0, #0
 8007276:	4938      	ldr	r1, [pc, #224]	; (8007358 <_dtoa_r+0x5a0>)
 8007278:	f7f9 f826 	bl	80002c8 <__aeabi_dsub>
 800727c:	462a      	mov	r2, r5
 800727e:	4633      	mov	r3, r6
 8007280:	f7f9 fc48 	bl	8000b14 <__aeabi_dcmplt>
 8007284:	2800      	cmp	r0, #0
 8007286:	f040 80d2 	bne.w	800742e <_dtoa_r+0x676>
 800728a:	9b04      	ldr	r3, [sp, #16]
 800728c:	1ae3      	subs	r3, r4, r3
 800728e:	42bb      	cmp	r3, r7
 8007290:	da6c      	bge.n	800736c <_dtoa_r+0x5b4>
 8007292:	2200      	movs	r2, #0
 8007294:	4b31      	ldr	r3, [pc, #196]	; (800735c <_dtoa_r+0x5a4>)
 8007296:	4628      	mov	r0, r5
 8007298:	4631      	mov	r1, r6
 800729a:	f7f9 f9c9 	bl	8000630 <__aeabi_dmul>
 800729e:	2200      	movs	r2, #0
 80072a0:	4605      	mov	r5, r0
 80072a2:	460e      	mov	r6, r1
 80072a4:	4b2d      	ldr	r3, [pc, #180]	; (800735c <_dtoa_r+0x5a4>)
 80072a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072aa:	f7f9 f9c1 	bl	8000630 <__aeabi_dmul>
 80072ae:	e9cd 0100 	strd	r0, r1, [sp]
 80072b2:	e7c3      	b.n	800723c <_dtoa_r+0x484>
 80072b4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80072b8:	4622      	mov	r2, r4
 80072ba:	462b      	mov	r3, r5
 80072bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072c0:	f7f9 f9b6 	bl	8000630 <__aeabi_dmul>
 80072c4:	9b04      	ldr	r3, [sp, #16]
 80072c6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80072ca:	19dc      	adds	r4, r3, r7
 80072cc:	461d      	mov	r5, r3
 80072ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072d2:	f7f9 fc5d 	bl	8000b90 <__aeabi_d2iz>
 80072d6:	4606      	mov	r6, r0
 80072d8:	f7f9 f944 	bl	8000564 <__aeabi_i2d>
 80072dc:	3630      	adds	r6, #48	; 0x30
 80072de:	4602      	mov	r2, r0
 80072e0:	460b      	mov	r3, r1
 80072e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072e6:	f7f8 ffef 	bl	80002c8 <__aeabi_dsub>
 80072ea:	f805 6b01 	strb.w	r6, [r5], #1
 80072ee:	42ac      	cmp	r4, r5
 80072f0:	e9cd 0100 	strd	r0, r1, [sp]
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	d123      	bne.n	8007342 <_dtoa_r+0x58a>
 80072fa:	4b1b      	ldr	r3, [pc, #108]	; (8007368 <_dtoa_r+0x5b0>)
 80072fc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8007300:	f7f8 ffe4 	bl	80002cc <__adddf3>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	e9dd 0100 	ldrd	r0, r1, [sp]
 800730c:	f7f9 fc20 	bl	8000b50 <__aeabi_dcmpgt>
 8007310:	2800      	cmp	r0, #0
 8007312:	f040 808c 	bne.w	800742e <_dtoa_r+0x676>
 8007316:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800731a:	2000      	movs	r0, #0
 800731c:	4912      	ldr	r1, [pc, #72]	; (8007368 <_dtoa_r+0x5b0>)
 800731e:	f7f8 ffd3 	bl	80002c8 <__aeabi_dsub>
 8007322:	4602      	mov	r2, r0
 8007324:	460b      	mov	r3, r1
 8007326:	e9dd 0100 	ldrd	r0, r1, [sp]
 800732a:	f7f9 fbf3 	bl	8000b14 <__aeabi_dcmplt>
 800732e:	b1e8      	cbz	r0, 800736c <_dtoa_r+0x5b4>
 8007330:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007334:	2b30      	cmp	r3, #48	; 0x30
 8007336:	f104 32ff 	add.w	r2, r4, #4294967295
 800733a:	f040 82ba 	bne.w	80078b2 <_dtoa_r+0xafa>
 800733e:	4614      	mov	r4, r2
 8007340:	e7f6      	b.n	8007330 <_dtoa_r+0x578>
 8007342:	4b06      	ldr	r3, [pc, #24]	; (800735c <_dtoa_r+0x5a4>)
 8007344:	f7f9 f974 	bl	8000630 <__aeabi_dmul>
 8007348:	e9cd 0100 	strd	r0, r1, [sp]
 800734c:	e7bf      	b.n	80072ce <_dtoa_r+0x516>
 800734e:	bf00      	nop
 8007350:	08008708 	.word	0x08008708
 8007354:	080087d0 	.word	0x080087d0
 8007358:	3ff00000 	.word	0x3ff00000
 800735c:	40240000 	.word	0x40240000
 8007360:	401c0000 	.word	0x401c0000
 8007364:	40140000 	.word	0x40140000
 8007368:	3fe00000 	.word	0x3fe00000
 800736c:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8007370:	e88d 0018 	stmia.w	sp, {r3, r4}
 8007374:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007376:	2b00      	cmp	r3, #0
 8007378:	db7c      	blt.n	8007474 <_dtoa_r+0x6bc>
 800737a:	f1bb 0f0e 	cmp.w	fp, #14
 800737e:	dc79      	bgt.n	8007474 <_dtoa_r+0x6bc>
 8007380:	4b8f      	ldr	r3, [pc, #572]	; (80075c0 <_dtoa_r+0x808>)
 8007382:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007386:	e9d3 6700 	ldrd	r6, r7, [r3]
 800738a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800738c:	2b00      	cmp	r3, #0
 800738e:	da14      	bge.n	80073ba <_dtoa_r+0x602>
 8007390:	f1b8 0f00 	cmp.w	r8, #0
 8007394:	dc11      	bgt.n	80073ba <_dtoa_r+0x602>
 8007396:	f040 816c 	bne.w	8007672 <_dtoa_r+0x8ba>
 800739a:	2200      	movs	r2, #0
 800739c:	4b89      	ldr	r3, [pc, #548]	; (80075c4 <_dtoa_r+0x80c>)
 800739e:	4630      	mov	r0, r6
 80073a0:	4639      	mov	r1, r7
 80073a2:	f7f9 f945 	bl	8000630 <__aeabi_dmul>
 80073a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073aa:	f7f9 fbc7 	bl	8000b3c <__aeabi_dcmpge>
 80073ae:	4645      	mov	r5, r8
 80073b0:	4646      	mov	r6, r8
 80073b2:	2800      	cmp	r0, #0
 80073b4:	f040 815f 	bne.w	8007676 <_dtoa_r+0x8be>
 80073b8:	e166      	b.n	8007688 <_dtoa_r+0x8d0>
 80073ba:	9c04      	ldr	r4, [sp, #16]
 80073bc:	4632      	mov	r2, r6
 80073be:	463b      	mov	r3, r7
 80073c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073c4:	f7f9 fa5e 	bl	8000884 <__aeabi_ddiv>
 80073c8:	f7f9 fbe2 	bl	8000b90 <__aeabi_d2iz>
 80073cc:	4605      	mov	r5, r0
 80073ce:	f7f9 f8c9 	bl	8000564 <__aeabi_i2d>
 80073d2:	4632      	mov	r2, r6
 80073d4:	463b      	mov	r3, r7
 80073d6:	f7f9 f92b 	bl	8000630 <__aeabi_dmul>
 80073da:	460b      	mov	r3, r1
 80073dc:	4602      	mov	r2, r0
 80073de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073e2:	f7f8 ff71 	bl	80002c8 <__aeabi_dsub>
 80073e6:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 80073ea:	f804 eb01 	strb.w	lr, [r4], #1
 80073ee:	9b04      	ldr	r3, [sp, #16]
 80073f0:	ebc3 0e04 	rsb	lr, r3, r4
 80073f4:	45f0      	cmp	r8, lr
 80073f6:	e9cd 0100 	strd	r0, r1, [sp]
 80073fa:	d12e      	bne.n	800745a <_dtoa_r+0x6a2>
 80073fc:	4602      	mov	r2, r0
 80073fe:	460b      	mov	r3, r1
 8007400:	f7f8 ff64 	bl	80002cc <__adddf3>
 8007404:	4680      	mov	r8, r0
 8007406:	4689      	mov	r9, r1
 8007408:	4602      	mov	r2, r0
 800740a:	460b      	mov	r3, r1
 800740c:	4630      	mov	r0, r6
 800740e:	4639      	mov	r1, r7
 8007410:	f7f9 fb80 	bl	8000b14 <__aeabi_dcmplt>
 8007414:	b978      	cbnz	r0, 8007436 <_dtoa_r+0x67e>
 8007416:	4642      	mov	r2, r8
 8007418:	464b      	mov	r3, r9
 800741a:	4630      	mov	r0, r6
 800741c:	4639      	mov	r1, r7
 800741e:	f7f9 fb6f 	bl	8000b00 <__aeabi_dcmpeq>
 8007422:	2800      	cmp	r0, #0
 8007424:	f000 8247 	beq.w	80078b6 <_dtoa_r+0xafe>
 8007428:	07e9      	lsls	r1, r5, #31
 800742a:	d404      	bmi.n	8007436 <_dtoa_r+0x67e>
 800742c:	e243      	b.n	80078b6 <_dtoa_r+0xafe>
 800742e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8007432:	e000      	b.n	8007436 <_dtoa_r+0x67e>
 8007434:	461c      	mov	r4, r3
 8007436:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800743a:	2a39      	cmp	r2, #57	; 0x39
 800743c:	f104 33ff 	add.w	r3, r4, #4294967295
 8007440:	d107      	bne.n	8007452 <_dtoa_r+0x69a>
 8007442:	9a04      	ldr	r2, [sp, #16]
 8007444:	429a      	cmp	r2, r3
 8007446:	d1f5      	bne.n	8007434 <_dtoa_r+0x67c>
 8007448:	9904      	ldr	r1, [sp, #16]
 800744a:	2230      	movs	r2, #48	; 0x30
 800744c:	f10b 0b01 	add.w	fp, fp, #1
 8007450:	700a      	strb	r2, [r1, #0]
 8007452:	781a      	ldrb	r2, [r3, #0]
 8007454:	3201      	adds	r2, #1
 8007456:	701a      	strb	r2, [r3, #0]
 8007458:	e22d      	b.n	80078b6 <_dtoa_r+0xafe>
 800745a:	2200      	movs	r2, #0
 800745c:	4b5a      	ldr	r3, [pc, #360]	; (80075c8 <_dtoa_r+0x810>)
 800745e:	f7f9 f8e7 	bl	8000630 <__aeabi_dmul>
 8007462:	2200      	movs	r2, #0
 8007464:	2300      	movs	r3, #0
 8007466:	e9cd 0100 	strd	r0, r1, [sp]
 800746a:	f7f9 fb49 	bl	8000b00 <__aeabi_dcmpeq>
 800746e:	2800      	cmp	r0, #0
 8007470:	d0a4      	beq.n	80073bc <_dtoa_r+0x604>
 8007472:	e220      	b.n	80078b6 <_dtoa_r+0xafe>
 8007474:	9a08      	ldr	r2, [sp, #32]
 8007476:	2a00      	cmp	r2, #0
 8007478:	d02d      	beq.n	80074d6 <_dtoa_r+0x71e>
 800747a:	9a06      	ldr	r2, [sp, #24]
 800747c:	2a01      	cmp	r2, #1
 800747e:	dc0a      	bgt.n	8007496 <_dtoa_r+0x6de>
 8007480:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007482:	b112      	cbz	r2, 800748a <_dtoa_r+0x6d2>
 8007484:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007488:	e002      	b.n	8007490 <_dtoa_r+0x6d8>
 800748a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800748c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007490:	9d07      	ldr	r5, [sp, #28]
 8007492:	464c      	mov	r4, r9
 8007494:	e015      	b.n	80074c2 <_dtoa_r+0x70a>
 8007496:	9b07      	ldr	r3, [sp, #28]
 8007498:	f108 35ff 	add.w	r5, r8, #4294967295
 800749c:	42ab      	cmp	r3, r5
 800749e:	bfbf      	itttt	lt
 80074a0:	9b07      	ldrlt	r3, [sp, #28]
 80074a2:	9507      	strlt	r5, [sp, #28]
 80074a4:	1aea      	sublt	r2, r5, r3
 80074a6:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80074a8:	bfb7      	itett	lt
 80074aa:	189b      	addlt	r3, r3, r2
 80074ac:	1b5d      	subge	r5, r3, r5
 80074ae:	930c      	strlt	r3, [sp, #48]	; 0x30
 80074b0:	2500      	movlt	r5, #0
 80074b2:	f1b8 0f00 	cmp.w	r8, #0
 80074b6:	bfb9      	ittee	lt
 80074b8:	ebc8 0409 	rsblt	r4, r8, r9
 80074bc:	2300      	movlt	r3, #0
 80074be:	464c      	movge	r4, r9
 80074c0:	4643      	movge	r3, r8
 80074c2:	9a05      	ldr	r2, [sp, #20]
 80074c4:	2101      	movs	r1, #1
 80074c6:	441a      	add	r2, r3
 80074c8:	4650      	mov	r0, sl
 80074ca:	4499      	add	r9, r3
 80074cc:	9205      	str	r2, [sp, #20]
 80074ce:	f000 fc0a 	bl	8007ce6 <__i2b>
 80074d2:	4606      	mov	r6, r0
 80074d4:	e002      	b.n	80074dc <_dtoa_r+0x724>
 80074d6:	9d07      	ldr	r5, [sp, #28]
 80074d8:	9e08      	ldr	r6, [sp, #32]
 80074da:	464c      	mov	r4, r9
 80074dc:	b15c      	cbz	r4, 80074f6 <_dtoa_r+0x73e>
 80074de:	9b05      	ldr	r3, [sp, #20]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	dd08      	ble.n	80074f6 <_dtoa_r+0x73e>
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	9a05      	ldr	r2, [sp, #20]
 80074e8:	bfa8      	it	ge
 80074ea:	4623      	movge	r3, r4
 80074ec:	ebc3 0909 	rsb	r9, r3, r9
 80074f0:	1ae4      	subs	r4, r4, r3
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	9305      	str	r3, [sp, #20]
 80074f6:	9b07      	ldr	r3, [sp, #28]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dd1d      	ble.n	8007538 <_dtoa_r+0x780>
 80074fc:	9b08      	ldr	r3, [sp, #32]
 80074fe:	b1ab      	cbz	r3, 800752c <_dtoa_r+0x774>
 8007500:	b185      	cbz	r5, 8007524 <_dtoa_r+0x76c>
 8007502:	4631      	mov	r1, r6
 8007504:	462a      	mov	r2, r5
 8007506:	4650      	mov	r0, sl
 8007508:	f000 fc88 	bl	8007e1c <__pow5mult>
 800750c:	9a02      	ldr	r2, [sp, #8]
 800750e:	4601      	mov	r1, r0
 8007510:	4606      	mov	r6, r0
 8007512:	4650      	mov	r0, sl
 8007514:	f000 fbf0 	bl	8007cf8 <__multiply>
 8007518:	9902      	ldr	r1, [sp, #8]
 800751a:	4607      	mov	r7, r0
 800751c:	4650      	mov	r0, sl
 800751e:	f000 fb43 	bl	8007ba8 <_Bfree>
 8007522:	9702      	str	r7, [sp, #8]
 8007524:	9b07      	ldr	r3, [sp, #28]
 8007526:	1b5a      	subs	r2, r3, r5
 8007528:	d006      	beq.n	8007538 <_dtoa_r+0x780>
 800752a:	e000      	b.n	800752e <_dtoa_r+0x776>
 800752c:	9a07      	ldr	r2, [sp, #28]
 800752e:	9902      	ldr	r1, [sp, #8]
 8007530:	4650      	mov	r0, sl
 8007532:	f000 fc73 	bl	8007e1c <__pow5mult>
 8007536:	9002      	str	r0, [sp, #8]
 8007538:	2101      	movs	r1, #1
 800753a:	4650      	mov	r0, sl
 800753c:	f000 fbd3 	bl	8007ce6 <__i2b>
 8007540:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007542:	4605      	mov	r5, r0
 8007544:	b35b      	cbz	r3, 800759e <_dtoa_r+0x7e6>
 8007546:	461a      	mov	r2, r3
 8007548:	4601      	mov	r1, r0
 800754a:	4650      	mov	r0, sl
 800754c:	f000 fc66 	bl	8007e1c <__pow5mult>
 8007550:	9b06      	ldr	r3, [sp, #24]
 8007552:	2b01      	cmp	r3, #1
 8007554:	4605      	mov	r5, r0
 8007556:	dc18      	bgt.n	800758a <_dtoa_r+0x7d2>
 8007558:	9b00      	ldr	r3, [sp, #0]
 800755a:	b983      	cbnz	r3, 800757e <_dtoa_r+0x7c6>
 800755c:	9b01      	ldr	r3, [sp, #4]
 800755e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007562:	b973      	cbnz	r3, 8007582 <_dtoa_r+0x7ca>
 8007564:	9b01      	ldr	r3, [sp, #4]
 8007566:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800756a:	0d3f      	lsrs	r7, r7, #20
 800756c:	053f      	lsls	r7, r7, #20
 800756e:	b14f      	cbz	r7, 8007584 <_dtoa_r+0x7cc>
 8007570:	9b05      	ldr	r3, [sp, #20]
 8007572:	3301      	adds	r3, #1
 8007574:	f109 0901 	add.w	r9, r9, #1
 8007578:	9305      	str	r3, [sp, #20]
 800757a:	2701      	movs	r7, #1
 800757c:	e002      	b.n	8007584 <_dtoa_r+0x7cc>
 800757e:	2700      	movs	r7, #0
 8007580:	e000      	b.n	8007584 <_dtoa_r+0x7cc>
 8007582:	9f00      	ldr	r7, [sp, #0]
 8007584:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007586:	b173      	cbz	r3, 80075a6 <_dtoa_r+0x7ee>
 8007588:	e000      	b.n	800758c <_dtoa_r+0x7d4>
 800758a:	2700      	movs	r7, #0
 800758c:	692b      	ldr	r3, [r5, #16]
 800758e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007592:	6918      	ldr	r0, [r3, #16]
 8007594:	f000 fb5a 	bl	8007c4c <__hi0bits>
 8007598:	f1c0 0020 	rsb	r0, r0, #32
 800759c:	e004      	b.n	80075a8 <_dtoa_r+0x7f0>
 800759e:	9b06      	ldr	r3, [sp, #24]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	ddd9      	ble.n	8007558 <_dtoa_r+0x7a0>
 80075a4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80075a6:	2001      	movs	r0, #1
 80075a8:	9b05      	ldr	r3, [sp, #20]
 80075aa:	4418      	add	r0, r3
 80075ac:	f010 001f 	ands.w	r0, r0, #31
 80075b0:	d00e      	beq.n	80075d0 <_dtoa_r+0x818>
 80075b2:	f1c0 0320 	rsb	r3, r0, #32
 80075b6:	2b04      	cmp	r3, #4
 80075b8:	dd08      	ble.n	80075cc <_dtoa_r+0x814>
 80075ba:	f1c0 001c 	rsb	r0, r0, #28
 80075be:	e008      	b.n	80075d2 <_dtoa_r+0x81a>
 80075c0:	08008708 	.word	0x08008708
 80075c4:	40140000 	.word	0x40140000
 80075c8:	40240000 	.word	0x40240000
 80075cc:	d006      	beq.n	80075dc <_dtoa_r+0x824>
 80075ce:	4618      	mov	r0, r3
 80075d0:	301c      	adds	r0, #28
 80075d2:	9b05      	ldr	r3, [sp, #20]
 80075d4:	4403      	add	r3, r0
 80075d6:	4481      	add	r9, r0
 80075d8:	4404      	add	r4, r0
 80075da:	9305      	str	r3, [sp, #20]
 80075dc:	f1b9 0f00 	cmp.w	r9, #0
 80075e0:	dd05      	ble.n	80075ee <_dtoa_r+0x836>
 80075e2:	464a      	mov	r2, r9
 80075e4:	9902      	ldr	r1, [sp, #8]
 80075e6:	4650      	mov	r0, sl
 80075e8:	f000 fc66 	bl	8007eb8 <__lshift>
 80075ec:	9002      	str	r0, [sp, #8]
 80075ee:	9b05      	ldr	r3, [sp, #20]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	dd05      	ble.n	8007600 <_dtoa_r+0x848>
 80075f4:	4629      	mov	r1, r5
 80075f6:	461a      	mov	r2, r3
 80075f8:	4650      	mov	r0, sl
 80075fa:	f000 fc5d 	bl	8007eb8 <__lshift>
 80075fe:	4605      	mov	r5, r0
 8007600:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007602:	b1eb      	cbz	r3, 8007640 <_dtoa_r+0x888>
 8007604:	4629      	mov	r1, r5
 8007606:	9802      	ldr	r0, [sp, #8]
 8007608:	f000 fca7 	bl	8007f5a <__mcmp>
 800760c:	2800      	cmp	r0, #0
 800760e:	da17      	bge.n	8007640 <_dtoa_r+0x888>
 8007610:	2300      	movs	r3, #0
 8007612:	220a      	movs	r2, #10
 8007614:	9902      	ldr	r1, [sp, #8]
 8007616:	4650      	mov	r0, sl
 8007618:	f000 fadd 	bl	8007bd6 <__multadd>
 800761c:	9b08      	ldr	r3, [sp, #32]
 800761e:	9002      	str	r0, [sp, #8]
 8007620:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007624:	2b00      	cmp	r3, #0
 8007626:	f000 8158 	beq.w	80078da <_dtoa_r+0xb22>
 800762a:	2300      	movs	r3, #0
 800762c:	4631      	mov	r1, r6
 800762e:	220a      	movs	r2, #10
 8007630:	4650      	mov	r0, sl
 8007632:	f000 fad0 	bl	8007bd6 <__multadd>
 8007636:	9b03      	ldr	r3, [sp, #12]
 8007638:	2b00      	cmp	r3, #0
 800763a:	4606      	mov	r6, r0
 800763c:	dc37      	bgt.n	80076ae <_dtoa_r+0x8f6>
 800763e:	e033      	b.n	80076a8 <_dtoa_r+0x8f0>
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	dc2a      	bgt.n	800769c <_dtoa_r+0x8e4>
 8007646:	9b06      	ldr	r3, [sp, #24]
 8007648:	2b02      	cmp	r3, #2
 800764a:	dd27      	ble.n	800769c <_dtoa_r+0x8e4>
 800764c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	b983      	cbnz	r3, 8007676 <_dtoa_r+0x8be>
 8007654:	4629      	mov	r1, r5
 8007656:	2205      	movs	r2, #5
 8007658:	4650      	mov	r0, sl
 800765a:	f000 fabc 	bl	8007bd6 <__multadd>
 800765e:	4601      	mov	r1, r0
 8007660:	4605      	mov	r5, r0
 8007662:	9802      	ldr	r0, [sp, #8]
 8007664:	f000 fc79 	bl	8007f5a <__mcmp>
 8007668:	2800      	cmp	r0, #0
 800766a:	dc0d      	bgt.n	8007688 <_dtoa_r+0x8d0>
 800766c:	e003      	b.n	8007676 <_dtoa_r+0x8be>
 800766e:	463d      	mov	r5, r7
 8007670:	e000      	b.n	8007674 <_dtoa_r+0x8bc>
 8007672:	2500      	movs	r5, #0
 8007674:	462e      	mov	r6, r5
 8007676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007678:	9c04      	ldr	r4, [sp, #16]
 800767a:	ea6f 0b03 	mvn.w	fp, r3
 800767e:	e00a      	b.n	8007696 <_dtoa_r+0x8de>
 8007680:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8007684:	463d      	mov	r5, r7
 8007686:	463e      	mov	r6, r7
 8007688:	9b04      	ldr	r3, [sp, #16]
 800768a:	9a04      	ldr	r2, [sp, #16]
 800768c:	1c5c      	adds	r4, r3, #1
 800768e:	2331      	movs	r3, #49	; 0x31
 8007690:	7013      	strb	r3, [r2, #0]
 8007692:	f10b 0b01 	add.w	fp, fp, #1
 8007696:	46b0      	mov	r8, r6
 8007698:	2600      	movs	r6, #0
 800769a:	e0f7      	b.n	800788c <_dtoa_r+0xad4>
 800769c:	9b08      	ldr	r3, [sp, #32]
 800769e:	f8cd 800c 	str.w	r8, [sp, #12]
 80076a2:	b923      	cbnz	r3, 80076ae <_dtoa_r+0x8f6>
 80076a4:	9c04      	ldr	r4, [sp, #16]
 80076a6:	e0b1      	b.n	800780c <_dtoa_r+0xa54>
 80076a8:	9b06      	ldr	r3, [sp, #24]
 80076aa:	2b02      	cmp	r3, #2
 80076ac:	dcd0      	bgt.n	8007650 <_dtoa_r+0x898>
 80076ae:	2c00      	cmp	r4, #0
 80076b0:	dd05      	ble.n	80076be <_dtoa_r+0x906>
 80076b2:	4631      	mov	r1, r6
 80076b4:	4622      	mov	r2, r4
 80076b6:	4650      	mov	r0, sl
 80076b8:	f000 fbfe 	bl	8007eb8 <__lshift>
 80076bc:	4606      	mov	r6, r0
 80076be:	b19f      	cbz	r7, 80076e8 <_dtoa_r+0x930>
 80076c0:	6871      	ldr	r1, [r6, #4]
 80076c2:	4650      	mov	r0, sl
 80076c4:	f000 fa3b 	bl	8007b3e <_Balloc>
 80076c8:	6932      	ldr	r2, [r6, #16]
 80076ca:	3202      	adds	r2, #2
 80076cc:	4604      	mov	r4, r0
 80076ce:	0092      	lsls	r2, r2, #2
 80076d0:	f106 010c 	add.w	r1, r6, #12
 80076d4:	300c      	adds	r0, #12
 80076d6:	f000 fa27 	bl	8007b28 <memcpy>
 80076da:	2201      	movs	r2, #1
 80076dc:	4621      	mov	r1, r4
 80076de:	4650      	mov	r0, sl
 80076e0:	f000 fbea 	bl	8007eb8 <__lshift>
 80076e4:	4680      	mov	r8, r0
 80076e6:	e000      	b.n	80076ea <_dtoa_r+0x932>
 80076e8:	46b0      	mov	r8, r6
 80076ea:	9b00      	ldr	r3, [sp, #0]
 80076ec:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80076f0:	f003 0301 	and.w	r3, r3, #1
 80076f4:	9305      	str	r3, [sp, #20]
 80076f6:	4629      	mov	r1, r5
 80076f8:	9802      	ldr	r0, [sp, #8]
 80076fa:	f7ff facb 	bl	8006c94 <quorem>
 80076fe:	4631      	mov	r1, r6
 8007700:	4604      	mov	r4, r0
 8007702:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8007706:	9802      	ldr	r0, [sp, #8]
 8007708:	f000 fc27 	bl	8007f5a <__mcmp>
 800770c:	4642      	mov	r2, r8
 800770e:	9000      	str	r0, [sp, #0]
 8007710:	4629      	mov	r1, r5
 8007712:	4650      	mov	r0, sl
 8007714:	f000 fc3d 	bl	8007f92 <__mdiff>
 8007718:	68c3      	ldr	r3, [r0, #12]
 800771a:	4602      	mov	r2, r0
 800771c:	b93b      	cbnz	r3, 800772e <_dtoa_r+0x976>
 800771e:	4601      	mov	r1, r0
 8007720:	9007      	str	r0, [sp, #28]
 8007722:	9802      	ldr	r0, [sp, #8]
 8007724:	f000 fc19 	bl	8007f5a <__mcmp>
 8007728:	9a07      	ldr	r2, [sp, #28]
 800772a:	4603      	mov	r3, r0
 800772c:	e000      	b.n	8007730 <_dtoa_r+0x978>
 800772e:	2301      	movs	r3, #1
 8007730:	4611      	mov	r1, r2
 8007732:	4650      	mov	r0, sl
 8007734:	9307      	str	r3, [sp, #28]
 8007736:	f000 fa37 	bl	8007ba8 <_Bfree>
 800773a:	9b07      	ldr	r3, [sp, #28]
 800773c:	b94b      	cbnz	r3, 8007752 <_dtoa_r+0x99a>
 800773e:	9a06      	ldr	r2, [sp, #24]
 8007740:	b93a      	cbnz	r2, 8007752 <_dtoa_r+0x99a>
 8007742:	9a05      	ldr	r2, [sp, #20]
 8007744:	b92a      	cbnz	r2, 8007752 <_dtoa_r+0x99a>
 8007746:	2f39      	cmp	r7, #57	; 0x39
 8007748:	d028      	beq.n	800779c <_dtoa_r+0x9e4>
 800774a:	9b00      	ldr	r3, [sp, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	dc1a      	bgt.n	8007786 <_dtoa_r+0x9ce>
 8007750:	e01b      	b.n	800778a <_dtoa_r+0x9d2>
 8007752:	9a00      	ldr	r2, [sp, #0]
 8007754:	2a00      	cmp	r2, #0
 8007756:	db04      	blt.n	8007762 <_dtoa_r+0x9aa>
 8007758:	d11a      	bne.n	8007790 <_dtoa_r+0x9d8>
 800775a:	9a06      	ldr	r2, [sp, #24]
 800775c:	b9c2      	cbnz	r2, 8007790 <_dtoa_r+0x9d8>
 800775e:	9a05      	ldr	r2, [sp, #20]
 8007760:	b9b2      	cbnz	r2, 8007790 <_dtoa_r+0x9d8>
 8007762:	2b00      	cmp	r3, #0
 8007764:	dd11      	ble.n	800778a <_dtoa_r+0x9d2>
 8007766:	2201      	movs	r2, #1
 8007768:	9902      	ldr	r1, [sp, #8]
 800776a:	4650      	mov	r0, sl
 800776c:	f000 fba4 	bl	8007eb8 <__lshift>
 8007770:	4629      	mov	r1, r5
 8007772:	9002      	str	r0, [sp, #8]
 8007774:	f000 fbf1 	bl	8007f5a <__mcmp>
 8007778:	2800      	cmp	r0, #0
 800777a:	dc02      	bgt.n	8007782 <_dtoa_r+0x9ca>
 800777c:	d105      	bne.n	800778a <_dtoa_r+0x9d2>
 800777e:	07fa      	lsls	r2, r7, #31
 8007780:	d503      	bpl.n	800778a <_dtoa_r+0x9d2>
 8007782:	2f39      	cmp	r7, #57	; 0x39
 8007784:	d00a      	beq.n	800779c <_dtoa_r+0x9e4>
 8007786:	f104 0731 	add.w	r7, r4, #49	; 0x31
 800778a:	f109 0401 	add.w	r4, r9, #1
 800778e:	e00c      	b.n	80077aa <_dtoa_r+0x9f2>
 8007790:	2b00      	cmp	r3, #0
 8007792:	f109 0401 	add.w	r4, r9, #1
 8007796:	dd0b      	ble.n	80077b0 <_dtoa_r+0x9f8>
 8007798:	2f39      	cmp	r7, #57	; 0x39
 800779a:	d105      	bne.n	80077a8 <_dtoa_r+0x9f0>
 800779c:	2339      	movs	r3, #57	; 0x39
 800779e:	f889 3000 	strb.w	r3, [r9]
 80077a2:	f109 0901 	add.w	r9, r9, #1
 80077a6:	e054      	b.n	8007852 <_dtoa_r+0xa9a>
 80077a8:	3701      	adds	r7, #1
 80077aa:	f889 7000 	strb.w	r7, [r9]
 80077ae:	e06d      	b.n	800788c <_dtoa_r+0xad4>
 80077b0:	9b04      	ldr	r3, [sp, #16]
 80077b2:	9a03      	ldr	r2, [sp, #12]
 80077b4:	f804 7c01 	strb.w	r7, [r4, #-1]
 80077b8:	1ae3      	subs	r3, r4, r3
 80077ba:	4293      	cmp	r3, r2
 80077bc:	46a1      	mov	r9, r4
 80077be:	d03a      	beq.n	8007836 <_dtoa_r+0xa7e>
 80077c0:	2300      	movs	r3, #0
 80077c2:	220a      	movs	r2, #10
 80077c4:	9902      	ldr	r1, [sp, #8]
 80077c6:	4650      	mov	r0, sl
 80077c8:	f000 fa05 	bl	8007bd6 <__multadd>
 80077cc:	4546      	cmp	r6, r8
 80077ce:	9002      	str	r0, [sp, #8]
 80077d0:	f04f 0300 	mov.w	r3, #0
 80077d4:	f04f 020a 	mov.w	r2, #10
 80077d8:	4631      	mov	r1, r6
 80077da:	4650      	mov	r0, sl
 80077dc:	d104      	bne.n	80077e8 <_dtoa_r+0xa30>
 80077de:	f000 f9fa 	bl	8007bd6 <__multadd>
 80077e2:	4606      	mov	r6, r0
 80077e4:	4680      	mov	r8, r0
 80077e6:	e786      	b.n	80076f6 <_dtoa_r+0x93e>
 80077e8:	f000 f9f5 	bl	8007bd6 <__multadd>
 80077ec:	4641      	mov	r1, r8
 80077ee:	4606      	mov	r6, r0
 80077f0:	2300      	movs	r3, #0
 80077f2:	220a      	movs	r2, #10
 80077f4:	4650      	mov	r0, sl
 80077f6:	f000 f9ee 	bl	8007bd6 <__multadd>
 80077fa:	4680      	mov	r8, r0
 80077fc:	e77b      	b.n	80076f6 <_dtoa_r+0x93e>
 80077fe:	2300      	movs	r3, #0
 8007800:	220a      	movs	r2, #10
 8007802:	9902      	ldr	r1, [sp, #8]
 8007804:	4650      	mov	r0, sl
 8007806:	f000 f9e6 	bl	8007bd6 <__multadd>
 800780a:	9002      	str	r0, [sp, #8]
 800780c:	4629      	mov	r1, r5
 800780e:	9802      	ldr	r0, [sp, #8]
 8007810:	f7ff fa40 	bl	8006c94 <quorem>
 8007814:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8007818:	f804 7b01 	strb.w	r7, [r4], #1
 800781c:	9b04      	ldr	r3, [sp, #16]
 800781e:	9a03      	ldr	r2, [sp, #12]
 8007820:	1ae3      	subs	r3, r4, r3
 8007822:	4293      	cmp	r3, r2
 8007824:	dbeb      	blt.n	80077fe <_dtoa_r+0xa46>
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	2a01      	cmp	r2, #1
 800782a:	bfac      	ite	ge
 800782c:	189b      	addge	r3, r3, r2
 800782e:	3301      	addlt	r3, #1
 8007830:	46b0      	mov	r8, r6
 8007832:	4699      	mov	r9, r3
 8007834:	2600      	movs	r6, #0
 8007836:	2201      	movs	r2, #1
 8007838:	9902      	ldr	r1, [sp, #8]
 800783a:	4650      	mov	r0, sl
 800783c:	f000 fb3c 	bl	8007eb8 <__lshift>
 8007840:	4629      	mov	r1, r5
 8007842:	9002      	str	r0, [sp, #8]
 8007844:	f000 fb89 	bl	8007f5a <__mcmp>
 8007848:	2800      	cmp	r0, #0
 800784a:	dc02      	bgt.n	8007852 <_dtoa_r+0xa9a>
 800784c:	d115      	bne.n	800787a <_dtoa_r+0xac2>
 800784e:	07fb      	lsls	r3, r7, #31
 8007850:	d513      	bpl.n	800787a <_dtoa_r+0xac2>
 8007852:	464c      	mov	r4, r9
 8007854:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007858:	2b39      	cmp	r3, #57	; 0x39
 800785a:	f104 32ff 	add.w	r2, r4, #4294967295
 800785e:	d109      	bne.n	8007874 <_dtoa_r+0xabc>
 8007860:	9b04      	ldr	r3, [sp, #16]
 8007862:	4293      	cmp	r3, r2
 8007864:	d104      	bne.n	8007870 <_dtoa_r+0xab8>
 8007866:	f10b 0b01 	add.w	fp, fp, #1
 800786a:	2331      	movs	r3, #49	; 0x31
 800786c:	9a04      	ldr	r2, [sp, #16]
 800786e:	e002      	b.n	8007876 <_dtoa_r+0xabe>
 8007870:	4614      	mov	r4, r2
 8007872:	e7ef      	b.n	8007854 <_dtoa_r+0xa9c>
 8007874:	3301      	adds	r3, #1
 8007876:	7013      	strb	r3, [r2, #0]
 8007878:	e008      	b.n	800788c <_dtoa_r+0xad4>
 800787a:	464c      	mov	r4, r9
 800787c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007880:	2b30      	cmp	r3, #48	; 0x30
 8007882:	f104 32ff 	add.w	r2, r4, #4294967295
 8007886:	d101      	bne.n	800788c <_dtoa_r+0xad4>
 8007888:	4614      	mov	r4, r2
 800788a:	e7f7      	b.n	800787c <_dtoa_r+0xac4>
 800788c:	4629      	mov	r1, r5
 800788e:	4650      	mov	r0, sl
 8007890:	f000 f98a 	bl	8007ba8 <_Bfree>
 8007894:	f1b8 0f00 	cmp.w	r8, #0
 8007898:	d00d      	beq.n	80078b6 <_dtoa_r+0xafe>
 800789a:	b12e      	cbz	r6, 80078a8 <_dtoa_r+0xaf0>
 800789c:	4546      	cmp	r6, r8
 800789e:	d003      	beq.n	80078a8 <_dtoa_r+0xaf0>
 80078a0:	4631      	mov	r1, r6
 80078a2:	4650      	mov	r0, sl
 80078a4:	f000 f980 	bl	8007ba8 <_Bfree>
 80078a8:	4641      	mov	r1, r8
 80078aa:	4650      	mov	r0, sl
 80078ac:	f000 f97c 	bl	8007ba8 <_Bfree>
 80078b0:	e001      	b.n	80078b6 <_dtoa_r+0xafe>
 80078b2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80078b6:	9902      	ldr	r1, [sp, #8]
 80078b8:	4650      	mov	r0, sl
 80078ba:	f000 f975 	bl	8007ba8 <_Bfree>
 80078be:	2300      	movs	r3, #0
 80078c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078c2:	7023      	strb	r3, [r4, #0]
 80078c4:	f10b 0301 	add.w	r3, fp, #1
 80078c8:	6013      	str	r3, [r2, #0]
 80078ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078cc:	b11b      	cbz	r3, 80078d6 <_dtoa_r+0xb1e>
 80078ce:	601c      	str	r4, [r3, #0]
 80078d0:	e001      	b.n	80078d6 <_dtoa_r+0xb1e>
 80078d2:	4808      	ldr	r0, [pc, #32]	; (80078f4 <_dtoa_r+0xb3c>)
 80078d4:	e00a      	b.n	80078ec <_dtoa_r+0xb34>
 80078d6:	9804      	ldr	r0, [sp, #16]
 80078d8:	e008      	b.n	80078ec <_dtoa_r+0xb34>
 80078da:	9b03      	ldr	r3, [sp, #12]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	f73f aee1 	bgt.w	80076a4 <_dtoa_r+0x8ec>
 80078e2:	9b06      	ldr	r3, [sp, #24]
 80078e4:	2b02      	cmp	r3, #2
 80078e6:	f77f aedd 	ble.w	80076a4 <_dtoa_r+0x8ec>
 80078ea:	e6b1      	b.n	8007650 <_dtoa_r+0x898>
 80078ec:	b017      	add	sp, #92	; 0x5c
 80078ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f2:	bf00      	nop
 80078f4:	080086da 	.word	0x080086da

080078f8 <_malloc_trim_r>:
 80078f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078fc:	4f25      	ldr	r7, [pc, #148]	; (8007994 <_malloc_trim_r+0x9c>)
 80078fe:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 80079a0 <_malloc_trim_r+0xa8>
 8007902:	4689      	mov	r9, r1
 8007904:	4606      	mov	r6, r0
 8007906:	f7fe f9cb 	bl	8005ca0 <__malloc_lock>
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	685d      	ldr	r5, [r3, #4]
 800790e:	f1a8 0411 	sub.w	r4, r8, #17
 8007912:	f025 0503 	bic.w	r5, r5, #3
 8007916:	442c      	add	r4, r5
 8007918:	ebc9 0404 	rsb	r4, r9, r4
 800791c:	fbb4 f4f8 	udiv	r4, r4, r8
 8007920:	3c01      	subs	r4, #1
 8007922:	fb08 f404 	mul.w	r4, r8, r4
 8007926:	4544      	cmp	r4, r8
 8007928:	da05      	bge.n	8007936 <_malloc_trim_r+0x3e>
 800792a:	4630      	mov	r0, r6
 800792c:	f7fe f9b9 	bl	8005ca2 <__malloc_unlock>
 8007930:	2000      	movs	r0, #0
 8007932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007936:	2100      	movs	r1, #0
 8007938:	4630      	mov	r0, r6
 800793a:	f7fe f9b3 	bl	8005ca4 <_sbrk_r>
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	442b      	add	r3, r5
 8007942:	4298      	cmp	r0, r3
 8007944:	d1f1      	bne.n	800792a <_malloc_trim_r+0x32>
 8007946:	4261      	negs	r1, r4
 8007948:	4630      	mov	r0, r6
 800794a:	f7fe f9ab 	bl	8005ca4 <_sbrk_r>
 800794e:	3001      	adds	r0, #1
 8007950:	d110      	bne.n	8007974 <_malloc_trim_r+0x7c>
 8007952:	2100      	movs	r1, #0
 8007954:	4630      	mov	r0, r6
 8007956:	f7fe f9a5 	bl	8005ca4 <_sbrk_r>
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	1a83      	subs	r3, r0, r2
 800795e:	2b0f      	cmp	r3, #15
 8007960:	dde3      	ble.n	800792a <_malloc_trim_r+0x32>
 8007962:	490d      	ldr	r1, [pc, #52]	; (8007998 <_malloc_trim_r+0xa0>)
 8007964:	6809      	ldr	r1, [r1, #0]
 8007966:	1a40      	subs	r0, r0, r1
 8007968:	490c      	ldr	r1, [pc, #48]	; (800799c <_malloc_trim_r+0xa4>)
 800796a:	f043 0301 	orr.w	r3, r3, #1
 800796e:	6008      	str	r0, [r1, #0]
 8007970:	6053      	str	r3, [r2, #4]
 8007972:	e7da      	b.n	800792a <_malloc_trim_r+0x32>
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	4a09      	ldr	r2, [pc, #36]	; (800799c <_malloc_trim_r+0xa4>)
 8007978:	1b2d      	subs	r5, r5, r4
 800797a:	f045 0501 	orr.w	r5, r5, #1
 800797e:	605d      	str	r5, [r3, #4]
 8007980:	6813      	ldr	r3, [r2, #0]
 8007982:	4630      	mov	r0, r6
 8007984:	1b1c      	subs	r4, r3, r4
 8007986:	6014      	str	r4, [r2, #0]
 8007988:	f7fe f98b 	bl	8005ca2 <__malloc_unlock>
 800798c:	2001      	movs	r0, #1
 800798e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007992:	bf00      	nop
 8007994:	20000058 	.word	0x20000058
 8007998:	20000464 	.word	0x20000464
 800799c:	200005ec 	.word	0x200005ec
 80079a0:	00001000 	.word	0x00001000

080079a4 <_free_r>:
 80079a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a8:	4604      	mov	r4, r0
 80079aa:	4688      	mov	r8, r1
 80079ac:	2900      	cmp	r1, #0
 80079ae:	f000 80ad 	beq.w	8007b0c <_free_r+0x168>
 80079b2:	f7fe f975 	bl	8005ca0 <__malloc_lock>
 80079b6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80079ba:	4d55      	ldr	r5, [pc, #340]	; (8007b10 <_free_r+0x16c>)
 80079bc:	f022 0001 	bic.w	r0, r2, #1
 80079c0:	f1a8 0308 	sub.w	r3, r8, #8
 80079c4:	181f      	adds	r7, r3, r0
 80079c6:	68a9      	ldr	r1, [r5, #8]
 80079c8:	687e      	ldr	r6, [r7, #4]
 80079ca:	428f      	cmp	r7, r1
 80079cc:	f026 0603 	bic.w	r6, r6, #3
 80079d0:	f002 0201 	and.w	r2, r2, #1
 80079d4:	d11b      	bne.n	8007a0e <_free_r+0x6a>
 80079d6:	4430      	add	r0, r6
 80079d8:	b93a      	cbnz	r2, 80079ea <_free_r+0x46>
 80079da:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80079de:	1a9b      	subs	r3, r3, r2
 80079e0:	4410      	add	r0, r2
 80079e2:	6899      	ldr	r1, [r3, #8]
 80079e4:	68da      	ldr	r2, [r3, #12]
 80079e6:	60ca      	str	r2, [r1, #12]
 80079e8:	6091      	str	r1, [r2, #8]
 80079ea:	f040 0201 	orr.w	r2, r0, #1
 80079ee:	605a      	str	r2, [r3, #4]
 80079f0:	60ab      	str	r3, [r5, #8]
 80079f2:	4b48      	ldr	r3, [pc, #288]	; (8007b14 <_free_r+0x170>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4298      	cmp	r0, r3
 80079f8:	d304      	bcc.n	8007a04 <_free_r+0x60>
 80079fa:	4b47      	ldr	r3, [pc, #284]	; (8007b18 <_free_r+0x174>)
 80079fc:	4620      	mov	r0, r4
 80079fe:	6819      	ldr	r1, [r3, #0]
 8007a00:	f7ff ff7a 	bl	80078f8 <_malloc_trim_r>
 8007a04:	4620      	mov	r0, r4
 8007a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a0a:	f7fe b94a 	b.w	8005ca2 <__malloc_unlock>
 8007a0e:	607e      	str	r6, [r7, #4]
 8007a10:	b97a      	cbnz	r2, 8007a32 <_free_r+0x8e>
 8007a12:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007a16:	1a5b      	subs	r3, r3, r1
 8007a18:	4408      	add	r0, r1
 8007a1a:	6899      	ldr	r1, [r3, #8]
 8007a1c:	f105 0e08 	add.w	lr, r5, #8
 8007a20:	4571      	cmp	r1, lr
 8007a22:	d008      	beq.n	8007a36 <_free_r+0x92>
 8007a24:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8007a28:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007a2c:	f8ce 1008 	str.w	r1, [lr, #8]
 8007a30:	e002      	b.n	8007a38 <_free_r+0x94>
 8007a32:	2200      	movs	r2, #0
 8007a34:	e000      	b.n	8007a38 <_free_r+0x94>
 8007a36:	2201      	movs	r2, #1
 8007a38:	19b9      	adds	r1, r7, r6
 8007a3a:	6849      	ldr	r1, [r1, #4]
 8007a3c:	07c9      	lsls	r1, r1, #31
 8007a3e:	d40e      	bmi.n	8007a5e <_free_r+0xba>
 8007a40:	4430      	add	r0, r6
 8007a42:	68b9      	ldr	r1, [r7, #8]
 8007a44:	b942      	cbnz	r2, 8007a58 <_free_r+0xb4>
 8007a46:	4e35      	ldr	r6, [pc, #212]	; (8007b1c <_free_r+0x178>)
 8007a48:	42b1      	cmp	r1, r6
 8007a4a:	d105      	bne.n	8007a58 <_free_r+0xb4>
 8007a4c:	616b      	str	r3, [r5, #20]
 8007a4e:	612b      	str	r3, [r5, #16]
 8007a50:	2201      	movs	r2, #1
 8007a52:	60d9      	str	r1, [r3, #12]
 8007a54:	6099      	str	r1, [r3, #8]
 8007a56:	e002      	b.n	8007a5e <_free_r+0xba>
 8007a58:	68fe      	ldr	r6, [r7, #12]
 8007a5a:	60ce      	str	r6, [r1, #12]
 8007a5c:	60b1      	str	r1, [r6, #8]
 8007a5e:	f040 0101 	orr.w	r1, r0, #1
 8007a62:	6059      	str	r1, [r3, #4]
 8007a64:	5018      	str	r0, [r3, r0]
 8007a66:	2a00      	cmp	r2, #0
 8007a68:	d1cc      	bne.n	8007a04 <_free_r+0x60>
 8007a6a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007a6e:	d212      	bcs.n	8007a96 <_free_r+0xf2>
 8007a70:	08c0      	lsrs	r0, r0, #3
 8007a72:	1081      	asrs	r1, r0, #2
 8007a74:	2201      	movs	r2, #1
 8007a76:	fa02 f101 	lsl.w	r1, r2, r1
 8007a7a:	686a      	ldr	r2, [r5, #4]
 8007a7c:	3001      	adds	r0, #1
 8007a7e:	430a      	orrs	r2, r1
 8007a80:	606a      	str	r2, [r5, #4]
 8007a82:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007a86:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007a8a:	6099      	str	r1, [r3, #8]
 8007a8c:	3a08      	subs	r2, #8
 8007a8e:	60da      	str	r2, [r3, #12]
 8007a90:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007a94:	e038      	b.n	8007b08 <_free_r+0x164>
 8007a96:	0a42      	lsrs	r2, r0, #9
 8007a98:	2a04      	cmp	r2, #4
 8007a9a:	d802      	bhi.n	8007aa2 <_free_r+0xfe>
 8007a9c:	0982      	lsrs	r2, r0, #6
 8007a9e:	3238      	adds	r2, #56	; 0x38
 8007aa0:	e015      	b.n	8007ace <_free_r+0x12a>
 8007aa2:	2a14      	cmp	r2, #20
 8007aa4:	d801      	bhi.n	8007aaa <_free_r+0x106>
 8007aa6:	325b      	adds	r2, #91	; 0x5b
 8007aa8:	e011      	b.n	8007ace <_free_r+0x12a>
 8007aaa:	2a54      	cmp	r2, #84	; 0x54
 8007aac:	d802      	bhi.n	8007ab4 <_free_r+0x110>
 8007aae:	0b02      	lsrs	r2, r0, #12
 8007ab0:	326e      	adds	r2, #110	; 0x6e
 8007ab2:	e00c      	b.n	8007ace <_free_r+0x12a>
 8007ab4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007ab8:	d802      	bhi.n	8007ac0 <_free_r+0x11c>
 8007aba:	0bc2      	lsrs	r2, r0, #15
 8007abc:	3277      	adds	r2, #119	; 0x77
 8007abe:	e006      	b.n	8007ace <_free_r+0x12a>
 8007ac0:	f240 5154 	movw	r1, #1364	; 0x554
 8007ac4:	428a      	cmp	r2, r1
 8007ac6:	bf9a      	itte	ls
 8007ac8:	0c82      	lsrls	r2, r0, #18
 8007aca:	327c      	addls	r2, #124	; 0x7c
 8007acc:	227e      	movhi	r2, #126	; 0x7e
 8007ace:	1c51      	adds	r1, r2, #1
 8007ad0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007ad4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007ad8:	4f0d      	ldr	r7, [pc, #52]	; (8007b10 <_free_r+0x16c>)
 8007ada:	428e      	cmp	r6, r1
 8007adc:	d10b      	bne.n	8007af6 <_free_r+0x152>
 8007ade:	2101      	movs	r1, #1
 8007ae0:	1092      	asrs	r2, r2, #2
 8007ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8007ae6:	6879      	ldr	r1, [r7, #4]
 8007ae8:	4311      	orrs	r1, r2
 8007aea:	6079      	str	r1, [r7, #4]
 8007aec:	4631      	mov	r1, r6
 8007aee:	e008      	b.n	8007b02 <_free_r+0x15e>
 8007af0:	6889      	ldr	r1, [r1, #8]
 8007af2:	428e      	cmp	r6, r1
 8007af4:	d004      	beq.n	8007b00 <_free_r+0x15c>
 8007af6:	684a      	ldr	r2, [r1, #4]
 8007af8:	f022 0203 	bic.w	r2, r2, #3
 8007afc:	4290      	cmp	r0, r2
 8007afe:	d3f7      	bcc.n	8007af0 <_free_r+0x14c>
 8007b00:	68ce      	ldr	r6, [r1, #12]
 8007b02:	60de      	str	r6, [r3, #12]
 8007b04:	6099      	str	r1, [r3, #8]
 8007b06:	60b3      	str	r3, [r6, #8]
 8007b08:	60cb      	str	r3, [r1, #12]
 8007b0a:	e77b      	b.n	8007a04 <_free_r+0x60>
 8007b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b10:	20000058 	.word	0x20000058
 8007b14:	20000460 	.word	0x20000460
 8007b18:	200005e8 	.word	0x200005e8
 8007b1c:	20000060 	.word	0x20000060

08007b20 <_localeconv_r>:
 8007b20:	4800      	ldr	r0, [pc, #0]	; (8007b24 <_localeconv_r+0x4>)
 8007b22:	4770      	bx	lr
 8007b24:	2000055c 	.word	0x2000055c

08007b28 <memcpy>:
 8007b28:	b510      	push	{r4, lr}
 8007b2a:	1e43      	subs	r3, r0, #1
 8007b2c:	440a      	add	r2, r1
 8007b2e:	4291      	cmp	r1, r2
 8007b30:	d004      	beq.n	8007b3c <memcpy+0x14>
 8007b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b3a:	e7f8      	b.n	8007b2e <memcpy+0x6>
 8007b3c:	bd10      	pop	{r4, pc}

08007b3e <_Balloc>:
 8007b3e:	b570      	push	{r4, r5, r6, lr}
 8007b40:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007b42:	4604      	mov	r4, r0
 8007b44:	460e      	mov	r6, r1
 8007b46:	b93d      	cbnz	r5, 8007b58 <_Balloc+0x1a>
 8007b48:	2010      	movs	r0, #16
 8007b4a:	f7fd fe79 	bl	8005840 <malloc>
 8007b4e:	6260      	str	r0, [r4, #36]	; 0x24
 8007b50:	6045      	str	r5, [r0, #4]
 8007b52:	6085      	str	r5, [r0, #8]
 8007b54:	6005      	str	r5, [r0, #0]
 8007b56:	60c5      	str	r5, [r0, #12]
 8007b58:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007b5a:	68eb      	ldr	r3, [r5, #12]
 8007b5c:	b143      	cbz	r3, 8007b70 <_Balloc+0x32>
 8007b5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007b66:	b178      	cbz	r0, 8007b88 <_Balloc+0x4a>
 8007b68:	6802      	ldr	r2, [r0, #0]
 8007b6a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007b6e:	e017      	b.n	8007ba0 <_Balloc+0x62>
 8007b70:	2221      	movs	r2, #33	; 0x21
 8007b72:	2104      	movs	r1, #4
 8007b74:	4620      	mov	r0, r4
 8007b76:	f000 fb38 	bl	80081ea <_calloc_r>
 8007b7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b7c:	60e8      	str	r0, [r5, #12]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d1ec      	bne.n	8007b5e <_Balloc+0x20>
 8007b84:	2000      	movs	r0, #0
 8007b86:	bd70      	pop	{r4, r5, r6, pc}
 8007b88:	2101      	movs	r1, #1
 8007b8a:	fa01 f506 	lsl.w	r5, r1, r6
 8007b8e:	1d6a      	adds	r2, r5, #5
 8007b90:	0092      	lsls	r2, r2, #2
 8007b92:	4620      	mov	r0, r4
 8007b94:	f000 fb29 	bl	80081ea <_calloc_r>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	d0f3      	beq.n	8007b84 <_Balloc+0x46>
 8007b9c:	6046      	str	r6, [r0, #4]
 8007b9e:	6085      	str	r5, [r0, #8]
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	6103      	str	r3, [r0, #16]
 8007ba4:	60c3      	str	r3, [r0, #12]
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}

08007ba8 <_Bfree>:
 8007ba8:	b570      	push	{r4, r5, r6, lr}
 8007baa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007bac:	4606      	mov	r6, r0
 8007bae:	460d      	mov	r5, r1
 8007bb0:	b93c      	cbnz	r4, 8007bc2 <_Bfree+0x1a>
 8007bb2:	2010      	movs	r0, #16
 8007bb4:	f7fd fe44 	bl	8005840 <malloc>
 8007bb8:	6270      	str	r0, [r6, #36]	; 0x24
 8007bba:	6044      	str	r4, [r0, #4]
 8007bbc:	6084      	str	r4, [r0, #8]
 8007bbe:	6004      	str	r4, [r0, #0]
 8007bc0:	60c4      	str	r4, [r0, #12]
 8007bc2:	b13d      	cbz	r5, 8007bd4 <_Bfree+0x2c>
 8007bc4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007bc6:	686a      	ldr	r2, [r5, #4]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bce:	6029      	str	r1, [r5, #0]
 8007bd0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007bd4:	bd70      	pop	{r4, r5, r6, pc}

08007bd6 <__multadd>:
 8007bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bda:	690d      	ldr	r5, [r1, #16]
 8007bdc:	461f      	mov	r7, r3
 8007bde:	4606      	mov	r6, r0
 8007be0:	460c      	mov	r4, r1
 8007be2:	f101 0e14 	add.w	lr, r1, #20
 8007be6:	2300      	movs	r3, #0
 8007be8:	f8de 0000 	ldr.w	r0, [lr]
 8007bec:	b281      	uxth	r1, r0
 8007bee:	fb02 7101 	mla	r1, r2, r1, r7
 8007bf2:	0c0f      	lsrs	r7, r1, #16
 8007bf4:	0c00      	lsrs	r0, r0, #16
 8007bf6:	fb02 7000 	mla	r0, r2, r0, r7
 8007bfa:	b289      	uxth	r1, r1
 8007bfc:	3301      	adds	r3, #1
 8007bfe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007c02:	429d      	cmp	r5, r3
 8007c04:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007c08:	f84e 1b04 	str.w	r1, [lr], #4
 8007c0c:	dcec      	bgt.n	8007be8 <__multadd+0x12>
 8007c0e:	b1d7      	cbz	r7, 8007c46 <__multadd+0x70>
 8007c10:	68a3      	ldr	r3, [r4, #8]
 8007c12:	429d      	cmp	r5, r3
 8007c14:	db12      	blt.n	8007c3c <__multadd+0x66>
 8007c16:	6861      	ldr	r1, [r4, #4]
 8007c18:	4630      	mov	r0, r6
 8007c1a:	3101      	adds	r1, #1
 8007c1c:	f7ff ff8f 	bl	8007b3e <_Balloc>
 8007c20:	6922      	ldr	r2, [r4, #16]
 8007c22:	3202      	adds	r2, #2
 8007c24:	f104 010c 	add.w	r1, r4, #12
 8007c28:	4680      	mov	r8, r0
 8007c2a:	0092      	lsls	r2, r2, #2
 8007c2c:	300c      	adds	r0, #12
 8007c2e:	f7ff ff7b 	bl	8007b28 <memcpy>
 8007c32:	4621      	mov	r1, r4
 8007c34:	4630      	mov	r0, r6
 8007c36:	f7ff ffb7 	bl	8007ba8 <_Bfree>
 8007c3a:	4644      	mov	r4, r8
 8007c3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c40:	3501      	adds	r5, #1
 8007c42:	615f      	str	r7, [r3, #20]
 8007c44:	6125      	str	r5, [r4, #16]
 8007c46:	4620      	mov	r0, r4
 8007c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007c4c <__hi0bits>:
 8007c4c:	0c03      	lsrs	r3, r0, #16
 8007c4e:	041b      	lsls	r3, r3, #16
 8007c50:	b913      	cbnz	r3, 8007c58 <__hi0bits+0xc>
 8007c52:	0400      	lsls	r0, r0, #16
 8007c54:	2310      	movs	r3, #16
 8007c56:	e000      	b.n	8007c5a <__hi0bits+0xe>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007c5e:	bf04      	itt	eq
 8007c60:	0200      	lsleq	r0, r0, #8
 8007c62:	3308      	addeq	r3, #8
 8007c64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007c68:	bf04      	itt	eq
 8007c6a:	0100      	lsleq	r0, r0, #4
 8007c6c:	3304      	addeq	r3, #4
 8007c6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007c72:	bf04      	itt	eq
 8007c74:	0080      	lsleq	r0, r0, #2
 8007c76:	3302      	addeq	r3, #2
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	db03      	blt.n	8007c84 <__hi0bits+0x38>
 8007c7c:	0042      	lsls	r2, r0, #1
 8007c7e:	d503      	bpl.n	8007c88 <__hi0bits+0x3c>
 8007c80:	1c58      	adds	r0, r3, #1
 8007c82:	4770      	bx	lr
 8007c84:	4618      	mov	r0, r3
 8007c86:	4770      	bx	lr
 8007c88:	2020      	movs	r0, #32
 8007c8a:	4770      	bx	lr

08007c8c <__lo0bits>:
 8007c8c:	6803      	ldr	r3, [r0, #0]
 8007c8e:	f013 0207 	ands.w	r2, r3, #7
 8007c92:	d00b      	beq.n	8007cac <__lo0bits+0x20>
 8007c94:	07d9      	lsls	r1, r3, #31
 8007c96:	d422      	bmi.n	8007cde <__lo0bits+0x52>
 8007c98:	079a      	lsls	r2, r3, #30
 8007c9a:	bf4b      	itete	mi
 8007c9c:	085b      	lsrmi	r3, r3, #1
 8007c9e:	089b      	lsrpl	r3, r3, #2
 8007ca0:	6003      	strmi	r3, [r0, #0]
 8007ca2:	6003      	strpl	r3, [r0, #0]
 8007ca4:	bf4c      	ite	mi
 8007ca6:	2001      	movmi	r0, #1
 8007ca8:	2002      	movpl	r0, #2
 8007caa:	4770      	bx	lr
 8007cac:	b299      	uxth	r1, r3
 8007cae:	b909      	cbnz	r1, 8007cb4 <__lo0bits+0x28>
 8007cb0:	0c1b      	lsrs	r3, r3, #16
 8007cb2:	2210      	movs	r2, #16
 8007cb4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007cb8:	bf04      	itt	eq
 8007cba:	0a1b      	lsreq	r3, r3, #8
 8007cbc:	3208      	addeq	r2, #8
 8007cbe:	0719      	lsls	r1, r3, #28
 8007cc0:	bf04      	itt	eq
 8007cc2:	091b      	lsreq	r3, r3, #4
 8007cc4:	3204      	addeq	r2, #4
 8007cc6:	0799      	lsls	r1, r3, #30
 8007cc8:	bf04      	itt	eq
 8007cca:	089b      	lsreq	r3, r3, #2
 8007ccc:	3202      	addeq	r2, #2
 8007cce:	07d9      	lsls	r1, r3, #31
 8007cd0:	d402      	bmi.n	8007cd8 <__lo0bits+0x4c>
 8007cd2:	085b      	lsrs	r3, r3, #1
 8007cd4:	d005      	beq.n	8007ce2 <__lo0bits+0x56>
 8007cd6:	3201      	adds	r2, #1
 8007cd8:	6003      	str	r3, [r0, #0]
 8007cda:	4610      	mov	r0, r2
 8007cdc:	4770      	bx	lr
 8007cde:	2000      	movs	r0, #0
 8007ce0:	4770      	bx	lr
 8007ce2:	2020      	movs	r0, #32
 8007ce4:	4770      	bx	lr

08007ce6 <__i2b>:
 8007ce6:	b510      	push	{r4, lr}
 8007ce8:	460c      	mov	r4, r1
 8007cea:	2101      	movs	r1, #1
 8007cec:	f7ff ff27 	bl	8007b3e <_Balloc>
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	6144      	str	r4, [r0, #20]
 8007cf4:	6102      	str	r2, [r0, #16]
 8007cf6:	bd10      	pop	{r4, pc}

08007cf8 <__multiply>:
 8007cf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cfc:	4614      	mov	r4, r2
 8007cfe:	690a      	ldr	r2, [r1, #16]
 8007d00:	6923      	ldr	r3, [r4, #16]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	bfb8      	it	lt
 8007d06:	460b      	movlt	r3, r1
 8007d08:	4688      	mov	r8, r1
 8007d0a:	bfbc      	itt	lt
 8007d0c:	46a0      	movlt	r8, r4
 8007d0e:	461c      	movlt	r4, r3
 8007d10:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007d14:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007d18:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007d20:	eb07 0609 	add.w	r6, r7, r9
 8007d24:	429e      	cmp	r6, r3
 8007d26:	bfc8      	it	gt
 8007d28:	3101      	addgt	r1, #1
 8007d2a:	f7ff ff08 	bl	8007b3e <_Balloc>
 8007d2e:	f100 0514 	add.w	r5, r0, #20
 8007d32:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8007d36:	462b      	mov	r3, r5
 8007d38:	2200      	movs	r2, #0
 8007d3a:	4563      	cmp	r3, ip
 8007d3c:	d202      	bcs.n	8007d44 <__multiply+0x4c>
 8007d3e:	f843 2b04 	str.w	r2, [r3], #4
 8007d42:	e7fa      	b.n	8007d3a <__multiply+0x42>
 8007d44:	f104 0214 	add.w	r2, r4, #20
 8007d48:	f108 0114 	add.w	r1, r8, #20
 8007d4c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007d50:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007d54:	9300      	str	r3, [sp, #0]
 8007d56:	9b00      	ldr	r3, [sp, #0]
 8007d58:	9201      	str	r2, [sp, #4]
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d957      	bls.n	8007e0e <__multiply+0x116>
 8007d5e:	f8b2 b000 	ldrh.w	fp, [r2]
 8007d62:	f1bb 0f00 	cmp.w	fp, #0
 8007d66:	d023      	beq.n	8007db0 <__multiply+0xb8>
 8007d68:	4689      	mov	r9, r1
 8007d6a:	46ae      	mov	lr, r5
 8007d6c:	f04f 0800 	mov.w	r8, #0
 8007d70:	f859 4b04 	ldr.w	r4, [r9], #4
 8007d74:	f8be a000 	ldrh.w	sl, [lr]
 8007d78:	b2a3      	uxth	r3, r4
 8007d7a:	fb0b a303 	mla	r3, fp, r3, sl
 8007d7e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007d82:	f8de 4000 	ldr.w	r4, [lr]
 8007d86:	4443      	add	r3, r8
 8007d88:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007d8c:	fb0b 840a 	mla	r4, fp, sl, r8
 8007d90:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007d94:	46f2      	mov	sl, lr
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007d9c:	454f      	cmp	r7, r9
 8007d9e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007da2:	f84a 3b04 	str.w	r3, [sl], #4
 8007da6:	d901      	bls.n	8007dac <__multiply+0xb4>
 8007da8:	46d6      	mov	lr, sl
 8007daa:	e7e1      	b.n	8007d70 <__multiply+0x78>
 8007dac:	f8ce 8004 	str.w	r8, [lr, #4]
 8007db0:	9b01      	ldr	r3, [sp, #4]
 8007db2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007db6:	3204      	adds	r2, #4
 8007db8:	f1ba 0f00 	cmp.w	sl, #0
 8007dbc:	d021      	beq.n	8007e02 <__multiply+0x10a>
 8007dbe:	682b      	ldr	r3, [r5, #0]
 8007dc0:	462c      	mov	r4, r5
 8007dc2:	4689      	mov	r9, r1
 8007dc4:	f04f 0800 	mov.w	r8, #0
 8007dc8:	f8b9 e000 	ldrh.w	lr, [r9]
 8007dcc:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8007dd0:	fb0a be0e 	mla	lr, sl, lr, fp
 8007dd4:	44f0      	add	r8, lr
 8007dd6:	46a3      	mov	fp, r4
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8007dde:	f84b 3b04 	str.w	r3, [fp], #4
 8007de2:	f859 3b04 	ldr.w	r3, [r9], #4
 8007de6:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8007dea:	0c1b      	lsrs	r3, r3, #16
 8007dec:	fb0a e303 	mla	r3, sl, r3, lr
 8007df0:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8007df4:	454f      	cmp	r7, r9
 8007df6:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8007dfa:	d901      	bls.n	8007e00 <__multiply+0x108>
 8007dfc:	465c      	mov	r4, fp
 8007dfe:	e7e3      	b.n	8007dc8 <__multiply+0xd0>
 8007e00:	6063      	str	r3, [r4, #4]
 8007e02:	3504      	adds	r5, #4
 8007e04:	e7a7      	b.n	8007d56 <__multiply+0x5e>
 8007e06:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8007e0a:	b913      	cbnz	r3, 8007e12 <__multiply+0x11a>
 8007e0c:	3e01      	subs	r6, #1
 8007e0e:	2e00      	cmp	r6, #0
 8007e10:	dcf9      	bgt.n	8007e06 <__multiply+0x10e>
 8007e12:	6106      	str	r6, [r0, #16]
 8007e14:	b003      	add	sp, #12
 8007e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007e1c <__pow5mult>:
 8007e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e20:	4615      	mov	r5, r2
 8007e22:	f012 0203 	ands.w	r2, r2, #3
 8007e26:	4606      	mov	r6, r0
 8007e28:	460f      	mov	r7, r1
 8007e2a:	d007      	beq.n	8007e3c <__pow5mult+0x20>
 8007e2c:	3a01      	subs	r2, #1
 8007e2e:	4c21      	ldr	r4, [pc, #132]	; (8007eb4 <__pow5mult+0x98>)
 8007e30:	2300      	movs	r3, #0
 8007e32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e36:	f7ff fece 	bl	8007bd6 <__multadd>
 8007e3a:	4607      	mov	r7, r0
 8007e3c:	10ad      	asrs	r5, r5, #2
 8007e3e:	d036      	beq.n	8007eae <__pow5mult+0x92>
 8007e40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007e42:	b93c      	cbnz	r4, 8007e54 <__pow5mult+0x38>
 8007e44:	2010      	movs	r0, #16
 8007e46:	f7fd fcfb 	bl	8005840 <malloc>
 8007e4a:	6270      	str	r0, [r6, #36]	; 0x24
 8007e4c:	6044      	str	r4, [r0, #4]
 8007e4e:	6084      	str	r4, [r0, #8]
 8007e50:	6004      	str	r4, [r0, #0]
 8007e52:	60c4      	str	r4, [r0, #12]
 8007e54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007e58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e5c:	b94c      	cbnz	r4, 8007e72 <__pow5mult+0x56>
 8007e5e:	f240 2171 	movw	r1, #625	; 0x271
 8007e62:	4630      	mov	r0, r6
 8007e64:	f7ff ff3f 	bl	8007ce6 <__i2b>
 8007e68:	2300      	movs	r3, #0
 8007e6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e6e:	4604      	mov	r4, r0
 8007e70:	6003      	str	r3, [r0, #0]
 8007e72:	f04f 0800 	mov.w	r8, #0
 8007e76:	07eb      	lsls	r3, r5, #31
 8007e78:	d50a      	bpl.n	8007e90 <__pow5mult+0x74>
 8007e7a:	4639      	mov	r1, r7
 8007e7c:	4622      	mov	r2, r4
 8007e7e:	4630      	mov	r0, r6
 8007e80:	f7ff ff3a 	bl	8007cf8 <__multiply>
 8007e84:	4639      	mov	r1, r7
 8007e86:	4681      	mov	r9, r0
 8007e88:	4630      	mov	r0, r6
 8007e8a:	f7ff fe8d 	bl	8007ba8 <_Bfree>
 8007e8e:	464f      	mov	r7, r9
 8007e90:	106d      	asrs	r5, r5, #1
 8007e92:	d00c      	beq.n	8007eae <__pow5mult+0x92>
 8007e94:	6820      	ldr	r0, [r4, #0]
 8007e96:	b108      	cbz	r0, 8007e9c <__pow5mult+0x80>
 8007e98:	4604      	mov	r4, r0
 8007e9a:	e7ec      	b.n	8007e76 <__pow5mult+0x5a>
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	4621      	mov	r1, r4
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	f7ff ff29 	bl	8007cf8 <__multiply>
 8007ea6:	6020      	str	r0, [r4, #0]
 8007ea8:	f8c0 8000 	str.w	r8, [r0]
 8007eac:	e7f4      	b.n	8007e98 <__pow5mult+0x7c>
 8007eae:	4638      	mov	r0, r7
 8007eb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eb4:	080087f8 	.word	0x080087f8

08007eb8 <__lshift>:
 8007eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebc:	460c      	mov	r4, r1
 8007ebe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ec2:	6926      	ldr	r6, [r4, #16]
 8007ec4:	6849      	ldr	r1, [r1, #4]
 8007ec6:	68a3      	ldr	r3, [r4, #8]
 8007ec8:	4456      	add	r6, sl
 8007eca:	4607      	mov	r7, r0
 8007ecc:	4691      	mov	r9, r2
 8007ece:	1c75      	adds	r5, r6, #1
 8007ed0:	42ab      	cmp	r3, r5
 8007ed2:	da02      	bge.n	8007eda <__lshift+0x22>
 8007ed4:	3101      	adds	r1, #1
 8007ed6:	005b      	lsls	r3, r3, #1
 8007ed8:	e7fa      	b.n	8007ed0 <__lshift+0x18>
 8007eda:	4638      	mov	r0, r7
 8007edc:	f7ff fe2f 	bl	8007b3e <_Balloc>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	4680      	mov	r8, r0
 8007ee4:	f100 0114 	add.w	r1, r0, #20
 8007ee8:	461a      	mov	r2, r3
 8007eea:	4553      	cmp	r3, sl
 8007eec:	da03      	bge.n	8007ef6 <__lshift+0x3e>
 8007eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	e7f9      	b.n	8007eea <__lshift+0x32>
 8007ef6:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8007efa:	6920      	ldr	r0, [r4, #16]
 8007efc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007f00:	f019 091f 	ands.w	r9, r9, #31
 8007f04:	f104 0114 	add.w	r1, r4, #20
 8007f08:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007f0c:	d014      	beq.n	8007f38 <__lshift+0x80>
 8007f0e:	f1c9 0c20 	rsb	ip, r9, #32
 8007f12:	2200      	movs	r2, #0
 8007f14:	6808      	ldr	r0, [r1, #0]
 8007f16:	fa00 f009 	lsl.w	r0, r0, r9
 8007f1a:	4302      	orrs	r2, r0
 8007f1c:	469a      	mov	sl, r3
 8007f1e:	f843 2b04 	str.w	r2, [r3], #4
 8007f22:	f851 2b04 	ldr.w	r2, [r1], #4
 8007f26:	458e      	cmp	lr, r1
 8007f28:	fa22 f20c 	lsr.w	r2, r2, ip
 8007f2c:	d8f2      	bhi.n	8007f14 <__lshift+0x5c>
 8007f2e:	f8ca 2004 	str.w	r2, [sl, #4]
 8007f32:	b142      	cbz	r2, 8007f46 <__lshift+0x8e>
 8007f34:	1cb5      	adds	r5, r6, #2
 8007f36:	e006      	b.n	8007f46 <__lshift+0x8e>
 8007f38:	3b04      	subs	r3, #4
 8007f3a:	f851 2b04 	ldr.w	r2, [r1], #4
 8007f3e:	f843 2f04 	str.w	r2, [r3, #4]!
 8007f42:	458e      	cmp	lr, r1
 8007f44:	d8f9      	bhi.n	8007f3a <__lshift+0x82>
 8007f46:	3d01      	subs	r5, #1
 8007f48:	4638      	mov	r0, r7
 8007f4a:	f8c8 5010 	str.w	r5, [r8, #16]
 8007f4e:	4621      	mov	r1, r4
 8007f50:	f7ff fe2a 	bl	8007ba8 <_Bfree>
 8007f54:	4640      	mov	r0, r8
 8007f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007f5a <__mcmp>:
 8007f5a:	6903      	ldr	r3, [r0, #16]
 8007f5c:	690a      	ldr	r2, [r1, #16]
 8007f5e:	1a9b      	subs	r3, r3, r2
 8007f60:	b510      	push	{r4, lr}
 8007f62:	d111      	bne.n	8007f88 <__mcmp+0x2e>
 8007f64:	0092      	lsls	r2, r2, #2
 8007f66:	3014      	adds	r0, #20
 8007f68:	3114      	adds	r1, #20
 8007f6a:	1883      	adds	r3, r0, r2
 8007f6c:	440a      	add	r2, r1
 8007f6e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8007f72:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007f76:	428c      	cmp	r4, r1
 8007f78:	d002      	beq.n	8007f80 <__mcmp+0x26>
 8007f7a:	d307      	bcc.n	8007f8c <__mcmp+0x32>
 8007f7c:	2001      	movs	r0, #1
 8007f7e:	bd10      	pop	{r4, pc}
 8007f80:	4298      	cmp	r0, r3
 8007f82:	d3f4      	bcc.n	8007f6e <__mcmp+0x14>
 8007f84:	2000      	movs	r0, #0
 8007f86:	bd10      	pop	{r4, pc}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	bd10      	pop	{r4, pc}
 8007f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f90:	bd10      	pop	{r4, pc}

08007f92 <__mdiff>:
 8007f92:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f96:	460c      	mov	r4, r1
 8007f98:	4607      	mov	r7, r0
 8007f9a:	4611      	mov	r1, r2
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	4615      	mov	r5, r2
 8007fa0:	f7ff ffdb 	bl	8007f5a <__mcmp>
 8007fa4:	1e06      	subs	r6, r0, #0
 8007fa6:	d108      	bne.n	8007fba <__mdiff+0x28>
 8007fa8:	4631      	mov	r1, r6
 8007faa:	4638      	mov	r0, r7
 8007fac:	f7ff fdc7 	bl	8007b3e <_Balloc>
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	6103      	str	r3, [r0, #16]
 8007fb4:	6146      	str	r6, [r0, #20]
 8007fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fba:	bfbc      	itt	lt
 8007fbc:	4623      	movlt	r3, r4
 8007fbe:	462c      	movlt	r4, r5
 8007fc0:	4638      	mov	r0, r7
 8007fc2:	6861      	ldr	r1, [r4, #4]
 8007fc4:	bfba      	itte	lt
 8007fc6:	461d      	movlt	r5, r3
 8007fc8:	2601      	movlt	r6, #1
 8007fca:	2600      	movge	r6, #0
 8007fcc:	f7ff fdb7 	bl	8007b3e <_Balloc>
 8007fd0:	692b      	ldr	r3, [r5, #16]
 8007fd2:	60c6      	str	r6, [r0, #12]
 8007fd4:	6926      	ldr	r6, [r4, #16]
 8007fd6:	f105 0914 	add.w	r9, r5, #20
 8007fda:	3414      	adds	r4, #20
 8007fdc:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8007fe0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007fe4:	f100 0514 	add.w	r5, r0, #20
 8007fe8:	f04f 0c00 	mov.w	ip, #0
 8007fec:	f854 3b04 	ldr.w	r3, [r4], #4
 8007ff0:	f859 2b04 	ldr.w	r2, [r9], #4
 8007ff4:	fa1c f183 	uxtah	r1, ip, r3
 8007ff8:	fa1f fe82 	uxth.w	lr, r2
 8007ffc:	0c12      	lsrs	r2, r2, #16
 8007ffe:	ebce 0101 	rsb	r1, lr, r1
 8008002:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8008006:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800800a:	b289      	uxth	r1, r1
 800800c:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008010:	45c8      	cmp	r8, r9
 8008012:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008016:	46a6      	mov	lr, r4
 8008018:	f845 3b04 	str.w	r3, [r5], #4
 800801c:	d8e6      	bhi.n	8007fec <__mdiff+0x5a>
 800801e:	45be      	cmp	lr, r7
 8008020:	d20e      	bcs.n	8008040 <__mdiff+0xae>
 8008022:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008026:	fa1c f281 	uxtah	r2, ip, r1
 800802a:	1413      	asrs	r3, r2, #16
 800802c:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8008030:	b292      	uxth	r2, r2
 8008032:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008036:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800803a:	f845 2b04 	str.w	r2, [r5], #4
 800803e:	e7ee      	b.n	800801e <__mdiff+0x8c>
 8008040:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008044:	b90b      	cbnz	r3, 800804a <__mdiff+0xb8>
 8008046:	3e01      	subs	r6, #1
 8008048:	e7fa      	b.n	8008040 <__mdiff+0xae>
 800804a:	6106      	str	r6, [r0, #16]
 800804c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008050 <__d2b>:
 8008050:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008054:	460e      	mov	r6, r1
 8008056:	2101      	movs	r1, #1
 8008058:	ec59 8b10 	vmov	r8, r9, d0
 800805c:	4615      	mov	r5, r2
 800805e:	f7ff fd6e 	bl	8007b3e <_Balloc>
 8008062:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008066:	4607      	mov	r7, r0
 8008068:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800806c:	b10c      	cbz	r4, 8008072 <__d2b+0x22>
 800806e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008072:	9301      	str	r3, [sp, #4]
 8008074:	f1b8 0f00 	cmp.w	r8, #0
 8008078:	d019      	beq.n	80080ae <__d2b+0x5e>
 800807a:	a802      	add	r0, sp, #8
 800807c:	f840 8d08 	str.w	r8, [r0, #-8]!
 8008080:	f7ff fe04 	bl	8007c8c <__lo0bits>
 8008084:	9b00      	ldr	r3, [sp, #0]
 8008086:	b148      	cbz	r0, 800809c <__d2b+0x4c>
 8008088:	9a01      	ldr	r2, [sp, #4]
 800808a:	f1c0 0120 	rsb	r1, r0, #32
 800808e:	fa02 f101 	lsl.w	r1, r2, r1
 8008092:	430b      	orrs	r3, r1
 8008094:	40c2      	lsrs	r2, r0
 8008096:	617b      	str	r3, [r7, #20]
 8008098:	9201      	str	r2, [sp, #4]
 800809a:	e000      	b.n	800809e <__d2b+0x4e>
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	9b01      	ldr	r3, [sp, #4]
 80080a0:	61bb      	str	r3, [r7, #24]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	bf14      	ite	ne
 80080a6:	2102      	movne	r1, #2
 80080a8:	2101      	moveq	r1, #1
 80080aa:	6139      	str	r1, [r7, #16]
 80080ac:	e007      	b.n	80080be <__d2b+0x6e>
 80080ae:	a801      	add	r0, sp, #4
 80080b0:	f7ff fdec 	bl	8007c8c <__lo0bits>
 80080b4:	9b01      	ldr	r3, [sp, #4]
 80080b6:	617b      	str	r3, [r7, #20]
 80080b8:	2101      	movs	r1, #1
 80080ba:	6139      	str	r1, [r7, #16]
 80080bc:	3020      	adds	r0, #32
 80080be:	b134      	cbz	r4, 80080ce <__d2b+0x7e>
 80080c0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80080c4:	4404      	add	r4, r0
 80080c6:	6034      	str	r4, [r6, #0]
 80080c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80080cc:	e009      	b.n	80080e2 <__d2b+0x92>
 80080ce:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80080d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80080d6:	6030      	str	r0, [r6, #0]
 80080d8:	6918      	ldr	r0, [r3, #16]
 80080da:	f7ff fdb7 	bl	8007c4c <__hi0bits>
 80080de:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80080e2:	6028      	str	r0, [r5, #0]
 80080e4:	4638      	mov	r0, r7
 80080e6:	b003      	add	sp, #12
 80080e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080080ec <__ssprint_r>:
 80080ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f0:	4693      	mov	fp, r2
 80080f2:	6892      	ldr	r2, [r2, #8]
 80080f4:	4681      	mov	r9, r0
 80080f6:	460c      	mov	r4, r1
 80080f8:	b34a      	cbz	r2, 800814e <__ssprint_r+0x62>
 80080fa:	2300      	movs	r3, #0
 80080fc:	f8db a000 	ldr.w	sl, [fp]
 8008100:	9301      	str	r3, [sp, #4]
 8008102:	461f      	mov	r7, r3
 8008104:	e006      	b.n	8008114 <__ssprint_r+0x28>
 8008106:	f8da 3000 	ldr.w	r3, [sl]
 800810a:	f8da 7004 	ldr.w	r7, [sl, #4]
 800810e:	9301      	str	r3, [sp, #4]
 8008110:	f10a 0a08 	add.w	sl, sl, #8
 8008114:	2f00      	cmp	r7, #0
 8008116:	d0f6      	beq.n	8008106 <__ssprint_r+0x1a>
 8008118:	68a6      	ldr	r6, [r4, #8]
 800811a:	42b7      	cmp	r7, r6
 800811c:	d360      	bcc.n	80081e0 <__ssprint_r+0xf4>
 800811e:	89a0      	ldrh	r0, [r4, #12]
 8008120:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8008124:	d117      	bne.n	8008156 <__ssprint_r+0x6a>
 8008126:	42b7      	cmp	r7, r6
 8008128:	d35a      	bcc.n	80081e0 <__ssprint_r+0xf4>
 800812a:	4632      	mov	r2, r6
 800812c:	9901      	ldr	r1, [sp, #4]
 800812e:	6820      	ldr	r0, [r4, #0]
 8008130:	f000 f888 	bl	8008244 <memmove>
 8008134:	68a2      	ldr	r2, [r4, #8]
 8008136:	1b92      	subs	r2, r2, r6
 8008138:	60a2      	str	r2, [r4, #8]
 800813a:	6822      	ldr	r2, [r4, #0]
 800813c:	4416      	add	r6, r2
 800813e:	f8db 2008 	ldr.w	r2, [fp, #8]
 8008142:	6026      	str	r6, [r4, #0]
 8008144:	1bd7      	subs	r7, r2, r7
 8008146:	f8cb 7008 	str.w	r7, [fp, #8]
 800814a:	2f00      	cmp	r7, #0
 800814c:	d1db      	bne.n	8008106 <__ssprint_r+0x1a>
 800814e:	2000      	movs	r0, #0
 8008150:	f8cb 0004 	str.w	r0, [fp, #4]
 8008154:	e046      	b.n	80081e4 <__ssprint_r+0xf8>
 8008156:	6825      	ldr	r5, [r4, #0]
 8008158:	6921      	ldr	r1, [r4, #16]
 800815a:	ebc1 0805 	rsb	r8, r1, r5
 800815e:	f108 0201 	add.w	r2, r8, #1
 8008162:	6965      	ldr	r5, [r4, #20]
 8008164:	443a      	add	r2, r7
 8008166:	2302      	movs	r3, #2
 8008168:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800816c:	fb95 f5f3 	sdiv	r5, r5, r3
 8008170:	4295      	cmp	r5, r2
 8008172:	bf38      	it	cc
 8008174:	4615      	movcc	r5, r2
 8008176:	0543      	lsls	r3, r0, #21
 8008178:	d510      	bpl.n	800819c <__ssprint_r+0xb0>
 800817a:	4629      	mov	r1, r5
 800817c:	4648      	mov	r0, r9
 800817e:	f7fd fb67 	bl	8005850 <_malloc_r>
 8008182:	4606      	mov	r6, r0
 8008184:	b1a0      	cbz	r0, 80081b0 <__ssprint_r+0xc4>
 8008186:	4642      	mov	r2, r8
 8008188:	6921      	ldr	r1, [r4, #16]
 800818a:	f7ff fccd 	bl	8007b28 <memcpy>
 800818e:	89a2      	ldrh	r2, [r4, #12]
 8008190:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008194:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008198:	81a2      	strh	r2, [r4, #12]
 800819a:	e018      	b.n	80081ce <__ssprint_r+0xe2>
 800819c:	462a      	mov	r2, r5
 800819e:	4648      	mov	r0, r9
 80081a0:	f000 f86c 	bl	800827c <_realloc_r>
 80081a4:	4606      	mov	r6, r0
 80081a6:	b990      	cbnz	r0, 80081ce <__ssprint_r+0xe2>
 80081a8:	6921      	ldr	r1, [r4, #16]
 80081aa:	4648      	mov	r0, r9
 80081ac:	f7ff fbfa 	bl	80079a4 <_free_r>
 80081b0:	220c      	movs	r2, #12
 80081b2:	f8c9 2000 	str.w	r2, [r9]
 80081b6:	89a2      	ldrh	r2, [r4, #12]
 80081b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081bc:	81a2      	strh	r2, [r4, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	f8cb 2008 	str.w	r2, [fp, #8]
 80081c4:	f8cb 2004 	str.w	r2, [fp, #4]
 80081c8:	f04f 30ff 	mov.w	r0, #4294967295
 80081cc:	e00a      	b.n	80081e4 <__ssprint_r+0xf8>
 80081ce:	6126      	str	r6, [r4, #16]
 80081d0:	6165      	str	r5, [r4, #20]
 80081d2:	4446      	add	r6, r8
 80081d4:	ebc8 0505 	rsb	r5, r8, r5
 80081d8:	6026      	str	r6, [r4, #0]
 80081da:	60a5      	str	r5, [r4, #8]
 80081dc:	463e      	mov	r6, r7
 80081de:	e7a2      	b.n	8008126 <__ssprint_r+0x3a>
 80081e0:	463e      	mov	r6, r7
 80081e2:	e7a2      	b.n	800812a <__ssprint_r+0x3e>
 80081e4:	b003      	add	sp, #12
 80081e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080081ea <_calloc_r>:
 80081ea:	b510      	push	{r4, lr}
 80081ec:	4351      	muls	r1, r2
 80081ee:	f7fd fb2f 	bl	8005850 <_malloc_r>
 80081f2:	4604      	mov	r4, r0
 80081f4:	b320      	cbz	r0, 8008240 <_calloc_r+0x56>
 80081f6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80081fa:	f022 0203 	bic.w	r2, r2, #3
 80081fe:	3a04      	subs	r2, #4
 8008200:	2a24      	cmp	r2, #36	; 0x24
 8008202:	d81a      	bhi.n	800823a <_calloc_r+0x50>
 8008204:	2a13      	cmp	r2, #19
 8008206:	d912      	bls.n	800822e <_calloc_r+0x44>
 8008208:	2100      	movs	r1, #0
 800820a:	2a1b      	cmp	r2, #27
 800820c:	6001      	str	r1, [r0, #0]
 800820e:	6041      	str	r1, [r0, #4]
 8008210:	d802      	bhi.n	8008218 <_calloc_r+0x2e>
 8008212:	f100 0308 	add.w	r3, r0, #8
 8008216:	e00b      	b.n	8008230 <_calloc_r+0x46>
 8008218:	2a24      	cmp	r2, #36	; 0x24
 800821a:	6081      	str	r1, [r0, #8]
 800821c:	60c1      	str	r1, [r0, #12]
 800821e:	bf11      	iteee	ne
 8008220:	f100 0310 	addne.w	r3, r0, #16
 8008224:	6101      	streq	r1, [r0, #16]
 8008226:	f100 0318 	addeq.w	r3, r0, #24
 800822a:	6141      	streq	r1, [r0, #20]
 800822c:	e000      	b.n	8008230 <_calloc_r+0x46>
 800822e:	4603      	mov	r3, r0
 8008230:	2200      	movs	r2, #0
 8008232:	601a      	str	r2, [r3, #0]
 8008234:	605a      	str	r2, [r3, #4]
 8008236:	609a      	str	r2, [r3, #8]
 8008238:	e002      	b.n	8008240 <_calloc_r+0x56>
 800823a:	2100      	movs	r1, #0
 800823c:	f7fd fd28 	bl	8005c90 <memset>
 8008240:	4620      	mov	r0, r4
 8008242:	bd10      	pop	{r4, pc}

08008244 <memmove>:
 8008244:	4288      	cmp	r0, r1
 8008246:	b510      	push	{r4, lr}
 8008248:	eb01 0302 	add.w	r3, r1, r2
 800824c:	d801      	bhi.n	8008252 <memmove+0xe>
 800824e:	1e42      	subs	r2, r0, #1
 8008250:	e00b      	b.n	800826a <memmove+0x26>
 8008252:	4298      	cmp	r0, r3
 8008254:	d2fb      	bcs.n	800824e <memmove+0xa>
 8008256:	1881      	adds	r1, r0, r2
 8008258:	1ad2      	subs	r2, r2, r3
 800825a:	42d3      	cmn	r3, r2
 800825c:	d004      	beq.n	8008268 <memmove+0x24>
 800825e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008262:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008266:	e7f8      	b.n	800825a <memmove+0x16>
 8008268:	bd10      	pop	{r4, pc}
 800826a:	4299      	cmp	r1, r3
 800826c:	d004      	beq.n	8008278 <memmove+0x34>
 800826e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008272:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008276:	e7f8      	b.n	800826a <memmove+0x26>
 8008278:	bd10      	pop	{r4, pc}
	...

0800827c <_realloc_r>:
 800827c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008280:	4681      	mov	r9, r0
 8008282:	460c      	mov	r4, r1
 8008284:	b929      	cbnz	r1, 8008292 <_realloc_r+0x16>
 8008286:	4611      	mov	r1, r2
 8008288:	b003      	add	sp, #12
 800828a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828e:	f7fd badf 	b.w	8005850 <_malloc_r>
 8008292:	9201      	str	r2, [sp, #4]
 8008294:	f7fd fd04 	bl	8005ca0 <__malloc_lock>
 8008298:	9a01      	ldr	r2, [sp, #4]
 800829a:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800829e:	f102 080b 	add.w	r8, r2, #11
 80082a2:	f1b8 0f16 	cmp.w	r8, #22
 80082a6:	f1a4 0b08 	sub.w	fp, r4, #8
 80082aa:	f02e 0503 	bic.w	r5, lr, #3
 80082ae:	d903      	bls.n	80082b8 <_realloc_r+0x3c>
 80082b0:	f038 0807 	bics.w	r8, r8, #7
 80082b4:	d502      	bpl.n	80082bc <_realloc_r+0x40>
 80082b6:	e003      	b.n	80082c0 <_realloc_r+0x44>
 80082b8:	f04f 0810 	mov.w	r8, #16
 80082bc:	4590      	cmp	r8, r2
 80082be:	d204      	bcs.n	80082ca <_realloc_r+0x4e>
 80082c0:	230c      	movs	r3, #12
 80082c2:	f8c9 3000 	str.w	r3, [r9]
 80082c6:	2000      	movs	r0, #0
 80082c8:	e17d      	b.n	80085c6 <_realloc_r+0x34a>
 80082ca:	45a8      	cmp	r8, r5
 80082cc:	f340 8150 	ble.w	8008570 <_realloc_r+0x2f4>
 80082d0:	4ba6      	ldr	r3, [pc, #664]	; (800856c <_realloc_r+0x2f0>)
 80082d2:	6898      	ldr	r0, [r3, #8]
 80082d4:	eb0b 0105 	add.w	r1, fp, r5
 80082d8:	4281      	cmp	r1, r0
 80082da:	684f      	ldr	r7, [r1, #4]
 80082dc:	d005      	beq.n	80082ea <_realloc_r+0x6e>
 80082de:	f027 0601 	bic.w	r6, r7, #1
 80082e2:	440e      	add	r6, r1
 80082e4:	6876      	ldr	r6, [r6, #4]
 80082e6:	07f6      	lsls	r6, r6, #31
 80082e8:	d426      	bmi.n	8008338 <_realloc_r+0xbc>
 80082ea:	f027 0a03 	bic.w	sl, r7, #3
 80082ee:	4281      	cmp	r1, r0
 80082f0:	eb05 070a 	add.w	r7, r5, sl
 80082f4:	d118      	bne.n	8008328 <_realloc_r+0xac>
 80082f6:	f108 0610 	add.w	r6, r8, #16
 80082fa:	42b7      	cmp	r7, r6
 80082fc:	db1f      	blt.n	800833e <_realloc_r+0xc2>
 80082fe:	eb0b 0008 	add.w	r0, fp, r8
 8008302:	ebc8 0707 	rsb	r7, r8, r7
 8008306:	f047 0701 	orr.w	r7, r7, #1
 800830a:	6098      	str	r0, [r3, #8]
 800830c:	6047      	str	r7, [r0, #4]
 800830e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008312:	f003 0301 	and.w	r3, r3, #1
 8008316:	ea43 0308 	orr.w	r3, r3, r8
 800831a:	4648      	mov	r0, r9
 800831c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008320:	f7fd fcbf 	bl	8005ca2 <__malloc_unlock>
 8008324:	4620      	mov	r0, r4
 8008326:	e14e      	b.n	80085c6 <_realloc_r+0x34a>
 8008328:	45b8      	cmp	r8, r7
 800832a:	dc08      	bgt.n	800833e <_realloc_r+0xc2>
 800832c:	68cb      	ldr	r3, [r1, #12]
 800832e:	688a      	ldr	r2, [r1, #8]
 8008330:	463d      	mov	r5, r7
 8008332:	60d3      	str	r3, [r2, #12]
 8008334:	609a      	str	r2, [r3, #8]
 8008336:	e11b      	b.n	8008570 <_realloc_r+0x2f4>
 8008338:	f04f 0a00 	mov.w	sl, #0
 800833c:	4651      	mov	r1, sl
 800833e:	f01e 0f01 	tst.w	lr, #1
 8008342:	f040 80c3 	bne.w	80084cc <_realloc_r+0x250>
 8008346:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800834a:	ebc7 070b 	rsb	r7, r7, fp
 800834e:	687e      	ldr	r6, [r7, #4]
 8008350:	f026 0603 	bic.w	r6, r6, #3
 8008354:	442e      	add	r6, r5
 8008356:	2900      	cmp	r1, #0
 8008358:	f000 8083 	beq.w	8008462 <_realloc_r+0x1e6>
 800835c:	4281      	cmp	r1, r0
 800835e:	44b2      	add	sl, r6
 8008360:	d147      	bne.n	80083f2 <_realloc_r+0x176>
 8008362:	f108 0110 	add.w	r1, r8, #16
 8008366:	458a      	cmp	sl, r1
 8008368:	db7b      	blt.n	8008462 <_realloc_r+0x1e6>
 800836a:	463e      	mov	r6, r7
 800836c:	68fa      	ldr	r2, [r7, #12]
 800836e:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8008372:	60ca      	str	r2, [r1, #12]
 8008374:	6091      	str	r1, [r2, #8]
 8008376:	1f2a      	subs	r2, r5, #4
 8008378:	2a24      	cmp	r2, #36	; 0x24
 800837a:	d825      	bhi.n	80083c8 <_realloc_r+0x14c>
 800837c:	2a13      	cmp	r2, #19
 800837e:	d91b      	bls.n	80083b8 <_realloc_r+0x13c>
 8008380:	6821      	ldr	r1, [r4, #0]
 8008382:	60b9      	str	r1, [r7, #8]
 8008384:	6861      	ldr	r1, [r4, #4]
 8008386:	60f9      	str	r1, [r7, #12]
 8008388:	2a1b      	cmp	r2, #27
 800838a:	d803      	bhi.n	8008394 <_realloc_r+0x118>
 800838c:	f107 0210 	add.w	r2, r7, #16
 8008390:	3408      	adds	r4, #8
 8008392:	e012      	b.n	80083ba <_realloc_r+0x13e>
 8008394:	68a1      	ldr	r1, [r4, #8]
 8008396:	6139      	str	r1, [r7, #16]
 8008398:	68e1      	ldr	r1, [r4, #12]
 800839a:	6179      	str	r1, [r7, #20]
 800839c:	2a24      	cmp	r2, #36	; 0x24
 800839e:	bf01      	itttt	eq
 80083a0:	6922      	ldreq	r2, [r4, #16]
 80083a2:	61ba      	streq	r2, [r7, #24]
 80083a4:	6961      	ldreq	r1, [r4, #20]
 80083a6:	61f9      	streq	r1, [r7, #28]
 80083a8:	bf19      	ittee	ne
 80083aa:	f107 0218 	addne.w	r2, r7, #24
 80083ae:	3410      	addne	r4, #16
 80083b0:	f107 0220 	addeq.w	r2, r7, #32
 80083b4:	3418      	addeq	r4, #24
 80083b6:	e000      	b.n	80083ba <_realloc_r+0x13e>
 80083b8:	4632      	mov	r2, r6
 80083ba:	6821      	ldr	r1, [r4, #0]
 80083bc:	6011      	str	r1, [r2, #0]
 80083be:	6861      	ldr	r1, [r4, #4]
 80083c0:	6051      	str	r1, [r2, #4]
 80083c2:	68a1      	ldr	r1, [r4, #8]
 80083c4:	6091      	str	r1, [r2, #8]
 80083c6:	e005      	b.n	80083d4 <_realloc_r+0x158>
 80083c8:	4621      	mov	r1, r4
 80083ca:	4630      	mov	r0, r6
 80083cc:	9301      	str	r3, [sp, #4]
 80083ce:	f7ff ff39 	bl	8008244 <memmove>
 80083d2:	9b01      	ldr	r3, [sp, #4]
 80083d4:	eb07 0208 	add.w	r2, r7, r8
 80083d8:	ebc8 0a0a 	rsb	sl, r8, sl
 80083dc:	609a      	str	r2, [r3, #8]
 80083de:	f04a 0301 	orr.w	r3, sl, #1
 80083e2:	6053      	str	r3, [r2, #4]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	ea43 0308 	orr.w	r3, r3, r8
 80083ee:	607b      	str	r3, [r7, #4]
 80083f0:	e0b6      	b.n	8008560 <_realloc_r+0x2e4>
 80083f2:	45d0      	cmp	r8, sl
 80083f4:	dc35      	bgt.n	8008462 <_realloc_r+0x1e6>
 80083f6:	68cb      	ldr	r3, [r1, #12]
 80083f8:	688a      	ldr	r2, [r1, #8]
 80083fa:	4638      	mov	r0, r7
 80083fc:	60d3      	str	r3, [r2, #12]
 80083fe:	609a      	str	r2, [r3, #8]
 8008400:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	60d3      	str	r3, [r2, #12]
 8008408:	609a      	str	r2, [r3, #8]
 800840a:	1f2a      	subs	r2, r5, #4
 800840c:	2a24      	cmp	r2, #36	; 0x24
 800840e:	d823      	bhi.n	8008458 <_realloc_r+0x1dc>
 8008410:	2a13      	cmp	r2, #19
 8008412:	d91a      	bls.n	800844a <_realloc_r+0x1ce>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	60bb      	str	r3, [r7, #8]
 8008418:	6863      	ldr	r3, [r4, #4]
 800841a:	60fb      	str	r3, [r7, #12]
 800841c:	2a1b      	cmp	r2, #27
 800841e:	d803      	bhi.n	8008428 <_realloc_r+0x1ac>
 8008420:	f107 0010 	add.w	r0, r7, #16
 8008424:	3408      	adds	r4, #8
 8008426:	e010      	b.n	800844a <_realloc_r+0x1ce>
 8008428:	68a3      	ldr	r3, [r4, #8]
 800842a:	613b      	str	r3, [r7, #16]
 800842c:	68e3      	ldr	r3, [r4, #12]
 800842e:	617b      	str	r3, [r7, #20]
 8008430:	2a24      	cmp	r2, #36	; 0x24
 8008432:	bf01      	itttt	eq
 8008434:	6923      	ldreq	r3, [r4, #16]
 8008436:	61bb      	streq	r3, [r7, #24]
 8008438:	6963      	ldreq	r3, [r4, #20]
 800843a:	61fb      	streq	r3, [r7, #28]
 800843c:	bf19      	ittee	ne
 800843e:	f107 0018 	addne.w	r0, r7, #24
 8008442:	3410      	addne	r4, #16
 8008444:	f107 0020 	addeq.w	r0, r7, #32
 8008448:	3418      	addeq	r4, #24
 800844a:	6823      	ldr	r3, [r4, #0]
 800844c:	6003      	str	r3, [r0, #0]
 800844e:	6863      	ldr	r3, [r4, #4]
 8008450:	6043      	str	r3, [r0, #4]
 8008452:	68a3      	ldr	r3, [r4, #8]
 8008454:	6083      	str	r3, [r0, #8]
 8008456:	e002      	b.n	800845e <_realloc_r+0x1e2>
 8008458:	4621      	mov	r1, r4
 800845a:	f7ff fef3 	bl	8008244 <memmove>
 800845e:	4655      	mov	r5, sl
 8008460:	e02e      	b.n	80084c0 <_realloc_r+0x244>
 8008462:	45b0      	cmp	r8, r6
 8008464:	dc32      	bgt.n	80084cc <_realloc_r+0x250>
 8008466:	4638      	mov	r0, r7
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800846e:	60d3      	str	r3, [r2, #12]
 8008470:	609a      	str	r2, [r3, #8]
 8008472:	1f2a      	subs	r2, r5, #4
 8008474:	2a24      	cmp	r2, #36	; 0x24
 8008476:	d825      	bhi.n	80084c4 <_realloc_r+0x248>
 8008478:	2a13      	cmp	r2, #19
 800847a:	d91a      	bls.n	80084b2 <_realloc_r+0x236>
 800847c:	6823      	ldr	r3, [r4, #0]
 800847e:	60bb      	str	r3, [r7, #8]
 8008480:	6863      	ldr	r3, [r4, #4]
 8008482:	60fb      	str	r3, [r7, #12]
 8008484:	2a1b      	cmp	r2, #27
 8008486:	d803      	bhi.n	8008490 <_realloc_r+0x214>
 8008488:	f107 0010 	add.w	r0, r7, #16
 800848c:	3408      	adds	r4, #8
 800848e:	e010      	b.n	80084b2 <_realloc_r+0x236>
 8008490:	68a3      	ldr	r3, [r4, #8]
 8008492:	613b      	str	r3, [r7, #16]
 8008494:	68e3      	ldr	r3, [r4, #12]
 8008496:	617b      	str	r3, [r7, #20]
 8008498:	2a24      	cmp	r2, #36	; 0x24
 800849a:	bf01      	itttt	eq
 800849c:	6923      	ldreq	r3, [r4, #16]
 800849e:	61bb      	streq	r3, [r7, #24]
 80084a0:	6963      	ldreq	r3, [r4, #20]
 80084a2:	61fb      	streq	r3, [r7, #28]
 80084a4:	bf19      	ittee	ne
 80084a6:	f107 0018 	addne.w	r0, r7, #24
 80084aa:	3410      	addne	r4, #16
 80084ac:	f107 0020 	addeq.w	r0, r7, #32
 80084b0:	3418      	addeq	r4, #24
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	6003      	str	r3, [r0, #0]
 80084b6:	6863      	ldr	r3, [r4, #4]
 80084b8:	6043      	str	r3, [r0, #4]
 80084ba:	68a3      	ldr	r3, [r4, #8]
 80084bc:	6083      	str	r3, [r0, #8]
 80084be:	4635      	mov	r5, r6
 80084c0:	46bb      	mov	fp, r7
 80084c2:	e055      	b.n	8008570 <_realloc_r+0x2f4>
 80084c4:	4621      	mov	r1, r4
 80084c6:	f7ff febd 	bl	8008244 <memmove>
 80084ca:	e7f8      	b.n	80084be <_realloc_r+0x242>
 80084cc:	4611      	mov	r1, r2
 80084ce:	4648      	mov	r0, r9
 80084d0:	f7fd f9be 	bl	8005850 <_malloc_r>
 80084d4:	4606      	mov	r6, r0
 80084d6:	2800      	cmp	r0, #0
 80084d8:	d042      	beq.n	8008560 <_realloc_r+0x2e4>
 80084da:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80084de:	f023 0301 	bic.w	r3, r3, #1
 80084e2:	f1a0 0208 	sub.w	r2, r0, #8
 80084e6:	445b      	add	r3, fp
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d105      	bne.n	80084f8 <_realloc_r+0x27c>
 80084ec:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80084f0:	f023 0303 	bic.w	r3, r3, #3
 80084f4:	441d      	add	r5, r3
 80084f6:	e03b      	b.n	8008570 <_realloc_r+0x2f4>
 80084f8:	1f2a      	subs	r2, r5, #4
 80084fa:	2a24      	cmp	r2, #36	; 0x24
 80084fc:	d829      	bhi.n	8008552 <_realloc_r+0x2d6>
 80084fe:	2a13      	cmp	r2, #19
 8008500:	d91e      	bls.n	8008540 <_realloc_r+0x2c4>
 8008502:	6823      	ldr	r3, [r4, #0]
 8008504:	6003      	str	r3, [r0, #0]
 8008506:	6863      	ldr	r3, [r4, #4]
 8008508:	6043      	str	r3, [r0, #4]
 800850a:	2a1b      	cmp	r2, #27
 800850c:	d804      	bhi.n	8008518 <_realloc_r+0x29c>
 800850e:	f100 0308 	add.w	r3, r0, #8
 8008512:	f104 0208 	add.w	r2, r4, #8
 8008516:	e015      	b.n	8008544 <_realloc_r+0x2c8>
 8008518:	68a3      	ldr	r3, [r4, #8]
 800851a:	6083      	str	r3, [r0, #8]
 800851c:	68e3      	ldr	r3, [r4, #12]
 800851e:	60c3      	str	r3, [r0, #12]
 8008520:	2a24      	cmp	r2, #36	; 0x24
 8008522:	bf01      	itttt	eq
 8008524:	6923      	ldreq	r3, [r4, #16]
 8008526:	6103      	streq	r3, [r0, #16]
 8008528:	6961      	ldreq	r1, [r4, #20]
 800852a:	6141      	streq	r1, [r0, #20]
 800852c:	bf19      	ittee	ne
 800852e:	f100 0310 	addne.w	r3, r0, #16
 8008532:	f104 0210 	addne.w	r2, r4, #16
 8008536:	f100 0318 	addeq.w	r3, r0, #24
 800853a:	f104 0218 	addeq.w	r2, r4, #24
 800853e:	e001      	b.n	8008544 <_realloc_r+0x2c8>
 8008540:	4603      	mov	r3, r0
 8008542:	4622      	mov	r2, r4
 8008544:	6811      	ldr	r1, [r2, #0]
 8008546:	6019      	str	r1, [r3, #0]
 8008548:	6851      	ldr	r1, [r2, #4]
 800854a:	6059      	str	r1, [r3, #4]
 800854c:	6892      	ldr	r2, [r2, #8]
 800854e:	609a      	str	r2, [r3, #8]
 8008550:	e002      	b.n	8008558 <_realloc_r+0x2dc>
 8008552:	4621      	mov	r1, r4
 8008554:	f7ff fe76 	bl	8008244 <memmove>
 8008558:	4621      	mov	r1, r4
 800855a:	4648      	mov	r0, r9
 800855c:	f7ff fa22 	bl	80079a4 <_free_r>
 8008560:	4648      	mov	r0, r9
 8008562:	f7fd fb9e 	bl	8005ca2 <__malloc_unlock>
 8008566:	4630      	mov	r0, r6
 8008568:	e02d      	b.n	80085c6 <_realloc_r+0x34a>
 800856a:	bf00      	nop
 800856c:	20000058 	.word	0x20000058
 8008570:	ebc8 0205 	rsb	r2, r8, r5
 8008574:	2a0f      	cmp	r2, #15
 8008576:	f8db 3004 	ldr.w	r3, [fp, #4]
 800857a:	d914      	bls.n	80085a6 <_realloc_r+0x32a>
 800857c:	f003 0301 	and.w	r3, r3, #1
 8008580:	eb0b 0108 	add.w	r1, fp, r8
 8008584:	ea43 0308 	orr.w	r3, r3, r8
 8008588:	f8cb 3004 	str.w	r3, [fp, #4]
 800858c:	f042 0301 	orr.w	r3, r2, #1
 8008590:	440a      	add	r2, r1
 8008592:	604b      	str	r3, [r1, #4]
 8008594:	6853      	ldr	r3, [r2, #4]
 8008596:	f043 0301 	orr.w	r3, r3, #1
 800859a:	6053      	str	r3, [r2, #4]
 800859c:	3108      	adds	r1, #8
 800859e:	4648      	mov	r0, r9
 80085a0:	f7ff fa00 	bl	80079a4 <_free_r>
 80085a4:	e00a      	b.n	80085bc <_realloc_r+0x340>
 80085a6:	f003 0301 	and.w	r3, r3, #1
 80085aa:	432b      	orrs	r3, r5
 80085ac:	eb0b 0205 	add.w	r2, fp, r5
 80085b0:	f8cb 3004 	str.w	r3, [fp, #4]
 80085b4:	6853      	ldr	r3, [r2, #4]
 80085b6:	f043 0301 	orr.w	r3, r3, #1
 80085ba:	6053      	str	r3, [r2, #4]
 80085bc:	4648      	mov	r0, r9
 80085be:	f7fd fb70 	bl	8005ca2 <__malloc_unlock>
 80085c2:	f10b 0008 	add.w	r0, fp, #8
 80085c6:	b003      	add	sp, #12
 80085c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080085cc <_sbrk>:
 80085cc:	4b04      	ldr	r3, [pc, #16]	; (80085e0 <_sbrk+0x14>)
 80085ce:	6819      	ldr	r1, [r3, #0]
 80085d0:	4602      	mov	r2, r0
 80085d2:	b909      	cbnz	r1, 80085d8 <_sbrk+0xc>
 80085d4:	4903      	ldr	r1, [pc, #12]	; (80085e4 <_sbrk+0x18>)
 80085d6:	6019      	str	r1, [r3, #0]
 80085d8:	6818      	ldr	r0, [r3, #0]
 80085da:	4402      	add	r2, r0
 80085dc:	601a      	str	r2, [r3, #0]
 80085de:	4770      	bx	lr
 80085e0:	20000614 	.word	0x20000614
 80085e4:	20000914 	.word	0x20000914

080085e8 <_init>:
 80085e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ea:	bf00      	nop
 80085ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ee:	bc08      	pop	{r3}
 80085f0:	469e      	mov	lr, r3
 80085f2:	4770      	bx	lr

080085f4 <_fini>:
 80085f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085f6:	bf00      	nop
 80085f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085fa:	bc08      	pop	{r3}
 80085fc:	469e      	mov	lr, r3
 80085fe:	4770      	bx	lr
