
Lab3_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cc8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002dd4  08002dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002df8  08002df8  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08002df8  08002df8  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002df8  08002df8  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002df8  08002df8  00012df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dfc  08002dfc  00012dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002e00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000018  08002e18  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08002e18  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ecd  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b62  00000000  00000000  00029f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002ba70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a0  00000000  00000000  0002c518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cdc  00000000  00000000  0002ceb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bcb4  00000000  00000000  00043b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826e0  00000000  00000000  0004f848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1f28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a20  00000000  00000000  000d1f7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dbc 	.word	0x08002dbc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002dbc 	.word	0x08002dbc

0800014c <auto_run>:
 */

#include "auto.h"


void auto_run(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(MODE == MODE1){
 8000150:	4b94      	ldr	r3, [pc, #592]	; (80003a4 <auto_run+0x258>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	f040 8122 	bne.w	800039e <auto_run+0x252>
		switch(firstCoupleLedAutoState){
 800015a:	4b93      	ldr	r3, [pc, #588]	; (80003a8 <auto_run+0x25c>)
 800015c:	781b      	ldrb	r3, [r3, #0]
 800015e:	2b03      	cmp	r3, #3
 8000160:	d862      	bhi.n	8000228 <auto_run+0xdc>
 8000162:	a201      	add	r2, pc, #4	; (adr r2, 8000168 <auto_run+0x1c>)
 8000164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000168:	08000179 	.word	0x08000179
 800016c:	08000187 	.word	0x08000187
 8000170:	080001bd 	.word	0x080001bd
 8000174:	080001f3 	.word	0x080001f3
			case LED_INIT:
				firstCoupleLedAutoState = RED;
 8000178:	4b8b      	ldr	r3, [pc, #556]	; (80003a8 <auto_run+0x25c>)
 800017a:	2201      	movs	r2, #1
 800017c:	701a      	strb	r2, [r3, #0]
				setTimer0(100);
 800017e:	2064      	movs	r0, #100	; 0x64
 8000180:	f001 f9a0 	bl	80014c4 <setTimer0>
				break;
 8000184:	e057      	b.n	8000236 <auto_run+0xea>
			case RED:
				displayFirstLedCouple(RED);
 8000186:	2001      	movs	r0, #1
 8000188:	f000 f93e 	bl	8000408 <displayFirstLedCouple>
				if(timer0_flag == 1){
 800018c:	4b87      	ldr	r3, [pc, #540]	; (80003ac <auto_run+0x260>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	2b01      	cmp	r3, #1
 8000192:	d14b      	bne.n	800022c <auto_run+0xe0>
					countdownFirstCoupleLed--;
 8000194:	4b86      	ldr	r3, [pc, #536]	; (80003b0 <auto_run+0x264>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	3b01      	subs	r3, #1
 800019a:	4a85      	ldr	r2, [pc, #532]	; (80003b0 <auto_run+0x264>)
 800019c:	6013      	str	r3, [r2, #0]
					if(countdownFirstCoupleLed == 0){
 800019e:	4b84      	ldr	r3, [pc, #528]	; (80003b0 <auto_run+0x264>)
 80001a0:	681b      	ldr	r3, [r3, #0]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d106      	bne.n	80001b4 <auto_run+0x68>
						countdownFirstCoupleLed = greenDelay;
 80001a6:	4b83      	ldr	r3, [pc, #524]	; (80003b4 <auto_run+0x268>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	4a81      	ldr	r2, [pc, #516]	; (80003b0 <auto_run+0x264>)
 80001ac:	6013      	str	r3, [r2, #0]
						firstCoupleLedAutoState = GREEN;
 80001ae:	4b7e      	ldr	r3, [pc, #504]	; (80003a8 <auto_run+0x25c>)
 80001b0:	2202      	movs	r2, #2
 80001b2:	701a      	strb	r2, [r3, #0]
					}
					setTimer0(100);
 80001b4:	2064      	movs	r0, #100	; 0x64
 80001b6:	f001 f985 	bl	80014c4 <setTimer0>
				}
				break;
 80001ba:	e037      	b.n	800022c <auto_run+0xe0>
			case GREEN:
				displayFirstLedCouple(GREEN);
 80001bc:	2002      	movs	r0, #2
 80001be:	f000 f923 	bl	8000408 <displayFirstLedCouple>
				if(timer0_flag == 1){
 80001c2:	4b7a      	ldr	r3, [pc, #488]	; (80003ac <auto_run+0x260>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	2b01      	cmp	r3, #1
 80001c8:	d132      	bne.n	8000230 <auto_run+0xe4>
					countdownFirstCoupleLed--;
 80001ca:	4b79      	ldr	r3, [pc, #484]	; (80003b0 <auto_run+0x264>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	3b01      	subs	r3, #1
 80001d0:	4a77      	ldr	r2, [pc, #476]	; (80003b0 <auto_run+0x264>)
 80001d2:	6013      	str	r3, [r2, #0]
					if(countdownFirstCoupleLed == 0){
 80001d4:	4b76      	ldr	r3, [pc, #472]	; (80003b0 <auto_run+0x264>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d106      	bne.n	80001ea <auto_run+0x9e>
						countdownFirstCoupleLed = yellowDelay;
 80001dc:	4b76      	ldr	r3, [pc, #472]	; (80003b8 <auto_run+0x26c>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a73      	ldr	r2, [pc, #460]	; (80003b0 <auto_run+0x264>)
 80001e2:	6013      	str	r3, [r2, #0]
						firstCoupleLedAutoState = YELLOW;
 80001e4:	4b70      	ldr	r3, [pc, #448]	; (80003a8 <auto_run+0x25c>)
 80001e6:	2203      	movs	r2, #3
 80001e8:	701a      	strb	r2, [r3, #0]
					}
					setTimer0(100);
 80001ea:	2064      	movs	r0, #100	; 0x64
 80001ec:	f001 f96a 	bl	80014c4 <setTimer0>
				}
				break;
 80001f0:	e01e      	b.n	8000230 <auto_run+0xe4>
			case YELLOW:
				displayFirstLedCouple(YELLOW);
 80001f2:	2003      	movs	r0, #3
 80001f4:	f000 f908 	bl	8000408 <displayFirstLedCouple>
				if(timer0_flag == 1){
 80001f8:	4b6c      	ldr	r3, [pc, #432]	; (80003ac <auto_run+0x260>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	2b01      	cmp	r3, #1
 80001fe:	d119      	bne.n	8000234 <auto_run+0xe8>
					countdownFirstCoupleLed--;
 8000200:	4b6b      	ldr	r3, [pc, #428]	; (80003b0 <auto_run+0x264>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	3b01      	subs	r3, #1
 8000206:	4a6a      	ldr	r2, [pc, #424]	; (80003b0 <auto_run+0x264>)
 8000208:	6013      	str	r3, [r2, #0]
					if(countdownFirstCoupleLed == 0){
 800020a:	4b69      	ldr	r3, [pc, #420]	; (80003b0 <auto_run+0x264>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d106      	bne.n	8000220 <auto_run+0xd4>
						countdownFirstCoupleLed = redDelay;
 8000212:	4b6a      	ldr	r3, [pc, #424]	; (80003bc <auto_run+0x270>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	4a66      	ldr	r2, [pc, #408]	; (80003b0 <auto_run+0x264>)
 8000218:	6013      	str	r3, [r2, #0]
						firstCoupleLedAutoState = RED;
 800021a:	4b63      	ldr	r3, [pc, #396]	; (80003a8 <auto_run+0x25c>)
 800021c:	2201      	movs	r2, #1
 800021e:	701a      	strb	r2, [r3, #0]
					}
					setTimer0(100);
 8000220:	2064      	movs	r0, #100	; 0x64
 8000222:	f001 f94f 	bl	80014c4 <setTimer0>
				}
				break;
 8000226:	e005      	b.n	8000234 <auto_run+0xe8>
			default:
				break;
 8000228:	bf00      	nop
 800022a:	e004      	b.n	8000236 <auto_run+0xea>
				break;
 800022c:	bf00      	nop
 800022e:	e002      	b.n	8000236 <auto_run+0xea>
				break;
 8000230:	bf00      	nop
 8000232:	e000      	b.n	8000236 <auto_run+0xea>
				break;
 8000234:	bf00      	nop
		}
		switch(secondCoupleLedAutoState){
 8000236:	4b62      	ldr	r3, [pc, #392]	; (80003c0 <auto_run+0x274>)
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	2b03      	cmp	r3, #3
 800023c:	d862      	bhi.n	8000304 <auto_run+0x1b8>
 800023e:	a201      	add	r2, pc, #4	; (adr r2, 8000244 <auto_run+0xf8>)
 8000240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000244:	08000255 	.word	0x08000255
 8000248:	08000263 	.word	0x08000263
 800024c:	08000299 	.word	0x08000299
 8000250:	080002cf 	.word	0x080002cf
			case LED_INIT:
				secondCoupleLedAutoState = GREEN;
 8000254:	4b5a      	ldr	r3, [pc, #360]	; (80003c0 <auto_run+0x274>)
 8000256:	2202      	movs	r2, #2
 8000258:	701a      	strb	r2, [r3, #0]
				setTimer1(100);
 800025a:	2064      	movs	r0, #100	; 0x64
 800025c:	f001 f946 	bl	80014ec <setTimer1>
				break;
 8000260:	e057      	b.n	8000312 <auto_run+0x1c6>
			case RED:
				displaySecondLedCouple(RED);
 8000262:	2001      	movs	r0, #1
 8000264:	f000 f92c 	bl	80004c0 <displaySecondLedCouple>
				if(timer1_flag == 1){
 8000268:	4b56      	ldr	r3, [pc, #344]	; (80003c4 <auto_run+0x278>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	2b01      	cmp	r3, #1
 800026e:	d14b      	bne.n	8000308 <auto_run+0x1bc>
					countdownSecondCoupleLed--;
 8000270:	4b55      	ldr	r3, [pc, #340]	; (80003c8 <auto_run+0x27c>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	3b01      	subs	r3, #1
 8000276:	4a54      	ldr	r2, [pc, #336]	; (80003c8 <auto_run+0x27c>)
 8000278:	6013      	str	r3, [r2, #0]
					if(countdownSecondCoupleLed == 0){
 800027a:	4b53      	ldr	r3, [pc, #332]	; (80003c8 <auto_run+0x27c>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	2b00      	cmp	r3, #0
 8000280:	d106      	bne.n	8000290 <auto_run+0x144>
						countdownSecondCoupleLed = greenDelay;
 8000282:	4b4c      	ldr	r3, [pc, #304]	; (80003b4 <auto_run+0x268>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	4a50      	ldr	r2, [pc, #320]	; (80003c8 <auto_run+0x27c>)
 8000288:	6013      	str	r3, [r2, #0]
						secondCoupleLedAutoState = GREEN;
 800028a:	4b4d      	ldr	r3, [pc, #308]	; (80003c0 <auto_run+0x274>)
 800028c:	2202      	movs	r2, #2
 800028e:	701a      	strb	r2, [r3, #0]
					}
					setTimer1(100);
 8000290:	2064      	movs	r0, #100	; 0x64
 8000292:	f001 f92b 	bl	80014ec <setTimer1>
				}
				break;
 8000296:	e037      	b.n	8000308 <auto_run+0x1bc>
			case GREEN:
				displaySecondLedCouple(GREEN);
 8000298:	2002      	movs	r0, #2
 800029a:	f000 f911 	bl	80004c0 <displaySecondLedCouple>
				if(timer1_flag == 1){
 800029e:	4b49      	ldr	r3, [pc, #292]	; (80003c4 <auto_run+0x278>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b01      	cmp	r3, #1
 80002a4:	d132      	bne.n	800030c <auto_run+0x1c0>
					countdownSecondCoupleLed--;
 80002a6:	4b48      	ldr	r3, [pc, #288]	; (80003c8 <auto_run+0x27c>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	3b01      	subs	r3, #1
 80002ac:	4a46      	ldr	r2, [pc, #280]	; (80003c8 <auto_run+0x27c>)
 80002ae:	6013      	str	r3, [r2, #0]
					if(countdownSecondCoupleLed == 0){
 80002b0:	4b45      	ldr	r3, [pc, #276]	; (80003c8 <auto_run+0x27c>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d106      	bne.n	80002c6 <auto_run+0x17a>
						countdownSecondCoupleLed = yellowDelay;
 80002b8:	4b3f      	ldr	r3, [pc, #252]	; (80003b8 <auto_run+0x26c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a42      	ldr	r2, [pc, #264]	; (80003c8 <auto_run+0x27c>)
 80002be:	6013      	str	r3, [r2, #0]
						secondCoupleLedAutoState = YELLOW;
 80002c0:	4b3f      	ldr	r3, [pc, #252]	; (80003c0 <auto_run+0x274>)
 80002c2:	2203      	movs	r2, #3
 80002c4:	701a      	strb	r2, [r3, #0]
					}
					setTimer1(100);
 80002c6:	2064      	movs	r0, #100	; 0x64
 80002c8:	f001 f910 	bl	80014ec <setTimer1>
				}
				break;
 80002cc:	e01e      	b.n	800030c <auto_run+0x1c0>
			case YELLOW:
				displaySecondLedCouple(YELLOW);
 80002ce:	2003      	movs	r0, #3
 80002d0:	f000 f8f6 	bl	80004c0 <displaySecondLedCouple>
				if(timer1_flag == 1){
 80002d4:	4b3b      	ldr	r3, [pc, #236]	; (80003c4 <auto_run+0x278>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d119      	bne.n	8000310 <auto_run+0x1c4>
					countdownSecondCoupleLed--;
 80002dc:	4b3a      	ldr	r3, [pc, #232]	; (80003c8 <auto_run+0x27c>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	3b01      	subs	r3, #1
 80002e2:	4a39      	ldr	r2, [pc, #228]	; (80003c8 <auto_run+0x27c>)
 80002e4:	6013      	str	r3, [r2, #0]
					if(countdownSecondCoupleLed == 0){
 80002e6:	4b38      	ldr	r3, [pc, #224]	; (80003c8 <auto_run+0x27c>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d106      	bne.n	80002fc <auto_run+0x1b0>
						countdownSecondCoupleLed = redDelay;
 80002ee:	4b33      	ldr	r3, [pc, #204]	; (80003bc <auto_run+0x270>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a35      	ldr	r2, [pc, #212]	; (80003c8 <auto_run+0x27c>)
 80002f4:	6013      	str	r3, [r2, #0]
						secondCoupleLedAutoState = RED;
 80002f6:	4b32      	ldr	r3, [pc, #200]	; (80003c0 <auto_run+0x274>)
 80002f8:	2201      	movs	r2, #1
 80002fa:	701a      	strb	r2, [r3, #0]
					}
					setTimer1(100);
 80002fc:	2064      	movs	r0, #100	; 0x64
 80002fe:	f001 f8f5 	bl	80014ec <setTimer1>
				}
				break;
 8000302:	e005      	b.n	8000310 <auto_run+0x1c4>
			default:
				break;
 8000304:	bf00      	nop
 8000306:	e004      	b.n	8000312 <auto_run+0x1c6>
				break;
 8000308:	bf00      	nop
 800030a:	e002      	b.n	8000312 <auto_run+0x1c6>
				break;
 800030c:	bf00      	nop
 800030e:	e000      	b.n	8000312 <auto_run+0x1c6>
				break;
 8000310:	bf00      	nop
		}

		switch(seg7AutoState){
 8000312:	4b2e      	ldr	r3, [pc, #184]	; (80003cc <auto_run+0x280>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b02      	cmp	r3, #2
 8000318:	d020      	beq.n	800035c <auto_run+0x210>
 800031a:	2b02      	cmp	r3, #2
 800031c:	dc31      	bgt.n	8000382 <auto_run+0x236>
 800031e:	2b00      	cmp	r3, #0
 8000320:	d002      	beq.n	8000328 <auto_run+0x1dc>
 8000322:	2b01      	cmp	r3, #1
 8000324:	d007      	beq.n	8000336 <auto_run+0x1ea>
					seg7AutoState = FIRST;
					setTimer2(50);
				}
				break;
			default:
				break;
 8000326:	e02c      	b.n	8000382 <auto_run+0x236>
				seg7AutoState = FIRST;
 8000328:	4b28      	ldr	r3, [pc, #160]	; (80003cc <auto_run+0x280>)
 800032a:	2201      	movs	r2, #1
 800032c:	701a      	strb	r2, [r3, #0]
				setTimer2(1);
 800032e:	2001      	movs	r0, #1
 8000330:	f001 f8f0 	bl	8001514 <setTimer2>
				break;
 8000334:	e02a      	b.n	800038c <auto_run+0x240>
				if(timer2_flag == 1){
 8000336:	4b26      	ldr	r3, [pc, #152]	; (80003d0 <auto_run+0x284>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	2b01      	cmp	r3, #1
 800033c:	d123      	bne.n	8000386 <auto_run+0x23a>
					showTimeDelay_First(countdownFirstCoupleLed, countdownSecondCoupleLed);
 800033e:	4b1c      	ldr	r3, [pc, #112]	; (80003b0 <auto_run+0x264>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4a21      	ldr	r2, [pc, #132]	; (80003c8 <auto_run+0x27c>)
 8000344:	6812      	ldr	r2, [r2, #0]
 8000346:	4611      	mov	r1, r2
 8000348:	4618      	mov	r0, r3
 800034a:	f000 fcf3 	bl	8000d34 <showTimeDelay_First>
					seg7AutoState = SECOND;
 800034e:	4b1f      	ldr	r3, [pc, #124]	; (80003cc <auto_run+0x280>)
 8000350:	2202      	movs	r2, #2
 8000352:	701a      	strb	r2, [r3, #0]
					setTimer2(50);
 8000354:	2032      	movs	r0, #50	; 0x32
 8000356:	f001 f8dd 	bl	8001514 <setTimer2>
				break;
 800035a:	e014      	b.n	8000386 <auto_run+0x23a>
				if(timer2_flag == 1){
 800035c:	4b1c      	ldr	r3, [pc, #112]	; (80003d0 <auto_run+0x284>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	2b01      	cmp	r3, #1
 8000362:	d112      	bne.n	800038a <auto_run+0x23e>
					showTimeDelay_Second(countdownFirstCoupleLed, countdownSecondCoupleLed);
 8000364:	4b12      	ldr	r3, [pc, #72]	; (80003b0 <auto_run+0x264>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a17      	ldr	r2, [pc, #92]	; (80003c8 <auto_run+0x27c>)
 800036a:	6812      	ldr	r2, [r2, #0]
 800036c:	4611      	mov	r1, r2
 800036e:	4618      	mov	r0, r3
 8000370:	f000 fd04 	bl	8000d7c <showTimeDelay_Second>
					seg7AutoState = FIRST;
 8000374:	4b15      	ldr	r3, [pc, #84]	; (80003cc <auto_run+0x280>)
 8000376:	2201      	movs	r2, #1
 8000378:	701a      	strb	r2, [r3, #0]
					setTimer2(50);
 800037a:	2032      	movs	r0, #50	; 0x32
 800037c:	f001 f8ca 	bl	8001514 <setTimer2>
				break;
 8000380:	e003      	b.n	800038a <auto_run+0x23e>
				break;
 8000382:	bf00      	nop
 8000384:	e002      	b.n	800038c <auto_run+0x240>
				break;
 8000386:	bf00      	nop
 8000388:	e000      	b.n	800038c <auto_run+0x240>
				break;
 800038a:	bf00      	nop
		}

			if (isButtonPressed(0) == 1 ){
 800038c:	2000      	movs	r0, #0
 800038e:	f000 f821 	bl	80003d4 <isButtonPressed>
 8000392:	4603      	mov	r3, r0
 8000394:	2b01      	cmp	r3, #1
 8000396:	d102      	bne.n	800039e <auto_run+0x252>
					MODE = MODE2;
 8000398:	4b02      	ldr	r3, [pc, #8]	; (80003a4 <auto_run+0x258>)
 800039a:	2202      	movs	r2, #2
 800039c:	701a      	strb	r2, [r3, #0]
				}
	}
}
 800039e:	bf00      	nop
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	2000008b 	.word	0x2000008b
 80003a8:	20000091 	.word	0x20000091
 80003ac:	20000040 	.word	0x20000040
 80003b0:	2000009c 	.word	0x2000009c
 80003b4:	20000004 	.word	0x20000004
 80003b8:	20000008 	.word	0x20000008
 80003bc:	20000000 	.word	0x20000000
 80003c0:	2000008f 	.word	0x2000008f
 80003c4:	20000044 	.word	0x20000044
 80003c8:	20000094 	.word	0x20000094
 80003cc:	20000099 	.word	0x20000099
 80003d0:	20000048 	.word	0x20000048

080003d4 <isButtonPressed>:

int TimeOutForKeyPress = 500;
int button_flag[BUTTONS_NUMBER] = {0,0,0};


int isButtonPressed(int i){
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
	if (button_flag[i] == 1){
 80003dc:	4a09      	ldr	r2, [pc, #36]	; (8000404 <isButtonPressed+0x30>)
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d106      	bne.n	80003f6 <isButtonPressed+0x22>
		button_flag[i] = 0;
 80003e8:	4a06      	ldr	r2, [pc, #24]	; (8000404 <isButtonPressed+0x30>)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	2100      	movs	r1, #0
 80003ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80003f2:	2301      	movs	r3, #1
 80003f4:	e000      	b.n	80003f8 <isButtonPressed+0x24>
	}
	return 0;
 80003f6:	2300      	movs	r3, #0

}
 80003f8:	4618      	mov	r0, r3
 80003fa:	370c      	adds	r7, #12
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bc80      	pop	{r7}
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	20000034 	.word	0x20000034

08000408 <displayFirstLedCouple>:
 */

#include "display_led.h"


void displayFirstLedCouple(enum LedState state_1){
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	4603      	mov	r3, r0
 8000410:	71fb      	strb	r3, [r7, #7]
	switch(state_1){
 8000412:	79fb      	ldrb	r3, [r7, #7]
 8000414:	2b03      	cmp	r3, #3
 8000416:	d84b      	bhi.n	80004b0 <displayFirstLedCouple+0xa8>
 8000418:	a201      	add	r2, pc, #4	; (adr r2, 8000420 <displayFirstLedCouple+0x18>)
 800041a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800041e:	bf00      	nop
 8000420:	08000431 	.word	0x08000431
 8000424:	08000451 	.word	0x08000451
 8000428:	08000491 	.word	0x08000491
 800042c:	08000471 	.word	0x08000471
	 case LED_INIT:
			 HAL_GPIO_WritePin( FIRST_COUPLE_GREEN_GPIO_Port , FIRST_COUPLE_GREEN_Pin , 1) ;
 8000430:	2201      	movs	r2, #1
 8000432:	2110      	movs	r1, #16
 8000434:	4821      	ldr	r0, [pc, #132]	; (80004bc <displayFirstLedCouple+0xb4>)
 8000436:	f001 fc97 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_YELLOW_GPIO_Port , FIRST_COUPLE_YELLOW_Pin , 1 ) ;
 800043a:	2201      	movs	r2, #1
 800043c:	2108      	movs	r1, #8
 800043e:	481f      	ldr	r0, [pc, #124]	; (80004bc <displayFirstLedCouple+0xb4>)
 8000440:	f001 fc92 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_RED_GPIO_Port , FIRST_COUPLE_RED_Pin , 1 ) ;
 8000444:	2201      	movs	r2, #1
 8000446:	2104      	movs	r1, #4
 8000448:	481c      	ldr	r0, [pc, #112]	; (80004bc <displayFirstLedCouple+0xb4>)
 800044a:	f001 fc8d 	bl	8001d68 <HAL_GPIO_WritePin>
			 break;
 800044e:	e030      	b.n	80004b2 <displayFirstLedCouple+0xaa>
	 case RED:
			 HAL_GPIO_WritePin( FIRST_COUPLE_GREEN_GPIO_Port , FIRST_COUPLE_GREEN_Pin , 1) ;
 8000450:	2201      	movs	r2, #1
 8000452:	2110      	movs	r1, #16
 8000454:	4819      	ldr	r0, [pc, #100]	; (80004bc <displayFirstLedCouple+0xb4>)
 8000456:	f001 fc87 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_YELLOW_GPIO_Port , FIRST_COUPLE_YELLOW_Pin , 1 ) ;
 800045a:	2201      	movs	r2, #1
 800045c:	2108      	movs	r1, #8
 800045e:	4817      	ldr	r0, [pc, #92]	; (80004bc <displayFirstLedCouple+0xb4>)
 8000460:	f001 fc82 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_RED_GPIO_Port , FIRST_COUPLE_RED_Pin , 0 ) ;
 8000464:	2200      	movs	r2, #0
 8000466:	2104      	movs	r1, #4
 8000468:	4814      	ldr	r0, [pc, #80]	; (80004bc <displayFirstLedCouple+0xb4>)
 800046a:	f001 fc7d 	bl	8001d68 <HAL_GPIO_WritePin>
			 break;
 800046e:	e020      	b.n	80004b2 <displayFirstLedCouple+0xaa>
	 case YELLOW:
			 HAL_GPIO_WritePin( FIRST_COUPLE_GREEN_GPIO_Port , FIRST_COUPLE_GREEN_Pin , 1) ;
 8000470:	2201      	movs	r2, #1
 8000472:	2110      	movs	r1, #16
 8000474:	4811      	ldr	r0, [pc, #68]	; (80004bc <displayFirstLedCouple+0xb4>)
 8000476:	f001 fc77 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_YELLOW_GPIO_Port , FIRST_COUPLE_YELLOW_Pin , 0 ) ;
 800047a:	2200      	movs	r2, #0
 800047c:	2108      	movs	r1, #8
 800047e:	480f      	ldr	r0, [pc, #60]	; (80004bc <displayFirstLedCouple+0xb4>)
 8000480:	f001 fc72 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_RED_GPIO_Port , FIRST_COUPLE_RED_Pin , 1 ) ;
 8000484:	2201      	movs	r2, #1
 8000486:	2104      	movs	r1, #4
 8000488:	480c      	ldr	r0, [pc, #48]	; (80004bc <displayFirstLedCouple+0xb4>)
 800048a:	f001 fc6d 	bl	8001d68 <HAL_GPIO_WritePin>
			 break;
 800048e:	e010      	b.n	80004b2 <displayFirstLedCouple+0xaa>
	 case GREEN:
			 HAL_GPIO_WritePin( FIRST_COUPLE_GREEN_GPIO_Port , FIRST_COUPLE_GREEN_Pin , 0) ;
 8000490:	2200      	movs	r2, #0
 8000492:	2110      	movs	r1, #16
 8000494:	4809      	ldr	r0, [pc, #36]	; (80004bc <displayFirstLedCouple+0xb4>)
 8000496:	f001 fc67 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_YELLOW_GPIO_Port , FIRST_COUPLE_YELLOW_Pin , 1 ) ;
 800049a:	2201      	movs	r2, #1
 800049c:	2108      	movs	r1, #8
 800049e:	4807      	ldr	r0, [pc, #28]	; (80004bc <displayFirstLedCouple+0xb4>)
 80004a0:	f001 fc62 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( FIRST_COUPLE_RED_GPIO_Port , FIRST_COUPLE_RED_Pin , 1 ) ;
 80004a4:	2201      	movs	r2, #1
 80004a6:	2104      	movs	r1, #4
 80004a8:	4804      	ldr	r0, [pc, #16]	; (80004bc <displayFirstLedCouple+0xb4>)
 80004aa:	f001 fc5d 	bl	8001d68 <HAL_GPIO_WritePin>
			 break;
 80004ae:	e000      	b.n	80004b2 <displayFirstLedCouple+0xaa>
	 default:
		 break;
 80004b0:	bf00      	nop
	}
}
 80004b2:	bf00      	nop
 80004b4:	3708      	adds	r7, #8
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40010800 	.word	0x40010800

080004c0 <displaySecondLedCouple>:



void displaySecondLedCouple(enum LedState state_2){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	71fb      	strb	r3, [r7, #7]
	switch(state_2){
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	2b03      	cmp	r3, #3
 80004ce:	d84b      	bhi.n	8000568 <displaySecondLedCouple+0xa8>
 80004d0:	a201      	add	r2, pc, #4	; (adr r2, 80004d8 <displaySecondLedCouple+0x18>)
 80004d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004d6:	bf00      	nop
 80004d8:	080004e9 	.word	0x080004e9
 80004dc:	08000509 	.word	0x08000509
 80004e0:	08000549 	.word	0x08000549
 80004e4:	08000529 	.word	0x08000529
	 	 case LED_INIT:
			 HAL_GPIO_WritePin( SECOND_COUPLE_GREEN_GPIO_Port , SECOND_COUPLE_GREEN_Pin , 1) ;
 80004e8:	2201      	movs	r2, #1
 80004ea:	2180      	movs	r1, #128	; 0x80
 80004ec:	4821      	ldr	r0, [pc, #132]	; (8000574 <displaySecondLedCouple+0xb4>)
 80004ee:	f001 fc3b 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( SECOND_COUPLE_YELLOW_GPIO_Port , SECOND_COUPLE_YELLOW_Pin , 1 ) ;
 80004f2:	2201      	movs	r2, #1
 80004f4:	2140      	movs	r1, #64	; 0x40
 80004f6:	481f      	ldr	r0, [pc, #124]	; (8000574 <displaySecondLedCouple+0xb4>)
 80004f8:	f001 fc36 	bl	8001d68 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( SECOND_COUPLE_RED_GPIO_Port , SECOND_COUPLE_RED_Pin , 1 ) ;
 80004fc:	2201      	movs	r2, #1
 80004fe:	2120      	movs	r1, #32
 8000500:	481c      	ldr	r0, [pc, #112]	; (8000574 <displaySecondLedCouple+0xb4>)
 8000502:	f001 fc31 	bl	8001d68 <HAL_GPIO_WritePin>
			 break;
 8000506:	e030      	b.n	800056a <displaySecondLedCouple+0xaa>
		case RED:
			HAL_GPIO_WritePin( SECOND_COUPLE_GREEN_GPIO_Port , SECOND_COUPLE_GREEN_Pin , 1) ;
 8000508:	2201      	movs	r2, #1
 800050a:	2180      	movs	r1, #128	; 0x80
 800050c:	4819      	ldr	r0, [pc, #100]	; (8000574 <displaySecondLedCouple+0xb4>)
 800050e:	f001 fc2b 	bl	8001d68 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( SECOND_COUPLE_YELLOW_GPIO_Port , SECOND_COUPLE_YELLOW_Pin , 1 ) ;
 8000512:	2201      	movs	r2, #1
 8000514:	2140      	movs	r1, #64	; 0x40
 8000516:	4817      	ldr	r0, [pc, #92]	; (8000574 <displaySecondLedCouple+0xb4>)
 8000518:	f001 fc26 	bl	8001d68 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( SECOND_COUPLE_RED_GPIO_Port , SECOND_COUPLE_RED_Pin , 0 ) ;
 800051c:	2200      	movs	r2, #0
 800051e:	2120      	movs	r1, #32
 8000520:	4814      	ldr	r0, [pc, #80]	; (8000574 <displaySecondLedCouple+0xb4>)
 8000522:	f001 fc21 	bl	8001d68 <HAL_GPIO_WritePin>
			break;
 8000526:	e020      	b.n	800056a <displaySecondLedCouple+0xaa>
		case YELLOW:
			HAL_GPIO_WritePin( SECOND_COUPLE_GREEN_GPIO_Port , SECOND_COUPLE_GREEN_Pin , 1) ;
 8000528:	2201      	movs	r2, #1
 800052a:	2180      	movs	r1, #128	; 0x80
 800052c:	4811      	ldr	r0, [pc, #68]	; (8000574 <displaySecondLedCouple+0xb4>)
 800052e:	f001 fc1b 	bl	8001d68 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( SECOND_COUPLE_YELLOW_GPIO_Port , SECOND_COUPLE_YELLOW_Pin , 0 ) ;
 8000532:	2200      	movs	r2, #0
 8000534:	2140      	movs	r1, #64	; 0x40
 8000536:	480f      	ldr	r0, [pc, #60]	; (8000574 <displaySecondLedCouple+0xb4>)
 8000538:	f001 fc16 	bl	8001d68 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( SECOND_COUPLE_RED_GPIO_Port , SECOND_COUPLE_RED_Pin , 1 ) ;
 800053c:	2201      	movs	r2, #1
 800053e:	2120      	movs	r1, #32
 8000540:	480c      	ldr	r0, [pc, #48]	; (8000574 <displaySecondLedCouple+0xb4>)
 8000542:	f001 fc11 	bl	8001d68 <HAL_GPIO_WritePin>
			break;
 8000546:	e010      	b.n	800056a <displaySecondLedCouple+0xaa>
		case GREEN:
			HAL_GPIO_WritePin( SECOND_COUPLE_GREEN_GPIO_Port , SECOND_COUPLE_GREEN_Pin , 0) ;
 8000548:	2200      	movs	r2, #0
 800054a:	2180      	movs	r1, #128	; 0x80
 800054c:	4809      	ldr	r0, [pc, #36]	; (8000574 <displaySecondLedCouple+0xb4>)
 800054e:	f001 fc0b 	bl	8001d68 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( SECOND_COUPLE_YELLOW_GPIO_Port , SECOND_COUPLE_YELLOW_Pin , 1 ) ;
 8000552:	2201      	movs	r2, #1
 8000554:	2140      	movs	r1, #64	; 0x40
 8000556:	4807      	ldr	r0, [pc, #28]	; (8000574 <displaySecondLedCouple+0xb4>)
 8000558:	f001 fc06 	bl	8001d68 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( SECOND_COUPLE_RED_GPIO_Port , SECOND_COUPLE_RED_Pin , 1 ) ;
 800055c:	2201      	movs	r2, #1
 800055e:	2120      	movs	r1, #32
 8000560:	4804      	ldr	r0, [pc, #16]	; (8000574 <displaySecondLedCouple+0xb4>)
 8000562:	f001 fc01 	bl	8001d68 <HAL_GPIO_WritePin>
			break;
 8000566:	e000      	b.n	800056a <displaySecondLedCouple+0xaa>
		default:
		  break;
 8000568:	bf00      	nop
   }
}
 800056a:	bf00      	nop
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40010800 	.word	0x40010800

08000578 <toggleLeds>:

void toggleLeds(enum LedState state){
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
	switch(state){
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	2b03      	cmp	r3, #3
 8000586:	d00e      	beq.n	80005a6 <toggleLeds+0x2e>
 8000588:	2b03      	cmp	r3, #3
 800058a:	dc1e      	bgt.n	80005ca <toggleLeds+0x52>
 800058c:	2b01      	cmp	r3, #1
 800058e:	d013      	beq.n	80005b8 <toggleLeds+0x40>
 8000590:	2b02      	cmp	r3, #2
 8000592:	d11a      	bne.n	80005ca <toggleLeds+0x52>
	 case GREEN:
			 HAL_GPIO_TogglePin( FIRST_COUPLE_GREEN_GPIO_Port , FIRST_COUPLE_GREEN_Pin) ;
 8000594:	2110      	movs	r1, #16
 8000596:	480f      	ldr	r0, [pc, #60]	; (80005d4 <toggleLeds+0x5c>)
 8000598:	f001 fbfe 	bl	8001d98 <HAL_GPIO_TogglePin>
			 HAL_GPIO_TogglePin( SECOND_COUPLE_GREEN_GPIO_Port , SECOND_COUPLE_GREEN_Pin) ;
 800059c:	2180      	movs	r1, #128	; 0x80
 800059e:	480d      	ldr	r0, [pc, #52]	; (80005d4 <toggleLeds+0x5c>)
 80005a0:	f001 fbfa 	bl	8001d98 <HAL_GPIO_TogglePin>
			 break;
 80005a4:	e012      	b.n	80005cc <toggleLeds+0x54>
	 case YELLOW:
			 HAL_GPIO_TogglePin( FIRST_COUPLE_YELLOW_GPIO_Port , FIRST_COUPLE_YELLOW_Pin) ;
 80005a6:	2108      	movs	r1, #8
 80005a8:	480a      	ldr	r0, [pc, #40]	; (80005d4 <toggleLeds+0x5c>)
 80005aa:	f001 fbf5 	bl	8001d98 <HAL_GPIO_TogglePin>
			 HAL_GPIO_TogglePin( SECOND_COUPLE_YELLOW_GPIO_Port , SECOND_COUPLE_YELLOW_Pin) ;
 80005ae:	2140      	movs	r1, #64	; 0x40
 80005b0:	4808      	ldr	r0, [pc, #32]	; (80005d4 <toggleLeds+0x5c>)
 80005b2:	f001 fbf1 	bl	8001d98 <HAL_GPIO_TogglePin>
			 break;
 80005b6:	e009      	b.n	80005cc <toggleLeds+0x54>
	 case RED:
			 HAL_GPIO_TogglePin( FIRST_COUPLE_RED_GPIO_Port , FIRST_COUPLE_RED_Pin) ;
 80005b8:	2104      	movs	r1, #4
 80005ba:	4806      	ldr	r0, [pc, #24]	; (80005d4 <toggleLeds+0x5c>)
 80005bc:	f001 fbec 	bl	8001d98 <HAL_GPIO_TogglePin>
			 HAL_GPIO_TogglePin( SECOND_COUPLE_RED_GPIO_Port , SECOND_COUPLE_RED_Pin) ;
 80005c0:	2120      	movs	r1, #32
 80005c2:	4804      	ldr	r0, [pc, #16]	; (80005d4 <toggleLeds+0x5c>)
 80005c4:	f001 fbe8 	bl	8001d98 <HAL_GPIO_TogglePin>
			 break;
 80005c8:	e000      	b.n	80005cc <toggleLeds+0x54>
	 default:
		 break;
 80005ca:	bf00      	nop
	}
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40010800 	.word	0x40010800

080005d8 <displaySEG7_1>:


void displaySEG7_1(int num){
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2b09      	cmp	r3, #9
 80005e4:	f200 8180 	bhi.w	80008e8 <displaySEG7_1+0x310>
 80005e8:	a201      	add	r2, pc, #4	; (adr r2, 80005f0 <displaySEG7_1+0x18>)
 80005ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ee:	bf00      	nop
 80005f0:	08000619 	.word	0x08000619
 80005f4:	08000661 	.word	0x08000661
 80005f8:	080006a9 	.word	0x080006a9
 80005fc:	080006f1 	.word	0x080006f1
 8000600:	08000739 	.word	0x08000739
 8000604:	08000781 	.word	0x08000781
 8000608:	080007c9 	.word	0x080007c9
 800060c:	08000811 	.word	0x08000811
 8000610:	08000859 	.word	0x08000859
 8000614:	080008a1 	.word	0x080008a1
  switch(num){
    case 0:
          HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000618:	2200      	movs	r2, #0
 800061a:	2101      	movs	r1, #1
 800061c:	48b5      	ldr	r0, [pc, #724]	; (80008f4 <displaySEG7_1+0x31c>)
 800061e:	f001 fba3 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 8000622:	2200      	movs	r2, #0
 8000624:	2102      	movs	r1, #2
 8000626:	48b3      	ldr	r0, [pc, #716]	; (80008f4 <displaySEG7_1+0x31c>)
 8000628:	f001 fb9e 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 800062c:	2200      	movs	r2, #0
 800062e:	2104      	movs	r1, #4
 8000630:	48b0      	ldr	r0, [pc, #704]	; (80008f4 <displaySEG7_1+0x31c>)
 8000632:	f001 fb99 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 8000636:	2200      	movs	r2, #0
 8000638:	2108      	movs	r1, #8
 800063a:	48ae      	ldr	r0, [pc, #696]	; (80008f4 <displaySEG7_1+0x31c>)
 800063c:	f001 fb94 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 8000640:	2200      	movs	r2, #0
 8000642:	2110      	movs	r1, #16
 8000644:	48ab      	ldr	r0, [pc, #684]	; (80008f4 <displaySEG7_1+0x31c>)
 8000646:	f001 fb8f 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 800064a:	2200      	movs	r2, #0
 800064c:	2120      	movs	r1, #32
 800064e:	48a9      	ldr	r0, [pc, #676]	; (80008f4 <displaySEG7_1+0x31c>)
 8000650:	f001 fb8a 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 1 ) ;
 8000654:	2201      	movs	r2, #1
 8000656:	2140      	movs	r1, #64	; 0x40
 8000658:	48a6      	ldr	r0, [pc, #664]	; (80008f4 <displaySEG7_1+0x31c>)
 800065a:	f001 fb85 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 800065e:	e144      	b.n	80008ea <displaySEG7_1+0x312>

    case 1:
        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 1 ) ;
 8000660:	2201      	movs	r2, #1
 8000662:	2101      	movs	r1, #1
 8000664:	48a3      	ldr	r0, [pc, #652]	; (80008f4 <displaySEG7_1+0x31c>)
 8000666:	f001 fb7f 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 800066a:	2200      	movs	r2, #0
 800066c:	2102      	movs	r1, #2
 800066e:	48a1      	ldr	r0, [pc, #644]	; (80008f4 <displaySEG7_1+0x31c>)
 8000670:	f001 fb7a 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 8000674:	2200      	movs	r2, #0
 8000676:	2104      	movs	r1, #4
 8000678:	489e      	ldr	r0, [pc, #632]	; (80008f4 <displaySEG7_1+0x31c>)
 800067a:	f001 fb75 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 1 ) ;
 800067e:	2201      	movs	r2, #1
 8000680:	2108      	movs	r1, #8
 8000682:	489c      	ldr	r0, [pc, #624]	; (80008f4 <displaySEG7_1+0x31c>)
 8000684:	f001 fb70 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000688:	2201      	movs	r2, #1
 800068a:	2110      	movs	r1, #16
 800068c:	4899      	ldr	r0, [pc, #612]	; (80008f4 <displaySEG7_1+0x31c>)
 800068e:	f001 fb6b 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 8000692:	2201      	movs	r2, #1
 8000694:	2120      	movs	r1, #32
 8000696:	4897      	ldr	r0, [pc, #604]	; (80008f4 <displaySEG7_1+0x31c>)
 8000698:	f001 fb66 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 1 ) ;
 800069c:	2201      	movs	r2, #1
 800069e:	2140      	movs	r1, #64	; 0x40
 80006a0:	4894      	ldr	r0, [pc, #592]	; (80008f4 <displaySEG7_1+0x31c>)
 80006a2:	f001 fb61 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 80006a6:	e120      	b.n	80008ea <displaySEG7_1+0x312>

    case 2:
        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 80006a8:	2200      	movs	r2, #0
 80006aa:	2101      	movs	r1, #1
 80006ac:	4891      	ldr	r0, [pc, #580]	; (80008f4 <displaySEG7_1+0x31c>)
 80006ae:	f001 fb5b 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 80006b2:	2200      	movs	r2, #0
 80006b4:	2102      	movs	r1, #2
 80006b6:	488f      	ldr	r0, [pc, #572]	; (80008f4 <displaySEG7_1+0x31c>)
 80006b8:	f001 fb56 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 1 ) ;
 80006bc:	2201      	movs	r2, #1
 80006be:	2104      	movs	r1, #4
 80006c0:	488c      	ldr	r0, [pc, #560]	; (80008f4 <displaySEG7_1+0x31c>)
 80006c2:	f001 fb51 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 80006c6:	2200      	movs	r2, #0
 80006c8:	2108      	movs	r1, #8
 80006ca:	488a      	ldr	r0, [pc, #552]	; (80008f4 <displaySEG7_1+0x31c>)
 80006cc:	f001 fb4c 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 80006d0:	2200      	movs	r2, #0
 80006d2:	2110      	movs	r1, #16
 80006d4:	4887      	ldr	r0, [pc, #540]	; (80008f4 <displaySEG7_1+0x31c>)
 80006d6:	f001 fb47 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 80006da:	2201      	movs	r2, #1
 80006dc:	2120      	movs	r1, #32
 80006de:	4885      	ldr	r0, [pc, #532]	; (80008f4 <displaySEG7_1+0x31c>)
 80006e0:	f001 fb42 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 80006e4:	2200      	movs	r2, #0
 80006e6:	2140      	movs	r1, #64	; 0x40
 80006e8:	4882      	ldr	r0, [pc, #520]	; (80008f4 <displaySEG7_1+0x31c>)
 80006ea:	f001 fb3d 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 80006ee:	e0fc      	b.n	80008ea <displaySEG7_1+0x312>

    case 3:
        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 80006f0:	2200      	movs	r2, #0
 80006f2:	2101      	movs	r1, #1
 80006f4:	487f      	ldr	r0, [pc, #508]	; (80008f4 <displaySEG7_1+0x31c>)
 80006f6:	f001 fb37 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 80006fa:	2200      	movs	r2, #0
 80006fc:	2102      	movs	r1, #2
 80006fe:	487d      	ldr	r0, [pc, #500]	; (80008f4 <displaySEG7_1+0x31c>)
 8000700:	f001 fb32 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 8000704:	2200      	movs	r2, #0
 8000706:	2104      	movs	r1, #4
 8000708:	487a      	ldr	r0, [pc, #488]	; (80008f4 <displaySEG7_1+0x31c>)
 800070a:	f001 fb2d 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 800070e:	2200      	movs	r2, #0
 8000710:	2108      	movs	r1, #8
 8000712:	4878      	ldr	r0, [pc, #480]	; (80008f4 <displaySEG7_1+0x31c>)
 8000714:	f001 fb28 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000718:	2201      	movs	r2, #1
 800071a:	2110      	movs	r1, #16
 800071c:	4875      	ldr	r0, [pc, #468]	; (80008f4 <displaySEG7_1+0x31c>)
 800071e:	f001 fb23 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 8000722:	2201      	movs	r2, #1
 8000724:	2120      	movs	r1, #32
 8000726:	4873      	ldr	r0, [pc, #460]	; (80008f4 <displaySEG7_1+0x31c>)
 8000728:	f001 fb1e 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 800072c:	2200      	movs	r2, #0
 800072e:	2140      	movs	r1, #64	; 0x40
 8000730:	4870      	ldr	r0, [pc, #448]	; (80008f4 <displaySEG7_1+0x31c>)
 8000732:	f001 fb19 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 8000736:	e0d8      	b.n	80008ea <displaySEG7_1+0x312>

    case 4:
        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 1 ) ;
 8000738:	2201      	movs	r2, #1
 800073a:	2101      	movs	r1, #1
 800073c:	486d      	ldr	r0, [pc, #436]	; (80008f4 <displaySEG7_1+0x31c>)
 800073e:	f001 fb13 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 8000742:	2200      	movs	r2, #0
 8000744:	2102      	movs	r1, #2
 8000746:	486b      	ldr	r0, [pc, #428]	; (80008f4 <displaySEG7_1+0x31c>)
 8000748:	f001 fb0e 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 800074c:	2200      	movs	r2, #0
 800074e:	2104      	movs	r1, #4
 8000750:	4868      	ldr	r0, [pc, #416]	; (80008f4 <displaySEG7_1+0x31c>)
 8000752:	f001 fb09 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 1 ) ;
 8000756:	2201      	movs	r2, #1
 8000758:	2108      	movs	r1, #8
 800075a:	4866      	ldr	r0, [pc, #408]	; (80008f4 <displaySEG7_1+0x31c>)
 800075c:	f001 fb04 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000760:	2201      	movs	r2, #1
 8000762:	2110      	movs	r1, #16
 8000764:	4863      	ldr	r0, [pc, #396]	; (80008f4 <displaySEG7_1+0x31c>)
 8000766:	f001 faff 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 800076a:	2200      	movs	r2, #0
 800076c:	2120      	movs	r1, #32
 800076e:	4861      	ldr	r0, [pc, #388]	; (80008f4 <displaySEG7_1+0x31c>)
 8000770:	f001 fafa 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 8000774:	2200      	movs	r2, #0
 8000776:	2140      	movs	r1, #64	; 0x40
 8000778:	485e      	ldr	r0, [pc, #376]	; (80008f4 <displaySEG7_1+0x31c>)
 800077a:	f001 faf5 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 800077e:	e0b4      	b.n	80008ea <displaySEG7_1+0x312>
    case 5:
        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000780:	2200      	movs	r2, #0
 8000782:	2101      	movs	r1, #1
 8000784:	485b      	ldr	r0, [pc, #364]	; (80008f4 <displaySEG7_1+0x31c>)
 8000786:	f001 faef 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 1 ) ;
 800078a:	2201      	movs	r2, #1
 800078c:	2102      	movs	r1, #2
 800078e:	4859      	ldr	r0, [pc, #356]	; (80008f4 <displaySEG7_1+0x31c>)
 8000790:	f001 faea 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 8000794:	2200      	movs	r2, #0
 8000796:	2104      	movs	r1, #4
 8000798:	4856      	ldr	r0, [pc, #344]	; (80008f4 <displaySEG7_1+0x31c>)
 800079a:	f001 fae5 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 800079e:	2200      	movs	r2, #0
 80007a0:	2108      	movs	r1, #8
 80007a2:	4854      	ldr	r0, [pc, #336]	; (80008f4 <displaySEG7_1+0x31c>)
 80007a4:	f001 fae0 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 80007a8:	2201      	movs	r2, #1
 80007aa:	2110      	movs	r1, #16
 80007ac:	4851      	ldr	r0, [pc, #324]	; (80008f4 <displaySEG7_1+0x31c>)
 80007ae:	f001 fadb 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 80007b2:	2200      	movs	r2, #0
 80007b4:	2120      	movs	r1, #32
 80007b6:	484f      	ldr	r0, [pc, #316]	; (80008f4 <displaySEG7_1+0x31c>)
 80007b8:	f001 fad6 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 80007bc:	2200      	movs	r2, #0
 80007be:	2140      	movs	r1, #64	; 0x40
 80007c0:	484c      	ldr	r0, [pc, #304]	; (80008f4 <displaySEG7_1+0x31c>)
 80007c2:	f001 fad1 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 80007c6:	e090      	b.n	80008ea <displaySEG7_1+0x312>
    case 6:
	    HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 80007c8:	2200      	movs	r2, #0
 80007ca:	2101      	movs	r1, #1
 80007cc:	4849      	ldr	r0, [pc, #292]	; (80008f4 <displaySEG7_1+0x31c>)
 80007ce:	f001 facb 	bl	8001d68 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 1 ) ;
 80007d2:	2201      	movs	r2, #1
 80007d4:	2102      	movs	r1, #2
 80007d6:	4847      	ldr	r0, [pc, #284]	; (80008f4 <displaySEG7_1+0x31c>)
 80007d8:	f001 fac6 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 80007dc:	2200      	movs	r2, #0
 80007de:	2104      	movs	r1, #4
 80007e0:	4844      	ldr	r0, [pc, #272]	; (80008f4 <displaySEG7_1+0x31c>)
 80007e2:	f001 fac1 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 80007e6:	2200      	movs	r2, #0
 80007e8:	2108      	movs	r1, #8
 80007ea:	4842      	ldr	r0, [pc, #264]	; (80008f4 <displaySEG7_1+0x31c>)
 80007ec:	f001 fabc 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 80007f0:	2200      	movs	r2, #0
 80007f2:	2110      	movs	r1, #16
 80007f4:	483f      	ldr	r0, [pc, #252]	; (80008f4 <displaySEG7_1+0x31c>)
 80007f6:	f001 fab7 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 80007fa:	2200      	movs	r2, #0
 80007fc:	2120      	movs	r1, #32
 80007fe:	483d      	ldr	r0, [pc, #244]	; (80008f4 <displaySEG7_1+0x31c>)
 8000800:	f001 fab2 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 8000804:	2200      	movs	r2, #0
 8000806:	2140      	movs	r1, #64	; 0x40
 8000808:	483a      	ldr	r0, [pc, #232]	; (80008f4 <displaySEG7_1+0x31c>)
 800080a:	f001 faad 	bl	8001d68 <HAL_GPIO_WritePin>
	  break;
 800080e:	e06c      	b.n	80008ea <displaySEG7_1+0x312>
    case 7:
		  HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000810:	2200      	movs	r2, #0
 8000812:	2101      	movs	r1, #1
 8000814:	4837      	ldr	r0, [pc, #220]	; (80008f4 <displaySEG7_1+0x31c>)
 8000816:	f001 faa7 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 800081a:	2200      	movs	r2, #0
 800081c:	2102      	movs	r1, #2
 800081e:	4835      	ldr	r0, [pc, #212]	; (80008f4 <displaySEG7_1+0x31c>)
 8000820:	f001 faa2 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 8000824:	2200      	movs	r2, #0
 8000826:	2104      	movs	r1, #4
 8000828:	4832      	ldr	r0, [pc, #200]	; (80008f4 <displaySEG7_1+0x31c>)
 800082a:	f001 fa9d 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 1 ) ;
 800082e:	2201      	movs	r2, #1
 8000830:	2108      	movs	r1, #8
 8000832:	4830      	ldr	r0, [pc, #192]	; (80008f4 <displaySEG7_1+0x31c>)
 8000834:	f001 fa98 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000838:	2201      	movs	r2, #1
 800083a:	2110      	movs	r1, #16
 800083c:	482d      	ldr	r0, [pc, #180]	; (80008f4 <displaySEG7_1+0x31c>)
 800083e:	f001 fa93 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 8000842:	2201      	movs	r2, #1
 8000844:	2120      	movs	r1, #32
 8000846:	482b      	ldr	r0, [pc, #172]	; (80008f4 <displaySEG7_1+0x31c>)
 8000848:	f001 fa8e 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 1 ) ;
 800084c:	2201      	movs	r2, #1
 800084e:	2140      	movs	r1, #64	; 0x40
 8000850:	4828      	ldr	r0, [pc, #160]	; (80008f4 <displaySEG7_1+0x31c>)
 8000852:	f001 fa89 	bl	8001d68 <HAL_GPIO_WritePin>
		  break;
 8000856:	e048      	b.n	80008ea <displaySEG7_1+0x312>
    case 8:
		  HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000858:	2200      	movs	r2, #0
 800085a:	2101      	movs	r1, #1
 800085c:	4825      	ldr	r0, [pc, #148]	; (80008f4 <displaySEG7_1+0x31c>)
 800085e:	f001 fa83 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 8000862:	2200      	movs	r2, #0
 8000864:	2102      	movs	r1, #2
 8000866:	4823      	ldr	r0, [pc, #140]	; (80008f4 <displaySEG7_1+0x31c>)
 8000868:	f001 fa7e 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 800086c:	2200      	movs	r2, #0
 800086e:	2104      	movs	r1, #4
 8000870:	4820      	ldr	r0, [pc, #128]	; (80008f4 <displaySEG7_1+0x31c>)
 8000872:	f001 fa79 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 8000876:	2200      	movs	r2, #0
 8000878:	2108      	movs	r1, #8
 800087a:	481e      	ldr	r0, [pc, #120]	; (80008f4 <displaySEG7_1+0x31c>)
 800087c:	f001 fa74 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 8000880:	2200      	movs	r2, #0
 8000882:	2110      	movs	r1, #16
 8000884:	481b      	ldr	r0, [pc, #108]	; (80008f4 <displaySEG7_1+0x31c>)
 8000886:	f001 fa6f 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 800088a:	2200      	movs	r2, #0
 800088c:	2120      	movs	r1, #32
 800088e:	4819      	ldr	r0, [pc, #100]	; (80008f4 <displaySEG7_1+0x31c>)
 8000890:	f001 fa6a 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 8000894:	2200      	movs	r2, #0
 8000896:	2140      	movs	r1, #64	; 0x40
 8000898:	4816      	ldr	r0, [pc, #88]	; (80008f4 <displaySEG7_1+0x31c>)
 800089a:	f001 fa65 	bl	8001d68 <HAL_GPIO_WritePin>
		  break;
 800089e:	e024      	b.n	80008ea <displaySEG7_1+0x312>
    case 9:
		  HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 80008a0:	2200      	movs	r2, #0
 80008a2:	2101      	movs	r1, #1
 80008a4:	4813      	ldr	r0, [pc, #76]	; (80008f4 <displaySEG7_1+0x31c>)
 80008a6:	f001 fa5f 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 80008aa:	2200      	movs	r2, #0
 80008ac:	2102      	movs	r1, #2
 80008ae:	4811      	ldr	r0, [pc, #68]	; (80008f4 <displaySEG7_1+0x31c>)
 80008b0:	f001 fa5a 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 80008b4:	2200      	movs	r2, #0
 80008b6:	2104      	movs	r1, #4
 80008b8:	480e      	ldr	r0, [pc, #56]	; (80008f4 <displaySEG7_1+0x31c>)
 80008ba:	f001 fa55 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 80008be:	2200      	movs	r2, #0
 80008c0:	2108      	movs	r1, #8
 80008c2:	480c      	ldr	r0, [pc, #48]	; (80008f4 <displaySEG7_1+0x31c>)
 80008c4:	f001 fa50 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 80008c8:	2201      	movs	r2, #1
 80008ca:	2110      	movs	r1, #16
 80008cc:	4809      	ldr	r0, [pc, #36]	; (80008f4 <displaySEG7_1+0x31c>)
 80008ce:	f001 fa4b 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 80008d2:	2200      	movs	r2, #0
 80008d4:	2120      	movs	r1, #32
 80008d6:	4807      	ldr	r0, [pc, #28]	; (80008f4 <displaySEG7_1+0x31c>)
 80008d8:	f001 fa46 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 80008dc:	2200      	movs	r2, #0
 80008de:	2140      	movs	r1, #64	; 0x40
 80008e0:	4804      	ldr	r0, [pc, #16]	; (80008f4 <displaySEG7_1+0x31c>)
 80008e2:	f001 fa41 	bl	8001d68 <HAL_GPIO_WritePin>
		  break;
 80008e6:	e000      	b.n	80008ea <displaySEG7_1+0x312>

    default:
      break;
 80008e8:	bf00      	nop
  }
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40010c00 	.word	0x40010c00

080008f8 <displaySEG7_2>:


void displaySEG7_2(int num){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2b09      	cmp	r3, #9
 8000904:	f200 81c8 	bhi.w	8000c98 <displaySEG7_2+0x3a0>
 8000908:	a201      	add	r2, pc, #4	; (adr r2, 8000910 <displaySEG7_2+0x18>)
 800090a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090e:	bf00      	nop
 8000910:	08000939 	.word	0x08000939
 8000914:	0800098f 	.word	0x0800098f
 8000918:	080009e5 	.word	0x080009e5
 800091c:	08000a3b 	.word	0x08000a3b
 8000920:	08000a91 	.word	0x08000a91
 8000924:	08000ae7 	.word	0x08000ae7
 8000928:	08000b3d 	.word	0x08000b3d
 800092c:	08000b93 	.word	0x08000b93
 8000930:	08000be9 	.word	0x08000be9
 8000934:	08000c3f 	.word	0x08000c3f
  switch(num){
    case 0:
          HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800093e:	48d5      	ldr	r0, [pc, #852]	; (8000c94 <displaySEG7_2+0x39c>)
 8000940:	f001 fa12 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 7100 	mov.w	r1, #512	; 0x200
 800094a:	48d2      	ldr	r0, [pc, #840]	; (8000c94 <displaySEG7_2+0x39c>)
 800094c:	f001 fa0c 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000950:	2200      	movs	r2, #0
 8000952:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000956:	48cf      	ldr	r0, [pc, #828]	; (8000c94 <displaySEG7_2+0x39c>)
 8000958:	f001 fa06 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 800095c:	2200      	movs	r2, #0
 800095e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000962:	48cc      	ldr	r0, [pc, #816]	; (8000c94 <displaySEG7_2+0x39c>)
 8000964:	f001 fa00 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000968:	2200      	movs	r2, #0
 800096a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800096e:	48c9      	ldr	r0, [pc, #804]	; (8000c94 <displaySEG7_2+0x39c>)
 8000970:	f001 f9fa 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000974:	2200      	movs	r2, #0
 8000976:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800097a:	48c6      	ldr	r0, [pc, #792]	; (8000c94 <displaySEG7_2+0x39c>)
 800097c:	f001 f9f4 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 1 ) ;
 8000980:	2201      	movs	r2, #1
 8000982:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000986:	48c3      	ldr	r0, [pc, #780]	; (8000c94 <displaySEG7_2+0x39c>)
 8000988:	f001 f9ee 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 800098c:	e185      	b.n	8000c9a <displaySEG7_2+0x3a2>

    case 1:
        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 1 ) ;
 800098e:	2201      	movs	r2, #1
 8000990:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000994:	48bf      	ldr	r0, [pc, #764]	; (8000c94 <displaySEG7_2+0x39c>)
 8000996:	f001 f9e7 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 800099a:	2200      	movs	r2, #0
 800099c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009a0:	48bc      	ldr	r0, [pc, #752]	; (8000c94 <displaySEG7_2+0x39c>)
 80009a2:	f001 f9e1 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009ac:	48b9      	ldr	r0, [pc, #740]	; (8000c94 <displaySEG7_2+0x39c>)
 80009ae:	f001 f9db 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 1 ) ;
 80009b2:	2201      	movs	r2, #1
 80009b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009b8:	48b6      	ldr	r0, [pc, #728]	; (8000c94 <displaySEG7_2+0x39c>)
 80009ba:	f001 f9d5 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009c4:	48b3      	ldr	r0, [pc, #716]	; (8000c94 <displaySEG7_2+0x39c>)
 80009c6:	f001 f9cf 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 80009ca:	2201      	movs	r2, #1
 80009cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d0:	48b0      	ldr	r0, [pc, #704]	; (8000c94 <displaySEG7_2+0x39c>)
 80009d2:	f001 f9c9 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 1 ) ;
 80009d6:	2201      	movs	r2, #1
 80009d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009dc:	48ad      	ldr	r0, [pc, #692]	; (8000c94 <displaySEG7_2+0x39c>)
 80009de:	f001 f9c3 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 80009e2:	e15a      	b.n	8000c9a <displaySEG7_2+0x3a2>

    case 2:
        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 80009e4:	2200      	movs	r2, #0
 80009e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ea:	48aa      	ldr	r0, [pc, #680]	; (8000c94 <displaySEG7_2+0x39c>)
 80009ec:	f001 f9bc 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 80009f0:	2200      	movs	r2, #0
 80009f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f6:	48a7      	ldr	r0, [pc, #668]	; (8000c94 <displaySEG7_2+0x39c>)
 80009f8:	f001 f9b6 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 1 ) ;
 80009fc:	2201      	movs	r2, #1
 80009fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a02:	48a4      	ldr	r0, [pc, #656]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a04:	f001 f9b0 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a0e:	48a1      	ldr	r0, [pc, #644]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a10:	f001 f9aa 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a1a:	489e      	ldr	r0, [pc, #632]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a1c:	f001 f9a4 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 8000a20:	2201      	movs	r2, #1
 8000a22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a26:	489b      	ldr	r0, [pc, #620]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a28:	f001 f99e 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a32:	4898      	ldr	r0, [pc, #608]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a34:	f001 f998 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 8000a38:	e12f      	b.n	8000c9a <displaySEG7_2+0x3a2>

    case 3:
        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a40:	4894      	ldr	r0, [pc, #592]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a42:	f001 f991 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000a46:	2200      	movs	r2, #0
 8000a48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a4c:	4891      	ldr	r0, [pc, #580]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a4e:	f001 f98b 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000a52:	2200      	movs	r2, #0
 8000a54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a58:	488e      	ldr	r0, [pc, #568]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a5a:	f001 f985 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a64:	488b      	ldr	r0, [pc, #556]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a66:	f001 f97f 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a70:	4888      	ldr	r0, [pc, #544]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a72:	f001 f979 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 8000a76:	2201      	movs	r2, #1
 8000a78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a7c:	4885      	ldr	r0, [pc, #532]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a7e:	f001 f973 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000a82:	2200      	movs	r2, #0
 8000a84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a88:	4882      	ldr	r0, [pc, #520]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a8a:	f001 f96d 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 8000a8e:	e104      	b.n	8000c9a <displaySEG7_2+0x3a2>

    case 4:
        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 1 ) ;
 8000a90:	2201      	movs	r2, #1
 8000a92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a96:	487f      	ldr	r0, [pc, #508]	; (8000c94 <displaySEG7_2+0x39c>)
 8000a98:	f001 f966 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa2:	487c      	ldr	r0, [pc, #496]	; (8000c94 <displaySEG7_2+0x39c>)
 8000aa4:	f001 f960 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aae:	4879      	ldr	r0, [pc, #484]	; (8000c94 <displaySEG7_2+0x39c>)
 8000ab0:	f001 f95a 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 1 ) ;
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aba:	4876      	ldr	r0, [pc, #472]	; (8000c94 <displaySEG7_2+0x39c>)
 8000abc:	f001 f954 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ac6:	4873      	ldr	r0, [pc, #460]	; (8000c94 <displaySEG7_2+0x39c>)
 8000ac8:	f001 f94e 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ad2:	4870      	ldr	r0, [pc, #448]	; (8000c94 <displaySEG7_2+0x39c>)
 8000ad4:	f001 f948 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000ad8:	2200      	movs	r2, #0
 8000ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ade:	486d      	ldr	r0, [pc, #436]	; (8000c94 <displaySEG7_2+0x39c>)
 8000ae0:	f001 f942 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 8000ae4:	e0d9      	b.n	8000c9a <displaySEG7_2+0x3a2>
    case 5:
        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aec:	4869      	ldr	r0, [pc, #420]	; (8000c94 <displaySEG7_2+0x39c>)
 8000aee:	f001 f93b 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 1 ) ;
 8000af2:	2201      	movs	r2, #1
 8000af4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000af8:	4866      	ldr	r0, [pc, #408]	; (8000c94 <displaySEG7_2+0x39c>)
 8000afa:	f001 f935 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000afe:	2200      	movs	r2, #0
 8000b00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b04:	4863      	ldr	r0, [pc, #396]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b06:	f001 f92f 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b10:	4860      	ldr	r0, [pc, #384]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b12:	f001 f929 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000b16:	2201      	movs	r2, #1
 8000b18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b1c:	485d      	ldr	r0, [pc, #372]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b1e:	f001 f923 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b28:	485a      	ldr	r0, [pc, #360]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b2a:	f001 f91d 	bl	8001d68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b34:	4857      	ldr	r0, [pc, #348]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b36:	f001 f917 	bl	8001d68 <HAL_GPIO_WritePin>
        break;
 8000b3a:	e0ae      	b.n	8000c9a <displaySEG7_2+0x3a2>
    case 6:
	    HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b42:	4854      	ldr	r0, [pc, #336]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b44:	f001 f910 	bl	8001d68 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 1 ) ;
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b4e:	4851      	ldr	r0, [pc, #324]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b50:	f001 f90a 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000b54:	2200      	movs	r2, #0
 8000b56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5a:	484e      	ldr	r0, [pc, #312]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b5c:	f001 f904 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b66:	484b      	ldr	r0, [pc, #300]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b68:	f001 f8fe 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b72:	4848      	ldr	r0, [pc, #288]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b74:	f001 f8f8 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b7e:	4845      	ldr	r0, [pc, #276]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b80:	f001 f8f2 	bl	8001d68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4842      	ldr	r0, [pc, #264]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b8c:	f001 f8ec 	bl	8001d68 <HAL_GPIO_WritePin>
	  break;
 8000b90:	e083      	b.n	8000c9a <displaySEG7_2+0x3a2>
    case 7:
		  HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000b92:	2200      	movs	r2, #0
 8000b94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b98:	483e      	ldr	r0, [pc, #248]	; (8000c94 <displaySEG7_2+0x39c>)
 8000b9a:	f001 f8e5 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ba4:	483b      	ldr	r0, [pc, #236]	; (8000c94 <displaySEG7_2+0x39c>)
 8000ba6:	f001 f8df 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000baa:	2200      	movs	r2, #0
 8000bac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb0:	4838      	ldr	r0, [pc, #224]	; (8000c94 <displaySEG7_2+0x39c>)
 8000bb2:	f001 f8d9 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 1 ) ;
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bbc:	4835      	ldr	r0, [pc, #212]	; (8000c94 <displaySEG7_2+0x39c>)
 8000bbe:	f001 f8d3 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	4832      	ldr	r0, [pc, #200]	; (8000c94 <displaySEG7_2+0x39c>)
 8000bca:	f001 f8cd 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd4:	482f      	ldr	r0, [pc, #188]	; (8000c94 <displaySEG7_2+0x39c>)
 8000bd6:	f001 f8c7 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 1 ) ;
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	482c      	ldr	r0, [pc, #176]	; (8000c94 <displaySEG7_2+0x39c>)
 8000be2:	f001 f8c1 	bl	8001d68 <HAL_GPIO_WritePin>
		  break;
 8000be6:	e058      	b.n	8000c9a <displaySEG7_2+0x3a2>
    case 8:
		  HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bee:	4829      	ldr	r0, [pc, #164]	; (8000c94 <displaySEG7_2+0x39c>)
 8000bf0:	f001 f8ba 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bfa:	4826      	ldr	r0, [pc, #152]	; (8000c94 <displaySEG7_2+0x39c>)
 8000bfc:	f001 f8b4 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000c00:	2200      	movs	r2, #0
 8000c02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c06:	4823      	ldr	r0, [pc, #140]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c08:	f001 f8ae 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c12:	4820      	ldr	r0, [pc, #128]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c14:	f001 f8a8 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c1e:	481d      	ldr	r0, [pc, #116]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c20:	f001 f8a2 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	481a      	ldr	r0, [pc, #104]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c2c:	f001 f89c 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c36:	4817      	ldr	r0, [pc, #92]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c38:	f001 f896 	bl	8001d68 <HAL_GPIO_WritePin>
		  break;
 8000c3c:	e02d      	b.n	8000c9a <displaySEG7_2+0x3a2>
    case 9:
		  HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c44:	4813      	ldr	r0, [pc, #76]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c46:	f001 f88f 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c50:	4810      	ldr	r0, [pc, #64]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c52:	f001 f889 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000c56:	2200      	movs	r2, #0
 8000c58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c5c:	480d      	ldr	r0, [pc, #52]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c5e:	f001 f883 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c68:	480a      	ldr	r0, [pc, #40]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c6a:	f001 f87d 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c74:	4807      	ldr	r0, [pc, #28]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c76:	f001 f877 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c80:	4804      	ldr	r0, [pc, #16]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c82:	f001 f871 	bl	8001d68 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	4801      	ldr	r0, [pc, #4]	; (8000c94 <displaySEG7_2+0x39c>)
 8000c8e:	f001 f86b 	bl	8001d68 <HAL_GPIO_WritePin>
		  break;
 8000c92:	e002      	b.n	8000c9a <displaySEG7_2+0x3a2>
 8000c94:	40010c00 	.word	0x40010c00

    default:
      break;
 8000c98:	bf00      	nop
  }
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop

08000ca4 <enable0>:

void enable0(){
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cae:	4805      	ldr	r0, [pc, #20]	; (8000cc4 <enable0+0x20>)
 8000cb0:	f001 f85a 	bl	8001d68 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cba:	4802      	ldr	r0, [pc, #8]	; (8000cc4 <enable0+0x20>)
 8000cbc:	f001 f854 	bl	8001d68 <HAL_GPIO_WritePin>
}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40010800 	.word	0x40010800

08000cc8 <enable1>:

void enable1(){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cd2:	4805      	ldr	r0, [pc, #20]	; (8000ce8 <enable1+0x20>)
 8000cd4:	f001 f848 	bl	8001d68 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cde:	4802      	ldr	r0, [pc, #8]	; (8000ce8 <enable1+0x20>)
 8000ce0:	f001 f842 	bl	8001d68 <HAL_GPIO_WritePin>
}
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40010800 	.word	0x40010800

08000cec <enable2>:

void enable2(){
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cf6:	4805      	ldr	r0, [pc, #20]	; (8000d0c <enable2+0x20>)
 8000cf8:	f001 f836 	bl	8001d68 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d02:	4802      	ldr	r0, [pc, #8]	; (8000d0c <enable2+0x20>)
 8000d04:	f001 f830 	bl	8001d68 <HAL_GPIO_WritePin>
}
 8000d08:	bf00      	nop
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40010800 	.word	0x40010800

08000d10 <enable3>:

void enable3(){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d1a:	4805      	ldr	r0, [pc, #20]	; (8000d30 <enable3+0x20>)
 8000d1c:	f001 f824 	bl	8001d68 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000d20:	2200      	movs	r2, #0
 8000d22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d26:	4802      	ldr	r0, [pc, #8]	; (8000d30 <enable3+0x20>)
 8000d28:	f001 f81e 	bl	8001d68 <HAL_GPIO_WritePin>
}
 8000d2c:	bf00      	nop
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40010800 	.word	0x40010800

08000d34 <showTimeDelay_First>:

void showTimeDelay_First(int first, int second){
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
	enable0();
 8000d3e:	f7ff ffb1 	bl	8000ca4 <enable0>
	displaySEG7_1(first/10);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4a0c      	ldr	r2, [pc, #48]	; (8000d78 <showTimeDelay_First+0x44>)
 8000d46:	fb82 1203 	smull	r1, r2, r2, r3
 8000d4a:	1092      	asrs	r2, r2, #2
 8000d4c:	17db      	asrs	r3, r3, #31
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff fc41 	bl	80005d8 <displaySEG7_1>
	enable2();
 8000d56:	f7ff ffc9 	bl	8000cec <enable2>
	displaySEG7_2(second/10);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	4a06      	ldr	r2, [pc, #24]	; (8000d78 <showTimeDelay_First+0x44>)
 8000d5e:	fb82 1203 	smull	r1, r2, r2, r3
 8000d62:	1092      	asrs	r2, r2, #2
 8000d64:	17db      	asrs	r3, r3, #31
 8000d66:	1ad3      	subs	r3, r2, r3
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fdc5 	bl	80008f8 <displaySEG7_2>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	66666667 	.word	0x66666667

08000d7c <showTimeDelay_Second>:

void showTimeDelay_Second(int first, int second){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	6039      	str	r1, [r7, #0]
	enable1();
 8000d86:	f7ff ff9f 	bl	8000cc8 <enable1>
	displaySEG7_1(first%10);
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <showTimeDelay_Second+0x58>)
 8000d8e:	fb83 1302 	smull	r1, r3, r3, r2
 8000d92:	1099      	asrs	r1, r3, #2
 8000d94:	17d3      	asrs	r3, r2, #31
 8000d96:	1ac9      	subs	r1, r1, r3
 8000d98:	460b      	mov	r3, r1
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	440b      	add	r3, r1
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	1ad1      	subs	r1, r2, r3
 8000da2:	4608      	mov	r0, r1
 8000da4:	f7ff fc18 	bl	80005d8 <displaySEG7_1>
	enable3();
 8000da8:	f7ff ffb2 	bl	8000d10 <enable3>
	displaySEG7_2(second%10);
 8000dac:	683a      	ldr	r2, [r7, #0]
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <showTimeDelay_Second+0x58>)
 8000db0:	fb83 1302 	smull	r1, r3, r3, r2
 8000db4:	1099      	asrs	r1, r3, #2
 8000db6:	17d3      	asrs	r3, r2, #31
 8000db8:	1ac9      	subs	r1, r1, r3
 8000dba:	460b      	mov	r3, r1
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	440b      	add	r3, r1
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	1ad1      	subs	r1, r2, r3
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	f7ff fd97 	bl	80008f8 <displaySEG7_2>
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	66666667 	.word	0x66666667

08000dd8 <setValues>:


int countdownFirstCoupleLed;
int countdownSecondCoupleLed;

void setValues(void){
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
	MODE = MODE1;
 8000ddc:	4b19      	ldr	r3, [pc, #100]	; (8000e44 <setValues+0x6c>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	701a      	strb	r2, [r3, #0]

	mode2Toggle = TOGGLE_INIT;
 8000de2:	4b19      	ldr	r3, [pc, #100]	; (8000e48 <setValues+0x70>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
	mode2Seg = SEG_INIT;
 8000de8:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <setValues+0x74>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	701a      	strb	r2, [r3, #0]
	mode2Increase = INCREASE_INIT;
 8000dee:	4b18      	ldr	r3, [pc, #96]	; (8000e50 <setValues+0x78>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	701a      	strb	r2, [r3, #0]

	mode3Toggle = TOGGLE_INIT;
 8000df4:	4b17      	ldr	r3, [pc, #92]	; (8000e54 <setValues+0x7c>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
	mode3Seg = SEG_INIT;
 8000dfa:	4b17      	ldr	r3, [pc, #92]	; (8000e58 <setValues+0x80>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
	mode3Increase = INCREASE_INIT;
 8000e00:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <setValues+0x84>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]

	mode4Toggle = TOGGLE_INIT;
 8000e06:	4b16      	ldr	r3, [pc, #88]	; (8000e60 <setValues+0x88>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
	mode4Seg = SEG_INIT;
 8000e0c:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <setValues+0x8c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]
	mode4Increase = INCREASE_INIT;
 8000e12:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <setValues+0x90>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]

	firstCoupleLedAutoState = LED_INIT;
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <setValues+0x94>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
	secondCoupleLedAutoState = LED_INIT;
 8000e1e:	4b14      	ldr	r3, [pc, #80]	; (8000e70 <setValues+0x98>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
	seg7AutoState = SEG_INIT;
 8000e24:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <setValues+0x9c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	701a      	strb	r2, [r3, #0]

	countdownFirstCoupleLed = redDelay;
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <setValues+0xa0>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a13      	ldr	r2, [pc, #76]	; (8000e7c <setValues+0xa4>)
 8000e30:	6013      	str	r3, [r2, #0]
	countdownSecondCoupleLed = greenDelay;
 8000e32:	4b13      	ldr	r3, [pc, #76]	; (8000e80 <setValues+0xa8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a13      	ldr	r2, [pc, #76]	; (8000e84 <setValues+0xac>)
 8000e38:	6013      	str	r3, [r2, #0]
}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	2000008b 	.word	0x2000008b
 8000e48:	20000090 	.word	0x20000090
 8000e4c:	2000008c 	.word	0x2000008c
 8000e50:	20000098 	.word	0x20000098
 8000e54:	2000008d 	.word	0x2000008d
 8000e58:	20000089 	.word	0x20000089
 8000e5c:	20000092 	.word	0x20000092
 8000e60:	2000008a 	.word	0x2000008a
 8000e64:	2000008e 	.word	0x2000008e
 8000e68:	20000088 	.word	0x20000088
 8000e6c:	20000091 	.word	0x20000091
 8000e70:	2000008f 	.word	0x2000008f
 8000e74:	20000099 	.word	0x20000099
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	2000009c 	.word	0x2000009c
 8000e80:	20000004 	.word	0x20000004
 8000e84:	20000094 	.word	0x20000094

08000e88 <main>:




int main(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e8c:	f000 fc82 	bl	8001794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e90:	f000 f814 	bl	8000ebc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e94:	f000 f89a 	bl	8000fcc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e98:	f000 f84c 	bl	8000f34 <MX_TIM2_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000e9c:	4806      	ldr	r0, [pc, #24]	; (8000eb8 <main+0x30>)
 8000e9e:	f001 fbc1 	bl	8002624 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  setTimer0(50);
  setValues();
 8000ea2:	f7ff ff99 	bl	8000dd8 <setValues>
  displayFirstLedCouple(LED_INIT);
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	f7ff faae 	bl	8000408 <displayFirstLedCouple>
  while (1)
  {
	  auto_run();
 8000eac:	f7ff f94e 	bl	800014c <auto_run>
	  manual_run();
 8000eb0:	f000 faca 	bl	8001448 <manual_run>
	  auto_run();
 8000eb4:	e7fa      	b.n	8000eac <main+0x24>
 8000eb6:	bf00      	nop
 8000eb8:	200000a0 	.word	0x200000a0

08000ebc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b090      	sub	sp, #64	; 0x40
 8000ec0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec2:	f107 0318 	add.w	r3, r7, #24
 8000ec6:	2228      	movs	r2, #40	; 0x28
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 ff6e 	bl	8002dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	60da      	str	r2, [r3, #12]
 8000edc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ee6:	2310      	movs	r3, #16
 8000ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eee:	f107 0318 	add.w	r3, r7, #24
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 ff6a 	bl	8001dcc <HAL_RCC_OscConfig>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000efe:	f000 f8c9 	bl	8001094 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f02:	230f      	movs	r3, #15
 8000f04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f001 f9d6 	bl	80022cc <HAL_RCC_ClockConfig>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f26:	f000 f8b5 	bl	8001094 <Error_Handler>
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	3740      	adds	r7, #64	; 0x40
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f3a:	f107 0308 	add.w	r3, r7, #8
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f48:	463b      	mov	r3, r7
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f50:	4b1d      	ldr	r3, [pc, #116]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f58:	4b1b      	ldr	r3, [pc, #108]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f5a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f5e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f60:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f66:	4b18      	ldr	r3, [pc, #96]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f68:	2209      	movs	r2, #9
 8000f6a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6c:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f72:	4b15      	ldr	r3, [pc, #84]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f78:	4813      	ldr	r0, [pc, #76]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f7a:	f001 fb03 	bl	8002584 <HAL_TIM_Base_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f84:	f000 f886 	bl	8001094 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f8e:	f107 0308 	add.w	r3, r7, #8
 8000f92:	4619      	mov	r1, r3
 8000f94:	480c      	ldr	r0, [pc, #48]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000f96:	f001 fc99 	bl	80028cc <HAL_TIM_ConfigClockSource>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fa0:	f000 f878 	bl	8001094 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fac:	463b      	mov	r3, r7
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <MX_TIM2_Init+0x94>)
 8000fb2:	f001 fe6d 	bl	8002c90 <HAL_TIMEx_MasterConfigSynchronization>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fbc:	f000 f86a 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fc0:	bf00      	nop
 8000fc2:	3718      	adds	r7, #24
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200000a0 	.word	0x200000a0

08000fcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd2:	f107 0308 	add.w	r3, r7, #8
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe0:	4b29      	ldr	r3, [pc, #164]	; (8001088 <MX_GPIO_Init+0xbc>)
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	4a28      	ldr	r2, [pc, #160]	; (8001088 <MX_GPIO_Init+0xbc>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6193      	str	r3, [r2, #24]
 8000fec:	4b26      	ldr	r3, [pc, #152]	; (8001088 <MX_GPIO_Init+0xbc>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff8:	4b23      	ldr	r3, [pc, #140]	; (8001088 <MX_GPIO_Init+0xbc>)
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	4a22      	ldr	r2, [pc, #136]	; (8001088 <MX_GPIO_Init+0xbc>)
 8000ffe:	f043 0308 	orr.w	r3, r3, #8
 8001002:	6193      	str	r3, [r2, #24]
 8001004:	4b20      	ldr	r3, [pc, #128]	; (8001088 <MX_GPIO_Init+0xbc>)
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	f003 0308 	and.w	r3, r3, #8
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FIRST_COUPLE_RED_Pin|FIRST_COUPLE_YELLOW_Pin|FIRST_COUPLE_GREEN_Pin|SECOND_COUPLE_RED_Pin
 8001010:	2200      	movs	r2, #0
 8001012:	f24f 01fc 	movw	r1, #61692	; 0xf0fc
 8001016:	481d      	ldr	r0, [pc, #116]	; (800108c <MX_GPIO_Init+0xc0>)
 8001018:	f000 fea6 	bl	8001d68 <HAL_GPIO_WritePin>
                          |SECOND_COUPLE_YELLOW_Pin|SECOND_COUPLE_GREEN_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|C2_Pin
 800101c:	2200      	movs	r2, #0
 800101e:	f647 717f 	movw	r1, #32639	; 0x7f7f
 8001022:	481b      	ldr	r0, [pc, #108]	; (8001090 <MX_GPIO_Init+0xc4>)
 8001024:	f000 fea0 	bl	8001d68 <HAL_GPIO_WritePin>
                          |A2_Pin|B2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : FIRST_COUPLE_RED_Pin FIRST_COUPLE_YELLOW_Pin FIRST_COUPLE_GREEN_Pin SECOND_COUPLE_RED_Pin
                           SECOND_COUPLE_YELLOW_Pin SECOND_COUPLE_GREEN_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = FIRST_COUPLE_RED_Pin|FIRST_COUPLE_YELLOW_Pin|FIRST_COUPLE_GREEN_Pin|SECOND_COUPLE_RED_Pin
 8001028:	f24f 03fc 	movw	r3, #61692	; 0xf0fc
 800102c:	60bb      	str	r3, [r7, #8]
                          |SECOND_COUPLE_YELLOW_Pin|SECOND_COUPLE_GREEN_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2302      	movs	r3, #2
 8001038:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	4619      	mov	r1, r3
 8001040:	4812      	ldr	r0, [pc, #72]	; (800108c <MX_GPIO_Init+0xc0>)
 8001042:	f000 fd17 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin C2_Pin
                           D2_Pin E2_Pin F2_Pin G2_Pin
                           D1_Pin E1_Pin F1_Pin G1_Pin
                           A2_Pin B2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|C2_Pin
 8001046:	f647 737f 	movw	r3, #32639	; 0x7f7f
 800104a:	60bb      	str	r3, [r7, #8]
                          |D2_Pin|E2_Pin|F2_Pin|G2_Pin
                          |D1_Pin|E1_Pin|F1_Pin|G1_Pin
                          |A2_Pin|B2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2302      	movs	r3, #2
 8001056:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f107 0308 	add.w	r3, r7, #8
 800105c:	4619      	mov	r1, r3
 800105e:	480c      	ldr	r0, [pc, #48]	; (8001090 <MX_GPIO_Init+0xc4>)
 8001060:	f000 fd08 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8001064:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001068:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800106e:	2301      	movs	r3, #1
 8001070:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	4619      	mov	r1, r3
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <MX_GPIO_Init+0xc0>)
 800107a:	f000 fcfb 	bl	8001a74 <HAL_GPIO_Init>

}
 800107e:	bf00      	nop
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	40010800 	.word	0x40010800
 8001090:	40010c00 	.word	0x40010c00

08001094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001098:	b672      	cpsid	i
}
 800109a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800109c:	e7fe      	b.n	800109c <Error_Handler+0x8>
	...

080010a0 <mode2_run>:
 *      Author: Administrator
 */

#include "manual.h"

void mode2_run(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	switch(mode2Toggle){
 80010a4:	4b45      	ldr	r3, [pc, #276]	; (80011bc <mode2_run+0x11c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <mode2_run+0x12>
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d007      	beq.n	80010c0 <mode2_run+0x20>
				toggleLeds(RED);
				setTimer3(25);
			}
			break;
		default:
			break;
 80010b0:	e011      	b.n	80010d6 <mode2_run+0x36>
			mode2Toggle = TOGGLE;
 80010b2:	4b42      	ldr	r3, [pc, #264]	; (80011bc <mode2_run+0x11c>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	701a      	strb	r2, [r3, #0]
			setTimer3(25);
 80010b8:	2019      	movs	r0, #25
 80010ba:	f000 fa3f 	bl	800153c <setTimer3>
			break;
 80010be:	e00a      	b.n	80010d6 <mode2_run+0x36>
			if(timer3_flag == 1){
 80010c0:	4b3f      	ldr	r3, [pc, #252]	; (80011c0 <mode2_run+0x120>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d105      	bne.n	80010d4 <mode2_run+0x34>
				toggleLeds(RED);
 80010c8:	2001      	movs	r0, #1
 80010ca:	f7ff fa55 	bl	8000578 <toggleLeds>
				setTimer3(25);
 80010ce:	2019      	movs	r0, #25
 80010d0:	f000 fa34 	bl	800153c <setTimer3>
			break;
 80010d4:	bf00      	nop
	}

	switch(mode2Increase){
 80010d6:	4b3b      	ldr	r3, [pc, #236]	; (80011c4 <mode2_run+0x124>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d002      	beq.n	80010e4 <mode2_run+0x44>
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d00f      	beq.n	8001102 <mode2_run+0x62>
					setValues();
				}
				break;

			default:
				break;
 80010e2:	e02f      	b.n	8001144 <mode2_run+0xa4>
				if (isButtonPressed(1)==1){
 80010e4:	2001      	movs	r0, #1
 80010e6:	f7ff f975 	bl	80003d4 <isButtonPressed>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d126      	bne.n	800113e <mode2_run+0x9e>
					mode2Increase = INCREASE;
 80010f0:	4b34      	ldr	r3, [pc, #208]	; (80011c4 <mode2_run+0x124>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
					redDelay +=1;
 80010f6:	4b34      	ldr	r3, [pc, #208]	; (80011c8 <mode2_run+0x128>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a32      	ldr	r2, [pc, #200]	; (80011c8 <mode2_run+0x128>)
 80010fe:	6013      	str	r3, [r2, #0]
				break;
 8001100:	e01d      	b.n	800113e <mode2_run+0x9e>
				if (isButtonPressed(1)==1){
 8001102:	2001      	movs	r0, #1
 8001104:	f7ff f966 	bl	80003d4 <isButtonPressed>
 8001108:	4603      	mov	r3, r0
 800110a:	2b01      	cmp	r3, #1
 800110c:	d10b      	bne.n	8001126 <mode2_run+0x86>
					redDelay +=1;
 800110e:	4b2e      	ldr	r3, [pc, #184]	; (80011c8 <mode2_run+0x128>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	3301      	adds	r3, #1
 8001114:	4a2c      	ldr	r2, [pc, #176]	; (80011c8 <mode2_run+0x128>)
 8001116:	6013      	str	r3, [r2, #0]
					if(redDelay >= 99) redDelay = 1;
 8001118:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <mode2_run+0x128>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b62      	cmp	r3, #98	; 0x62
 800111e:	dd02      	ble.n	8001126 <mode2_run+0x86>
 8001120:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <mode2_run+0x128>)
 8001122:	2201      	movs	r2, #1
 8001124:	601a      	str	r2, [r3, #0]
				if (isButtonPressed(2)==1){
 8001126:	2002      	movs	r0, #2
 8001128:	f7ff f954 	bl	80003d4 <isButtonPressed>
 800112c:	4603      	mov	r3, r0
 800112e:	2b01      	cmp	r3, #1
 8001130:	d107      	bne.n	8001142 <mode2_run+0xa2>
					MODE = MODE1;
 8001132:	4b26      	ldr	r3, [pc, #152]	; (80011cc <mode2_run+0x12c>)
 8001134:	2201      	movs	r2, #1
 8001136:	701a      	strb	r2, [r3, #0]
					setValues();
 8001138:	f7ff fe4e 	bl	8000dd8 <setValues>
				break;
 800113c:	e001      	b.n	8001142 <mode2_run+0xa2>
				break;
 800113e:	bf00      	nop
 8001140:	e000      	b.n	8001144 <mode2_run+0xa4>
				break;
 8001142:	bf00      	nop
		}

	switch(mode2Seg){
 8001144:	4b22      	ldr	r3, [pc, #136]	; (80011d0 <mode2_run+0x130>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b02      	cmp	r3, #2
 800114a:	d01e      	beq.n	800118a <mode2_run+0xea>
 800114c:	2b02      	cmp	r3, #2
 800114e:	dc2d      	bgt.n	80011ac <mode2_run+0x10c>
 8001150:	2b00      	cmp	r3, #0
 8001152:	d002      	beq.n	800115a <mode2_run+0xba>
 8001154:	2b01      	cmp	r3, #1
 8001156:	d007      	beq.n	8001168 <mode2_run+0xc8>
				setTimer4(25);
				mode2Seg = FIRST;
			}
			break;
		default:
			break;
 8001158:	e028      	b.n	80011ac <mode2_run+0x10c>
			mode2Seg = FIRST;
 800115a:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <mode2_run+0x130>)
 800115c:	2201      	movs	r2, #1
 800115e:	701a      	strb	r2, [r3, #0]
			setTimer4(25);
 8001160:	2019      	movs	r0, #25
 8001162:	f000 f9ff 	bl	8001564 <setTimer4>
			break;
 8001166:	e026      	b.n	80011b6 <mode2_run+0x116>
			if(timer4_flag == 1){
 8001168:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <mode2_run+0x134>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b01      	cmp	r3, #1
 800116e:	d11f      	bne.n	80011b0 <mode2_run+0x110>
				showTimeDelay_First(1,redDelay);
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <mode2_run+0x128>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4619      	mov	r1, r3
 8001176:	2001      	movs	r0, #1
 8001178:	f7ff fddc 	bl	8000d34 <showTimeDelay_First>
				mode2Seg = SECOND;
 800117c:	4b14      	ldr	r3, [pc, #80]	; (80011d0 <mode2_run+0x130>)
 800117e:	2202      	movs	r2, #2
 8001180:	701a      	strb	r2, [r3, #0]
				setTimer4(25);
 8001182:	2019      	movs	r0, #25
 8001184:	f000 f9ee 	bl	8001564 <setTimer4>
			break;
 8001188:	e012      	b.n	80011b0 <mode2_run+0x110>
			if(timer4_flag == 1){
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <mode2_run+0x134>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d110      	bne.n	80011b4 <mode2_run+0x114>
				showTimeDelay_Second(1,redDelay);
 8001192:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <mode2_run+0x128>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4619      	mov	r1, r3
 8001198:	2001      	movs	r0, #1
 800119a:	f7ff fdef 	bl	8000d7c <showTimeDelay_Second>
				setTimer4(25);
 800119e:	2019      	movs	r0, #25
 80011a0:	f000 f9e0 	bl	8001564 <setTimer4>
				mode2Seg = FIRST;
 80011a4:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <mode2_run+0x130>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	701a      	strb	r2, [r3, #0]
			break;
 80011aa:	e003      	b.n	80011b4 <mode2_run+0x114>
			break;
 80011ac:	bf00      	nop
 80011ae:	e002      	b.n	80011b6 <mode2_run+0x116>
			break;
 80011b0:	bf00      	nop
 80011b2:	e000      	b.n	80011b6 <mode2_run+0x116>
			break;
 80011b4:	bf00      	nop
	}
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000090 	.word	0x20000090
 80011c0:	2000004c 	.word	0x2000004c
 80011c4:	20000098 	.word	0x20000098
 80011c8:	20000000 	.word	0x20000000
 80011cc:	2000008b 	.word	0x2000008b
 80011d0:	2000008c 	.word	0x2000008c
 80011d4:	20000050 	.word	0x20000050

080011d8 <mode3_run>:

void mode3_run(){
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	switch(mode3Toggle){
 80011dc:	4b45      	ldr	r3, [pc, #276]	; (80012f4 <mode3_run+0x11c>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d002      	beq.n	80011ea <mode3_run+0x12>
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d007      	beq.n	80011f8 <mode3_run+0x20>
				toggleLeds(YELLOW);
				setTimer5(25);
			}
			break;
		default:
			break;
 80011e8:	e011      	b.n	800120e <mode3_run+0x36>
			mode3Toggle = TOGGLE;
 80011ea:	4b42      	ldr	r3, [pc, #264]	; (80012f4 <mode3_run+0x11c>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	701a      	strb	r2, [r3, #0]
			setTimer5(25);
 80011f0:	2019      	movs	r0, #25
 80011f2:	f000 f9cb 	bl	800158c <setTimer5>
			break;
 80011f6:	e00a      	b.n	800120e <mode3_run+0x36>
			if(timer5_flag == 1){
 80011f8:	4b3f      	ldr	r3, [pc, #252]	; (80012f8 <mode3_run+0x120>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d105      	bne.n	800120c <mode3_run+0x34>
				toggleLeds(YELLOW);
 8001200:	2003      	movs	r0, #3
 8001202:	f7ff f9b9 	bl	8000578 <toggleLeds>
				setTimer5(25);
 8001206:	2019      	movs	r0, #25
 8001208:	f000 f9c0 	bl	800158c <setTimer5>
			break;
 800120c:	bf00      	nop
	}

	switch(mode3Increase){
 800120e:	4b3b      	ldr	r3, [pc, #236]	; (80012fc <mode3_run+0x124>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d002      	beq.n	800121c <mode3_run+0x44>
 8001216:	2b01      	cmp	r3, #1
 8001218:	d00f      	beq.n	800123a <mode3_run+0x62>
					setValues();
				}
				break;

			default:
				break;
 800121a:	e02f      	b.n	800127c <mode3_run+0xa4>
				if (isButtonPressed(1)==1){
 800121c:	2001      	movs	r0, #1
 800121e:	f7ff f8d9 	bl	80003d4 <isButtonPressed>
 8001222:	4603      	mov	r3, r0
 8001224:	2b01      	cmp	r3, #1
 8001226:	d126      	bne.n	8001276 <mode3_run+0x9e>
					mode3Increase = INCREASE;
 8001228:	4b34      	ldr	r3, [pc, #208]	; (80012fc <mode3_run+0x124>)
 800122a:	2201      	movs	r2, #1
 800122c:	701a      	strb	r2, [r3, #0]
					yellowDelay +=1;
 800122e:	4b34      	ldr	r3, [pc, #208]	; (8001300 <mode3_run+0x128>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	3301      	adds	r3, #1
 8001234:	4a32      	ldr	r2, [pc, #200]	; (8001300 <mode3_run+0x128>)
 8001236:	6013      	str	r3, [r2, #0]
				break;
 8001238:	e01d      	b.n	8001276 <mode3_run+0x9e>
				if (isButtonPressed(1)==1){
 800123a:	2001      	movs	r0, #1
 800123c:	f7ff f8ca 	bl	80003d4 <isButtonPressed>
 8001240:	4603      	mov	r3, r0
 8001242:	2b01      	cmp	r3, #1
 8001244:	d10b      	bne.n	800125e <mode3_run+0x86>
					yellowDelay +=1;
 8001246:	4b2e      	ldr	r3, [pc, #184]	; (8001300 <mode3_run+0x128>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	3301      	adds	r3, #1
 800124c:	4a2c      	ldr	r2, [pc, #176]	; (8001300 <mode3_run+0x128>)
 800124e:	6013      	str	r3, [r2, #0]
					if(yellowDelay >= 99) yellowDelay = 1;
 8001250:	4b2b      	ldr	r3, [pc, #172]	; (8001300 <mode3_run+0x128>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b62      	cmp	r3, #98	; 0x62
 8001256:	dd02      	ble.n	800125e <mode3_run+0x86>
 8001258:	4b29      	ldr	r3, [pc, #164]	; (8001300 <mode3_run+0x128>)
 800125a:	2201      	movs	r2, #1
 800125c:	601a      	str	r2, [r3, #0]
				if (isButtonPressed(2)==1){
 800125e:	2002      	movs	r0, #2
 8001260:	f7ff f8b8 	bl	80003d4 <isButtonPressed>
 8001264:	4603      	mov	r3, r0
 8001266:	2b01      	cmp	r3, #1
 8001268:	d107      	bne.n	800127a <mode3_run+0xa2>
					MODE = MODE1;
 800126a:	4b26      	ldr	r3, [pc, #152]	; (8001304 <mode3_run+0x12c>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
					setValues();
 8001270:	f7ff fdb2 	bl	8000dd8 <setValues>
				break;
 8001274:	e001      	b.n	800127a <mode3_run+0xa2>
				break;
 8001276:	bf00      	nop
 8001278:	e000      	b.n	800127c <mode3_run+0xa4>
				break;
 800127a:	bf00      	nop
		}

	switch(mode3Seg){
 800127c:	4b22      	ldr	r3, [pc, #136]	; (8001308 <mode3_run+0x130>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	d01e      	beq.n	80012c2 <mode3_run+0xea>
 8001284:	2b02      	cmp	r3, #2
 8001286:	dc2d      	bgt.n	80012e4 <mode3_run+0x10c>
 8001288:	2b00      	cmp	r3, #0
 800128a:	d002      	beq.n	8001292 <mode3_run+0xba>
 800128c:	2b01      	cmp	r3, #1
 800128e:	d007      	beq.n	80012a0 <mode3_run+0xc8>
				setTimer6(25);
				mode3Seg = FIRST;
			}
			break;
		default:
			break;
 8001290:	e028      	b.n	80012e4 <mode3_run+0x10c>
			mode3Seg = FIRST;
 8001292:	4b1d      	ldr	r3, [pc, #116]	; (8001308 <mode3_run+0x130>)
 8001294:	2201      	movs	r2, #1
 8001296:	701a      	strb	r2, [r3, #0]
			setTimer6(25);
 8001298:	2019      	movs	r0, #25
 800129a:	f000 f98b 	bl	80015b4 <setTimer6>
			break;
 800129e:	e026      	b.n	80012ee <mode3_run+0x116>
			if(timer6_flag == 1){
 80012a0:	4b1a      	ldr	r3, [pc, #104]	; (800130c <mode3_run+0x134>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d11f      	bne.n	80012e8 <mode3_run+0x110>
				showTimeDelay_First(1,yellowDelay);
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <mode3_run+0x128>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4619      	mov	r1, r3
 80012ae:	2001      	movs	r0, #1
 80012b0:	f7ff fd40 	bl	8000d34 <showTimeDelay_First>
				mode3Seg = SECOND;
 80012b4:	4b14      	ldr	r3, [pc, #80]	; (8001308 <mode3_run+0x130>)
 80012b6:	2202      	movs	r2, #2
 80012b8:	701a      	strb	r2, [r3, #0]
				setTimer6(25);
 80012ba:	2019      	movs	r0, #25
 80012bc:	f000 f97a 	bl	80015b4 <setTimer6>
			break;
 80012c0:	e012      	b.n	80012e8 <mode3_run+0x110>
			if(timer6_flag == 1){
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <mode3_run+0x134>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d110      	bne.n	80012ec <mode3_run+0x114>
				showTimeDelay_Second(1,yellowDelay);
 80012ca:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <mode3_run+0x128>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4619      	mov	r1, r3
 80012d0:	2001      	movs	r0, #1
 80012d2:	f7ff fd53 	bl	8000d7c <showTimeDelay_Second>
				setTimer6(25);
 80012d6:	2019      	movs	r0, #25
 80012d8:	f000 f96c 	bl	80015b4 <setTimer6>
				mode3Seg = FIRST;
 80012dc:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <mode3_run+0x130>)
 80012de:	2201      	movs	r2, #1
 80012e0:	701a      	strb	r2, [r3, #0]
			break;
 80012e2:	e003      	b.n	80012ec <mode3_run+0x114>
			break;
 80012e4:	bf00      	nop
 80012e6:	e002      	b.n	80012ee <mode3_run+0x116>
			break;
 80012e8:	bf00      	nop
 80012ea:	e000      	b.n	80012ee <mode3_run+0x116>
			break;
 80012ec:	bf00      	nop
	}
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	2000008d 	.word	0x2000008d
 80012f8:	20000054 	.word	0x20000054
 80012fc:	20000092 	.word	0x20000092
 8001300:	20000008 	.word	0x20000008
 8001304:	2000008b 	.word	0x2000008b
 8001308:	20000089 	.word	0x20000089
 800130c:	20000058 	.word	0x20000058

08001310 <mode4_run>:

void mode4_run(){
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	switch(mode4Toggle){
 8001314:	4b45      	ldr	r3, [pc, #276]	; (800142c <mode4_run+0x11c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d002      	beq.n	8001322 <mode4_run+0x12>
 800131c:	2b01      	cmp	r3, #1
 800131e:	d007      	beq.n	8001330 <mode4_run+0x20>
				toggleLeds(GREEN);
				setTimer7(25);
			}
			break;
		default:
			break;
 8001320:	e011      	b.n	8001346 <mode4_run+0x36>
			mode4Toggle = TOGGLE;
 8001322:	4b42      	ldr	r3, [pc, #264]	; (800142c <mode4_run+0x11c>)
 8001324:	2201      	movs	r2, #1
 8001326:	701a      	strb	r2, [r3, #0]
			setTimer7(25);
 8001328:	2019      	movs	r0, #25
 800132a:	f000 f957 	bl	80015dc <setTimer7>
			break;
 800132e:	e00a      	b.n	8001346 <mode4_run+0x36>
			if(timer7_flag == 1){
 8001330:	4b3f      	ldr	r3, [pc, #252]	; (8001430 <mode4_run+0x120>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d105      	bne.n	8001344 <mode4_run+0x34>
				toggleLeds(GREEN);
 8001338:	2002      	movs	r0, #2
 800133a:	f7ff f91d 	bl	8000578 <toggleLeds>
				setTimer7(25);
 800133e:	2019      	movs	r0, #25
 8001340:	f000 f94c 	bl	80015dc <setTimer7>
			break;
 8001344:	bf00      	nop
	}

	switch(mode4Increase){
 8001346:	4b3b      	ldr	r3, [pc, #236]	; (8001434 <mode4_run+0x124>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d002      	beq.n	8001354 <mode4_run+0x44>
 800134e:	2b01      	cmp	r3, #1
 8001350:	d00f      	beq.n	8001372 <mode4_run+0x62>
					setValues();
				}
				break;

			default:
				break;
 8001352:	e02f      	b.n	80013b4 <mode4_run+0xa4>
				if (isButtonPressed(1)==1){
 8001354:	2001      	movs	r0, #1
 8001356:	f7ff f83d 	bl	80003d4 <isButtonPressed>
 800135a:	4603      	mov	r3, r0
 800135c:	2b01      	cmp	r3, #1
 800135e:	d126      	bne.n	80013ae <mode4_run+0x9e>
					mode4Increase = INCREASE;
 8001360:	4b34      	ldr	r3, [pc, #208]	; (8001434 <mode4_run+0x124>)
 8001362:	2201      	movs	r2, #1
 8001364:	701a      	strb	r2, [r3, #0]
					greenDelay +=1;
 8001366:	4b34      	ldr	r3, [pc, #208]	; (8001438 <mode4_run+0x128>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	3301      	adds	r3, #1
 800136c:	4a32      	ldr	r2, [pc, #200]	; (8001438 <mode4_run+0x128>)
 800136e:	6013      	str	r3, [r2, #0]
				break;
 8001370:	e01d      	b.n	80013ae <mode4_run+0x9e>
				if (isButtonPressed(1)==1){
 8001372:	2001      	movs	r0, #1
 8001374:	f7ff f82e 	bl	80003d4 <isButtonPressed>
 8001378:	4603      	mov	r3, r0
 800137a:	2b01      	cmp	r3, #1
 800137c:	d10b      	bne.n	8001396 <mode4_run+0x86>
					greenDelay +=1;
 800137e:	4b2e      	ldr	r3, [pc, #184]	; (8001438 <mode4_run+0x128>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	3301      	adds	r3, #1
 8001384:	4a2c      	ldr	r2, [pc, #176]	; (8001438 <mode4_run+0x128>)
 8001386:	6013      	str	r3, [r2, #0]
					if(greenDelay >= 99) greenDelay = 1;
 8001388:	4b2b      	ldr	r3, [pc, #172]	; (8001438 <mode4_run+0x128>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b62      	cmp	r3, #98	; 0x62
 800138e:	dd02      	ble.n	8001396 <mode4_run+0x86>
 8001390:	4b29      	ldr	r3, [pc, #164]	; (8001438 <mode4_run+0x128>)
 8001392:	2201      	movs	r2, #1
 8001394:	601a      	str	r2, [r3, #0]
				if (isButtonPressed(2)==1){
 8001396:	2002      	movs	r0, #2
 8001398:	f7ff f81c 	bl	80003d4 <isButtonPressed>
 800139c:	4603      	mov	r3, r0
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d107      	bne.n	80013b2 <mode4_run+0xa2>
					MODE = MODE1;
 80013a2:	4b26      	ldr	r3, [pc, #152]	; (800143c <mode4_run+0x12c>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	701a      	strb	r2, [r3, #0]
					setValues();
 80013a8:	f7ff fd16 	bl	8000dd8 <setValues>
				break;
 80013ac:	e001      	b.n	80013b2 <mode4_run+0xa2>
				break;
 80013ae:	bf00      	nop
 80013b0:	e000      	b.n	80013b4 <mode4_run+0xa4>
				break;
 80013b2:	bf00      	nop
		}

	switch(mode4Seg){
 80013b4:	4b22      	ldr	r3, [pc, #136]	; (8001440 <mode4_run+0x130>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d01e      	beq.n	80013fa <mode4_run+0xea>
 80013bc:	2b02      	cmp	r3, #2
 80013be:	dc2d      	bgt.n	800141c <mode4_run+0x10c>
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <mode4_run+0xba>
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d007      	beq.n	80013d8 <mode4_run+0xc8>
				setTimer8(25);
				mode4Seg = FIRST;
			}
			break;
		default:
			break;
 80013c8:	e028      	b.n	800141c <mode4_run+0x10c>
			mode4Seg = FIRST;
 80013ca:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <mode4_run+0x130>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	701a      	strb	r2, [r3, #0]
			setTimer8(25);
 80013d0:	2019      	movs	r0, #25
 80013d2:	f000 f917 	bl	8001604 <setTimer8>
			break;
 80013d6:	e026      	b.n	8001426 <mode4_run+0x116>
			if(timer8_flag == 1){
 80013d8:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <mode4_run+0x134>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d11f      	bne.n	8001420 <mode4_run+0x110>
				showTimeDelay_First(1,greenDelay);
 80013e0:	4b15      	ldr	r3, [pc, #84]	; (8001438 <mode4_run+0x128>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	2001      	movs	r0, #1
 80013e8:	f7ff fca4 	bl	8000d34 <showTimeDelay_First>
				mode4Seg = SECOND;
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <mode4_run+0x130>)
 80013ee:	2202      	movs	r2, #2
 80013f0:	701a      	strb	r2, [r3, #0]
				setTimer8(25);
 80013f2:	2019      	movs	r0, #25
 80013f4:	f000 f906 	bl	8001604 <setTimer8>
			break;
 80013f8:	e012      	b.n	8001420 <mode4_run+0x110>
			if(timer8_flag == 1){
 80013fa:	4b12      	ldr	r3, [pc, #72]	; (8001444 <mode4_run+0x134>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d110      	bne.n	8001424 <mode4_run+0x114>
				showTimeDelay_Second(1,greenDelay);
 8001402:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <mode4_run+0x128>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4619      	mov	r1, r3
 8001408:	2001      	movs	r0, #1
 800140a:	f7ff fcb7 	bl	8000d7c <showTimeDelay_Second>
				setTimer8(25);
 800140e:	2019      	movs	r0, #25
 8001410:	f000 f8f8 	bl	8001604 <setTimer8>
				mode4Seg = FIRST;
 8001414:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <mode4_run+0x130>)
 8001416:	2201      	movs	r2, #1
 8001418:	701a      	strb	r2, [r3, #0]
			break;
 800141a:	e003      	b.n	8001424 <mode4_run+0x114>
			break;
 800141c:	bf00      	nop
 800141e:	e002      	b.n	8001426 <mode4_run+0x116>
			break;
 8001420:	bf00      	nop
 8001422:	e000      	b.n	8001426 <mode4_run+0x116>
			break;
 8001424:	bf00      	nop
	}
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	2000008a 	.word	0x2000008a
 8001430:	2000005c 	.word	0x2000005c
 8001434:	20000088 	.word	0x20000088
 8001438:	20000004 	.word	0x20000004
 800143c:	2000008b 	.word	0x2000008b
 8001440:	2000008e 	.word	0x2000008e
 8001444:	20000060 	.word	0x20000060

08001448 <manual_run>:

void manual_run(){
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	switch(MODE){
 800144c:	4b1c      	ldr	r3, [pc, #112]	; (80014c0 <manual_run+0x78>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b04      	cmp	r3, #4
 8001452:	d01e      	beq.n	8001492 <manual_run+0x4a>
 8001454:	2b04      	cmp	r3, #4
 8001456:	dc2a      	bgt.n	80014ae <manual_run+0x66>
 8001458:	2b02      	cmp	r3, #2
 800145a:	d002      	beq.n	8001462 <manual_run+0x1a>
 800145c:	2b03      	cmp	r3, #3
 800145e:	d00c      	beq.n	800147a <manual_run+0x32>
				MODE = MODE1;
				setValues();
			}
			break;
		default:
			break;
 8001460:	e025      	b.n	80014ae <manual_run+0x66>
			mode2_run();
 8001462:	f7ff fe1d 	bl	80010a0 <mode2_run>
			if (isButtonPressed(0) == 1){
 8001466:	2000      	movs	r0, #0
 8001468:	f7fe ffb4 	bl	80003d4 <isButtonPressed>
 800146c:	4603      	mov	r3, r0
 800146e:	2b01      	cmp	r3, #1
 8001470:	d11f      	bne.n	80014b2 <manual_run+0x6a>
				MODE = MODE3;
 8001472:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <manual_run+0x78>)
 8001474:	2203      	movs	r2, #3
 8001476:	701a      	strb	r2, [r3, #0]
			break;
 8001478:	e01b      	b.n	80014b2 <manual_run+0x6a>
			mode3_run();
 800147a:	f7ff fead 	bl	80011d8 <mode3_run>
			if (isButtonPressed(0) == 1){
 800147e:	2000      	movs	r0, #0
 8001480:	f7fe ffa8 	bl	80003d4 <isButtonPressed>
 8001484:	4603      	mov	r3, r0
 8001486:	2b01      	cmp	r3, #1
 8001488:	d115      	bne.n	80014b6 <manual_run+0x6e>
				MODE = MODE4;
 800148a:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <manual_run+0x78>)
 800148c:	2204      	movs	r2, #4
 800148e:	701a      	strb	r2, [r3, #0]
			break;
 8001490:	e011      	b.n	80014b6 <manual_run+0x6e>
			mode4_run();
 8001492:	f7ff ff3d 	bl	8001310 <mode4_run>
			if (isButtonPressed(0) == 1){
 8001496:	2000      	movs	r0, #0
 8001498:	f7fe ff9c 	bl	80003d4 <isButtonPressed>
 800149c:	4603      	mov	r3, r0
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d10b      	bne.n	80014ba <manual_run+0x72>
				MODE = MODE1;
 80014a2:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <manual_run+0x78>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	701a      	strb	r2, [r3, #0]
				setValues();
 80014a8:	f7ff fc96 	bl	8000dd8 <setValues>
			break;
 80014ac:	e005      	b.n	80014ba <manual_run+0x72>
			break;
 80014ae:	bf00      	nop
 80014b0:	e004      	b.n	80014bc <manual_run+0x74>
			break;
 80014b2:	bf00      	nop
 80014b4:	e002      	b.n	80014bc <manual_run+0x74>
			break;
 80014b6:	bf00      	nop
 80014b8:	e000      	b.n	80014bc <manual_run+0x74>
			break;
 80014ba:	bf00      	nop
	}
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	2000008b 	.word	0x2000008b

080014c4 <setTimer0>:

//timer 0
int timer0_counter = 0;
int timer0_flag = 0;

void setTimer0(int duration){
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 80014cc:	4a05      	ldr	r2, [pc, #20]	; (80014e4 <setTimer0+0x20>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80014d2:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <setTimer0+0x24>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc80      	pop	{r7}
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	20000064 	.word	0x20000064
 80014e8:	20000040 	.word	0x20000040

080014ec <setTimer1>:

//timer 1
int timer1_counter = 0;
int timer1_flag = 0;

void setTimer1(int duration){
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 80014f4:	4a05      	ldr	r2, [pc, #20]	; (800150c <setTimer1+0x20>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80014fa:	4b05      	ldr	r3, [pc, #20]	; (8001510 <setTimer1+0x24>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000068 	.word	0x20000068
 8001510:	20000044 	.word	0x20000044

08001514 <setTimer2>:

//timer 2
int timer2_counter = 0;
int timer2_flag = 0;

void setTimer2(int duration){
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 800151c:	4a05      	ldr	r2, [pc, #20]	; (8001534 <setTimer2+0x20>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <setTimer2+0x24>)
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	2000006c 	.word	0x2000006c
 8001538:	20000048 	.word	0x20000048

0800153c <setTimer3>:

//timer 3
int timer3_counter = 0;
int timer3_flag = 0;

void setTimer3(int duration){
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001544:	4a05      	ldr	r2, [pc, #20]	; (800155c <setTimer3+0x20>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800154a:	4b05      	ldr	r3, [pc, #20]	; (8001560 <setTimer3+0x24>)
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000070 	.word	0x20000070
 8001560:	2000004c 	.word	0x2000004c

08001564 <setTimer4>:

//timer 4
int timer4_counter = 0;
int timer4_flag = 0;

void setTimer4(int duration){
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 800156c:	4a05      	ldr	r2, [pc, #20]	; (8001584 <setTimer4+0x20>)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001572:	4b05      	ldr	r3, [pc, #20]	; (8001588 <setTimer4+0x24>)
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	20000074 	.word	0x20000074
 8001588:	20000050 	.word	0x20000050

0800158c <setTimer5>:

//timer 5
int timer5_counter = 0;
int timer5_flag = 0;

void setTimer5(int duration){
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	timer5_counter = duration;
 8001594:	4a05      	ldr	r2, [pc, #20]	; (80015ac <setTimer5+0x20>)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 800159a:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <setTimer5+0x24>)
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	20000078 	.word	0x20000078
 80015b0:	20000054 	.word	0x20000054

080015b4 <setTimer6>:

//timer 6
int timer6_counter = 0;
int timer6_flag = 0;

void setTimer6(int duration){
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	timer6_counter = duration;
 80015bc:	4a05      	ldr	r2, [pc, #20]	; (80015d4 <setTimer6+0x20>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 80015c2:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <setTimer6+0x24>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	2000007c 	.word	0x2000007c
 80015d8:	20000058 	.word	0x20000058

080015dc <setTimer7>:

//timer 7
int timer7_counter = 0;
int timer7_flag = 0;

void setTimer7(int duration){
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	timer7_counter = duration;
 80015e4:	4a05      	ldr	r2, [pc, #20]	; (80015fc <setTimer7+0x20>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6013      	str	r3, [r2, #0]
	timer7_flag = 0;
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <setTimer7+0x24>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	20000080 	.word	0x20000080
 8001600:	2000005c 	.word	0x2000005c

08001604 <setTimer8>:

//timer 8
int timer8_counter = 0;
int timer8_flag = 0;

void setTimer8(int duration){
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	timer8_counter = duration;
 800160c:	4a05      	ldr	r2, [pc, #20]	; (8001624 <setTimer8+0x20>)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6013      	str	r3, [r2, #0]
	timer8_flag = 0;
 8001612:	4b05      	ldr	r3, [pc, #20]	; (8001628 <setTimer8+0x24>)
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000084 	.word	0x20000084
 8001628:	20000060 	.word	0x20000060

0800162c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001632:	4b15      	ldr	r3, [pc, #84]	; (8001688 <HAL_MspInit+0x5c>)
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	4a14      	ldr	r2, [pc, #80]	; (8001688 <HAL_MspInit+0x5c>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6193      	str	r3, [r2, #24]
 800163e:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_MspInit+0x5c>)
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <HAL_MspInit+0x5c>)
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	4a0e      	ldr	r2, [pc, #56]	; (8001688 <HAL_MspInit+0x5c>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	61d3      	str	r3, [r2, #28]
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <HAL_MspInit+0x5c>)
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001662:	4b0a      	ldr	r3, [pc, #40]	; (800168c <HAL_MspInit+0x60>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <HAL_MspInit+0x60>)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800167e:	bf00      	nop
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	40021000 	.word	0x40021000
 800168c:	40010000 	.word	0x40010000

08001690 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016a0:	d113      	bne.n	80016ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016a2:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <HAL_TIM_Base_MspInit+0x44>)
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	4a0b      	ldr	r2, [pc, #44]	; (80016d4 <HAL_TIM_Base_MspInit+0x44>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	61d3      	str	r3, [r2, #28]
 80016ae:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <HAL_TIM_Base_MspInit+0x44>)
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	201c      	movs	r0, #28
 80016c0:	f000 f9a1 	bl	8001a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016c4:	201c      	movs	r0, #28
 80016c6:	f000 f9ba 	bl	8001a3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000

080016d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016dc:	e7fe      	b.n	80016dc <NMI_Handler+0x4>

080016de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e2:	e7fe      	b.n	80016e2 <HardFault_Handler+0x4>

080016e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <MemManage_Handler+0x4>

080016ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ee:	e7fe      	b.n	80016ee <BusFault_Handler+0x4>

080016f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <UsageFault_Handler+0x4>

080016f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr

0800170e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr

0800171a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171e:	f000 f87f 	bl	8001820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <TIM2_IRQHandler+0x10>)
 800172e:	f000 ffc5 	bl	80026bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200000a0 	.word	0x200000a0

0800173c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001748:	f7ff fff8 	bl	800173c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800174c:	480b      	ldr	r0, [pc, #44]	; (800177c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800174e:	490c      	ldr	r1, [pc, #48]	; (8001780 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001750:	4a0c      	ldr	r2, [pc, #48]	; (8001784 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001754:	e002      	b.n	800175c <LoopCopyDataInit>

08001756 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001756:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001758:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800175a:	3304      	adds	r3, #4

0800175c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800175c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800175e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001760:	d3f9      	bcc.n	8001756 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001762:	4a09      	ldr	r2, [pc, #36]	; (8001788 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001764:	4c09      	ldr	r4, [pc, #36]	; (800178c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001766:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001768:	e001      	b.n	800176e <LoopFillZerobss>

0800176a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800176a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800176c:	3204      	adds	r2, #4

0800176e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800176e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001770:	d3fb      	bcc.n	800176a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001772:	f001 faf7 	bl	8002d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001776:	f7ff fb87 	bl	8000e88 <main>
  bx lr
 800177a:	4770      	bx	lr
  ldr r0, =_sdata
 800177c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001780:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001784:	08002e00 	.word	0x08002e00
  ldr r2, =_sbss
 8001788:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800178c:	200000ec 	.word	0x200000ec

08001790 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001790:	e7fe      	b.n	8001790 <ADC1_2_IRQHandler>
	...

08001794 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <HAL_Init+0x28>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a07      	ldr	r2, [pc, #28]	; (80017bc <HAL_Init+0x28>)
 800179e:	f043 0310 	orr.w	r3, r3, #16
 80017a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a4:	2003      	movs	r0, #3
 80017a6:	f000 f923 	bl	80019f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017aa:	200f      	movs	r0, #15
 80017ac:	f000 f808 	bl	80017c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b0:	f7ff ff3c 	bl	800162c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40022000 	.word	0x40022000

080017c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <HAL_InitTick+0x54>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b12      	ldr	r3, [pc, #72]	; (8001818 <HAL_InitTick+0x58>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017da:	fbb2 f3f3 	udiv	r3, r2, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 f93b 	bl	8001a5a <HAL_SYSTICK_Config>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00e      	b.n	800180c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2b0f      	cmp	r3, #15
 80017f2:	d80a      	bhi.n	800180a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f4:	2200      	movs	r2, #0
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	f000 f903 	bl	8001a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001800:	4a06      	ldr	r2, [pc, #24]	; (800181c <HAL_InitTick+0x5c>)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001806:	2300      	movs	r3, #0
 8001808:	e000      	b.n	800180c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	2000000c 	.word	0x2000000c
 8001818:	20000014 	.word	0x20000014
 800181c:	20000010 	.word	0x20000010

08001820 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001824:	4b05      	ldr	r3, [pc, #20]	; (800183c <HAL_IncTick+0x1c>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	4b05      	ldr	r3, [pc, #20]	; (8001840 <HAL_IncTick+0x20>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4413      	add	r3, r2
 8001830:	4a03      	ldr	r2, [pc, #12]	; (8001840 <HAL_IncTick+0x20>)
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr
 800183c:	20000014 	.word	0x20000014
 8001840:	200000e8 	.word	0x200000e8

08001844 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  return uwTick;
 8001848:	4b02      	ldr	r3, [pc, #8]	; (8001854 <HAL_GetTick+0x10>)
 800184a:	681b      	ldr	r3, [r3, #0]
}
 800184c:	4618      	mov	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr
 8001854:	200000e8 	.word	0x200000e8

08001858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001874:	4013      	ands	r3, r2
 8001876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188a:	4a04      	ldr	r2, [pc, #16]	; (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	60d3      	str	r3, [r2, #12]
}
 8001890:	bf00      	nop
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <__NVIC_GetPriorityGrouping+0x18>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	f003 0307 	and.w	r3, r3, #7
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	db0b      	blt.n	80018e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	f003 021f 	and.w	r2, r3, #31
 80018d4:	4906      	ldr	r1, [pc, #24]	; (80018f0 <__NVIC_EnableIRQ+0x34>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	095b      	lsrs	r3, r3, #5
 80018dc:	2001      	movs	r0, #1
 80018de:	fa00 f202 	lsl.w	r2, r0, r2
 80018e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	e000e100 	.word	0xe000e100

080018f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	db0a      	blt.n	800191e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	490c      	ldr	r1, [pc, #48]	; (8001940 <__NVIC_SetPriority+0x4c>)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	0112      	lsls	r2, r2, #4
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	440b      	add	r3, r1
 8001918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800191c:	e00a      	b.n	8001934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4908      	ldr	r1, [pc, #32]	; (8001944 <__NVIC_SetPriority+0x50>)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	3b04      	subs	r3, #4
 800192c:	0112      	lsls	r2, r2, #4
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	440b      	add	r3, r1
 8001932:	761a      	strb	r2, [r3, #24]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000e100 	.word	0xe000e100
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	; 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	f1c3 0307 	rsb	r3, r3, #7
 8001962:	2b04      	cmp	r3, #4
 8001964:	bf28      	it	cs
 8001966:	2304      	movcs	r3, #4
 8001968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3304      	adds	r3, #4
 800196e:	2b06      	cmp	r3, #6
 8001970:	d902      	bls.n	8001978 <NVIC_EncodePriority+0x30>
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3b03      	subs	r3, #3
 8001976:	e000      	b.n	800197a <NVIC_EncodePriority+0x32>
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	f04f 32ff 	mov.w	r2, #4294967295
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43da      	mvns	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001990:	f04f 31ff 	mov.w	r1, #4294967295
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	43d9      	mvns	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	4313      	orrs	r3, r2
         );
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3724      	adds	r7, #36	; 0x24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3b01      	subs	r3, #1
 80019b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019bc:	d301      	bcc.n	80019c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019be:	2301      	movs	r3, #1
 80019c0:	e00f      	b.n	80019e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019c2:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <SysTick_Config+0x40>)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3b01      	subs	r3, #1
 80019c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ca:	210f      	movs	r1, #15
 80019cc:	f04f 30ff 	mov.w	r0, #4294967295
 80019d0:	f7ff ff90 	bl	80018f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <SysTick_Config+0x40>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019da:	4b04      	ldr	r3, [pc, #16]	; (80019ec <SysTick_Config+0x40>)
 80019dc:	2207      	movs	r2, #7
 80019de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	e000e010 	.word	0xe000e010

080019f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f7ff ff2d 	bl	8001858 <__NVIC_SetPriorityGrouping>
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b086      	sub	sp, #24
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	60b9      	str	r1, [r7, #8]
 8001a10:	607a      	str	r2, [r7, #4]
 8001a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a18:	f7ff ff42 	bl	80018a0 <__NVIC_GetPriorityGrouping>
 8001a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	68b9      	ldr	r1, [r7, #8]
 8001a22:	6978      	ldr	r0, [r7, #20]
 8001a24:	f7ff ff90 	bl	8001948 <NVIC_EncodePriority>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a2e:	4611      	mov	r1, r2
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff ff5f 	bl	80018f4 <__NVIC_SetPriority>
}
 8001a36:	bf00      	nop
 8001a38:	3718      	adds	r7, #24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ff35 	bl	80018bc <__NVIC_EnableIRQ>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff ffa2 	bl	80019ac <SysTick_Config>
 8001a68:	4603      	mov	r3, r0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b08b      	sub	sp, #44	; 0x2c
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a82:	2300      	movs	r3, #0
 8001a84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a86:	e148      	b.n	8001d1a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	69fa      	ldr	r2, [r7, #28]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	f040 8137 	bne.w	8001d14 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	4aa3      	ldr	r2, [pc, #652]	; (8001d38 <HAL_GPIO_Init+0x2c4>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d05e      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ab0:	4aa1      	ldr	r2, [pc, #644]	; (8001d38 <HAL_GPIO_Init+0x2c4>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d875      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ab6:	4aa1      	ldr	r2, [pc, #644]	; (8001d3c <HAL_GPIO_Init+0x2c8>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d058      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001abc:	4a9f      	ldr	r2, [pc, #636]	; (8001d3c <HAL_GPIO_Init+0x2c8>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d86f      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ac2:	4a9f      	ldr	r2, [pc, #636]	; (8001d40 <HAL_GPIO_Init+0x2cc>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d052      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ac8:	4a9d      	ldr	r2, [pc, #628]	; (8001d40 <HAL_GPIO_Init+0x2cc>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d869      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ace:	4a9d      	ldr	r2, [pc, #628]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d04c      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ad4:	4a9b      	ldr	r2, [pc, #620]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d863      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ada:	4a9b      	ldr	r2, [pc, #620]	; (8001d48 <HAL_GPIO_Init+0x2d4>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d046      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ae0:	4a99      	ldr	r2, [pc, #612]	; (8001d48 <HAL_GPIO_Init+0x2d4>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d85d      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ae6:	2b12      	cmp	r3, #18
 8001ae8:	d82a      	bhi.n	8001b40 <HAL_GPIO_Init+0xcc>
 8001aea:	2b12      	cmp	r3, #18
 8001aec:	d859      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001aee:	a201      	add	r2, pc, #4	; (adr r2, 8001af4 <HAL_GPIO_Init+0x80>)
 8001af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af4:	08001b6f 	.word	0x08001b6f
 8001af8:	08001b49 	.word	0x08001b49
 8001afc:	08001b5b 	.word	0x08001b5b
 8001b00:	08001b9d 	.word	0x08001b9d
 8001b04:	08001ba3 	.word	0x08001ba3
 8001b08:	08001ba3 	.word	0x08001ba3
 8001b0c:	08001ba3 	.word	0x08001ba3
 8001b10:	08001ba3 	.word	0x08001ba3
 8001b14:	08001ba3 	.word	0x08001ba3
 8001b18:	08001ba3 	.word	0x08001ba3
 8001b1c:	08001ba3 	.word	0x08001ba3
 8001b20:	08001ba3 	.word	0x08001ba3
 8001b24:	08001ba3 	.word	0x08001ba3
 8001b28:	08001ba3 	.word	0x08001ba3
 8001b2c:	08001ba3 	.word	0x08001ba3
 8001b30:	08001ba3 	.word	0x08001ba3
 8001b34:	08001ba3 	.word	0x08001ba3
 8001b38:	08001b51 	.word	0x08001b51
 8001b3c:	08001b65 	.word	0x08001b65
 8001b40:	4a82      	ldr	r2, [pc, #520]	; (8001d4c <HAL_GPIO_Init+0x2d8>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d013      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b46:	e02c      	b.n	8001ba2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	623b      	str	r3, [r7, #32]
          break;
 8001b4e:	e029      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	3304      	adds	r3, #4
 8001b56:	623b      	str	r3, [r7, #32]
          break;
 8001b58:	e024      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	3308      	adds	r3, #8
 8001b60:	623b      	str	r3, [r7, #32]
          break;
 8001b62:	e01f      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	330c      	adds	r3, #12
 8001b6a:	623b      	str	r3, [r7, #32]
          break;
 8001b6c:	e01a      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d102      	bne.n	8001b7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b76:	2304      	movs	r3, #4
 8001b78:	623b      	str	r3, [r7, #32]
          break;
 8001b7a:	e013      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d105      	bne.n	8001b90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b84:	2308      	movs	r3, #8
 8001b86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69fa      	ldr	r2, [r7, #28]
 8001b8c:	611a      	str	r2, [r3, #16]
          break;
 8001b8e:	e009      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b90:	2308      	movs	r3, #8
 8001b92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	69fa      	ldr	r2, [r7, #28]
 8001b98:	615a      	str	r2, [r3, #20]
          break;
 8001b9a:	e003      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	623b      	str	r3, [r7, #32]
          break;
 8001ba0:	e000      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          break;
 8001ba2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	2bff      	cmp	r3, #255	; 0xff
 8001ba8:	d801      	bhi.n	8001bae <HAL_GPIO_Init+0x13a>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	e001      	b.n	8001bb2 <HAL_GPIO_Init+0x13e>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	2bff      	cmp	r3, #255	; 0xff
 8001bb8:	d802      	bhi.n	8001bc0 <HAL_GPIO_Init+0x14c>
 8001bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	e002      	b.n	8001bc6 <HAL_GPIO_Init+0x152>
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc2:	3b08      	subs	r3, #8
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	210f      	movs	r1, #15
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	6a39      	ldr	r1, [r7, #32]
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001be0:	431a      	orrs	r2, r3
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f000 8090 	beq.w	8001d14 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bf4:	4b56      	ldr	r3, [pc, #344]	; (8001d50 <HAL_GPIO_Init+0x2dc>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	4a55      	ldr	r2, [pc, #340]	; (8001d50 <HAL_GPIO_Init+0x2dc>)
 8001bfa:	f043 0301 	orr.w	r3, r3, #1
 8001bfe:	6193      	str	r3, [r2, #24]
 8001c00:	4b53      	ldr	r3, [pc, #332]	; (8001d50 <HAL_GPIO_Init+0x2dc>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c0c:	4a51      	ldr	r2, [pc, #324]	; (8001d54 <HAL_GPIO_Init+0x2e0>)
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c10:	089b      	lsrs	r3, r3, #2
 8001c12:	3302      	adds	r3, #2
 8001c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	220f      	movs	r2, #15
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a49      	ldr	r2, [pc, #292]	; (8001d58 <HAL_GPIO_Init+0x2e4>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d00d      	beq.n	8001c54 <HAL_GPIO_Init+0x1e0>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a48      	ldr	r2, [pc, #288]	; (8001d5c <HAL_GPIO_Init+0x2e8>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d007      	beq.n	8001c50 <HAL_GPIO_Init+0x1dc>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a47      	ldr	r2, [pc, #284]	; (8001d60 <HAL_GPIO_Init+0x2ec>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d101      	bne.n	8001c4c <HAL_GPIO_Init+0x1d8>
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e004      	b.n	8001c56 <HAL_GPIO_Init+0x1e2>
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e002      	b.n	8001c56 <HAL_GPIO_Init+0x1e2>
 8001c50:	2301      	movs	r3, #1
 8001c52:	e000      	b.n	8001c56 <HAL_GPIO_Init+0x1e2>
 8001c54:	2300      	movs	r3, #0
 8001c56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c58:	f002 0203 	and.w	r2, r2, #3
 8001c5c:	0092      	lsls	r2, r2, #2
 8001c5e:	4093      	lsls	r3, r2
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c66:	493b      	ldr	r1, [pc, #236]	; (8001d54 <HAL_GPIO_Init+0x2e0>)
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6a:	089b      	lsrs	r3, r3, #2
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d006      	beq.n	8001c8e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c80:	4b38      	ldr	r3, [pc, #224]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	4937      	ldr	r1, [pc, #220]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	608b      	str	r3, [r1, #8]
 8001c8c:	e006      	b.n	8001c9c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c8e:	4b35      	ldr	r3, [pc, #212]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	4933      	ldr	r1, [pc, #204]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d006      	beq.n	8001cb6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ca8:	4b2e      	ldr	r3, [pc, #184]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001caa:	68da      	ldr	r2, [r3, #12]
 8001cac:	492d      	ldr	r1, [pc, #180]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	60cb      	str	r3, [r1, #12]
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cb6:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001cb8:	68da      	ldr	r2, [r3, #12]
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	4929      	ldr	r1, [pc, #164]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d006      	beq.n	8001cde <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cd0:	4b24      	ldr	r3, [pc, #144]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4923      	ldr	r1, [pc, #140]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	604b      	str	r3, [r1, #4]
 8001cdc:	e006      	b.n	8001cec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cde:	4b21      	ldr	r3, [pc, #132]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001ce0:	685a      	ldr	r2, [r3, #4]
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	491f      	ldr	r1, [pc, #124]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001ce8:	4013      	ands	r3, r2
 8001cea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d006      	beq.n	8001d06 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4919      	ldr	r1, [pc, #100]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	600b      	str	r3, [r1, #0]
 8001d04:	e006      	b.n	8001d14 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	4915      	ldr	r1, [pc, #84]	; (8001d64 <HAL_GPIO_Init+0x2f0>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d16:	3301      	adds	r3, #1
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d20:	fa22 f303 	lsr.w	r3, r2, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f47f aeaf 	bne.w	8001a88 <HAL_GPIO_Init+0x14>
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	bf00      	nop
 8001d2e:	372c      	adds	r7, #44	; 0x2c
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	10320000 	.word	0x10320000
 8001d3c:	10310000 	.word	0x10310000
 8001d40:	10220000 	.word	0x10220000
 8001d44:	10210000 	.word	0x10210000
 8001d48:	10120000 	.word	0x10120000
 8001d4c:	10110000 	.word	0x10110000
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40010000 	.word	0x40010000
 8001d58:	40010800 	.word	0x40010800
 8001d5c:	40010c00 	.word	0x40010c00
 8001d60:	40011000 	.word	0x40011000
 8001d64:	40010400 	.word	0x40010400

08001d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	460b      	mov	r3, r1
 8001d72:	807b      	strh	r3, [r7, #2]
 8001d74:	4613      	mov	r3, r2
 8001d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d78:	787b      	ldrb	r3, [r7, #1]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d7e:	887a      	ldrh	r2, [r7, #2]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d84:	e003      	b.n	8001d8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d86:	887b      	ldrh	r3, [r7, #2]
 8001d88:	041a      	lsls	r2, r3, #16
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	611a      	str	r2, [r3, #16]
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr

08001d98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001daa:	887a      	ldrh	r2, [r7, #2]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	4013      	ands	r3, r2
 8001db0:	041a      	lsls	r2, r3, #16
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	43d9      	mvns	r1, r3
 8001db6:	887b      	ldrh	r3, [r7, #2]
 8001db8:	400b      	ands	r3, r1
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	611a      	str	r2, [r3, #16]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
	...

08001dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e26c      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 8087 	beq.w	8001efa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dec:	4b92      	ldr	r3, [pc, #584]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 030c 	and.w	r3, r3, #12
 8001df4:	2b04      	cmp	r3, #4
 8001df6:	d00c      	beq.n	8001e12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001df8:	4b8f      	ldr	r3, [pc, #572]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 030c 	and.w	r3, r3, #12
 8001e00:	2b08      	cmp	r3, #8
 8001e02:	d112      	bne.n	8001e2a <HAL_RCC_OscConfig+0x5e>
 8001e04:	4b8c      	ldr	r3, [pc, #560]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e10:	d10b      	bne.n	8001e2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e12:	4b89      	ldr	r3, [pc, #548]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d06c      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x12c>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d168      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e246      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e32:	d106      	bne.n	8001e42 <HAL_RCC_OscConfig+0x76>
 8001e34:	4b80      	ldr	r3, [pc, #512]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a7f      	ldr	r2, [pc, #508]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	e02e      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd4>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d10c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x98>
 8001e4a:	4b7b      	ldr	r3, [pc, #492]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a7a      	ldr	r2, [pc, #488]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	4b78      	ldr	r3, [pc, #480]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a77      	ldr	r2, [pc, #476]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	e01d      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd4>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e6c:	d10c      	bne.n	8001e88 <HAL_RCC_OscConfig+0xbc>
 8001e6e:	4b72      	ldr	r3, [pc, #456]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a71      	ldr	r2, [pc, #452]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	4b6f      	ldr	r3, [pc, #444]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a6e      	ldr	r2, [pc, #440]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	e00b      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd4>
 8001e88:	4b6b      	ldr	r3, [pc, #428]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a6a      	ldr	r2, [pc, #424]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	4b68      	ldr	r3, [pc, #416]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a67      	ldr	r2, [pc, #412]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d013      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea8:	f7ff fccc 	bl	8001844 <HAL_GetTick>
 8001eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	e008      	b.n	8001ec2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb0:	f7ff fcc8 	bl	8001844 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b64      	cmp	r3, #100	; 0x64
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e1fa      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec2:	4b5d      	ldr	r3, [pc, #372]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d0f0      	beq.n	8001eb0 <HAL_RCC_OscConfig+0xe4>
 8001ece:	e014      	b.n	8001efa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff fcb8 	bl	8001844 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff fcb4 	bl	8001844 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	; 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e1e6      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eea:	4b53      	ldr	r3, [pc, #332]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x10c>
 8001ef6:	e000      	b.n	8001efa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d063      	beq.n	8001fce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f06:	4b4c      	ldr	r3, [pc, #304]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00b      	beq.n	8001f2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f12:	4b49      	ldr	r3, [pc, #292]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 030c 	and.w	r3, r3, #12
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d11c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x18c>
 8001f1e:	4b46      	ldr	r3, [pc, #280]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d116      	bne.n	8001f58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2a:	4b43      	ldr	r3, [pc, #268]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d005      	beq.n	8001f42 <HAL_RCC_OscConfig+0x176>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d001      	beq.n	8001f42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e1ba      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f42:	4b3d      	ldr	r3, [pc, #244]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4939      	ldr	r1, [pc, #228]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f56:	e03a      	b.n	8001fce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d020      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f60:	4b36      	ldr	r3, [pc, #216]	; (800203c <HAL_RCC_OscConfig+0x270>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f66:	f7ff fc6d 	bl	8001844 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f6e:	f7ff fc69 	bl	8001844 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e19b      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f80:	4b2d      	ldr	r3, [pc, #180]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8c:	4b2a      	ldr	r3, [pc, #168]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	4927      	ldr	r1, [pc, #156]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	600b      	str	r3, [r1, #0]
 8001fa0:	e015      	b.n	8001fce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa2:	4b26      	ldr	r3, [pc, #152]	; (800203c <HAL_RCC_OscConfig+0x270>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa8:	f7ff fc4c 	bl	8001844 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb0:	f7ff fc48 	bl	8001844 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e17a      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc2:	4b1d      	ldr	r3, [pc, #116]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f0      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d03a      	beq.n	8002050 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d019      	beq.n	8002016 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe2:	4b17      	ldr	r3, [pc, #92]	; (8002040 <HAL_RCC_OscConfig+0x274>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe8:	f7ff fc2c 	bl	8001844 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ff0:	f7ff fc28 	bl	8001844 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e15a      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <HAL_RCC_OscConfig+0x26c>)
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800200e:	2001      	movs	r0, #1
 8002010:	f000 fa9a 	bl	8002548 <RCC_Delay>
 8002014:	e01c      	b.n	8002050 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002016:	4b0a      	ldr	r3, [pc, #40]	; (8002040 <HAL_RCC_OscConfig+0x274>)
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201c:	f7ff fc12 	bl	8001844 <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002022:	e00f      	b.n	8002044 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002024:	f7ff fc0e 	bl	8001844 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b02      	cmp	r3, #2
 8002030:	d908      	bls.n	8002044 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e140      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
 8002036:	bf00      	nop
 8002038:	40021000 	.word	0x40021000
 800203c:	42420000 	.word	0x42420000
 8002040:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002044:	4b9e      	ldr	r3, [pc, #632]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1e9      	bne.n	8002024 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 80a6 	beq.w	80021aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800205e:	2300      	movs	r3, #0
 8002060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002062:	4b97      	ldr	r3, [pc, #604]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d10d      	bne.n	800208a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206e:	4b94      	ldr	r3, [pc, #592]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	4a93      	ldr	r2, [pc, #588]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002078:	61d3      	str	r3, [r2, #28]
 800207a:	4b91      	ldr	r3, [pc, #580]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002086:	2301      	movs	r3, #1
 8002088:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208a:	4b8e      	ldr	r3, [pc, #568]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d118      	bne.n	80020c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002096:	4b8b      	ldr	r3, [pc, #556]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a8a      	ldr	r2, [pc, #552]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 800209c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020a2:	f7ff fbcf 	bl	8001844 <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020aa:	f7ff fbcb 	bl	8001844 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b64      	cmp	r3, #100	; 0x64
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e0fd      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020bc:	4b81      	ldr	r3, [pc, #516]	; (80022c4 <HAL_RCC_OscConfig+0x4f8>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d106      	bne.n	80020de <HAL_RCC_OscConfig+0x312>
 80020d0:	4b7b      	ldr	r3, [pc, #492]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	4a7a      	ldr	r2, [pc, #488]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	6213      	str	r3, [r2, #32]
 80020dc:	e02d      	b.n	800213a <HAL_RCC_OscConfig+0x36e>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10c      	bne.n	8002100 <HAL_RCC_OscConfig+0x334>
 80020e6:	4b76      	ldr	r3, [pc, #472]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	4a75      	ldr	r2, [pc, #468]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	f023 0301 	bic.w	r3, r3, #1
 80020f0:	6213      	str	r3, [r2, #32]
 80020f2:	4b73      	ldr	r3, [pc, #460]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	4a72      	ldr	r2, [pc, #456]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	f023 0304 	bic.w	r3, r3, #4
 80020fc:	6213      	str	r3, [r2, #32]
 80020fe:	e01c      	b.n	800213a <HAL_RCC_OscConfig+0x36e>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	2b05      	cmp	r3, #5
 8002106:	d10c      	bne.n	8002122 <HAL_RCC_OscConfig+0x356>
 8002108:	4b6d      	ldr	r3, [pc, #436]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	4a6c      	ldr	r2, [pc, #432]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800210e:	f043 0304 	orr.w	r3, r3, #4
 8002112:	6213      	str	r3, [r2, #32]
 8002114:	4b6a      	ldr	r3, [pc, #424]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	4a69      	ldr	r2, [pc, #420]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	6213      	str	r3, [r2, #32]
 8002120:	e00b      	b.n	800213a <HAL_RCC_OscConfig+0x36e>
 8002122:	4b67      	ldr	r3, [pc, #412]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	4a66      	ldr	r2, [pc, #408]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	6213      	str	r3, [r2, #32]
 800212e:	4b64      	ldr	r3, [pc, #400]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	4a63      	ldr	r2, [pc, #396]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002134:	f023 0304 	bic.w	r3, r3, #4
 8002138:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d015      	beq.n	800216e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002142:	f7ff fb7f 	bl	8001844 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002148:	e00a      	b.n	8002160 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214a:	f7ff fb7b 	bl	8001844 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	f241 3288 	movw	r2, #5000	; 0x1388
 8002158:	4293      	cmp	r3, r2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e0ab      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002160:	4b57      	ldr	r3, [pc, #348]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0ee      	beq.n	800214a <HAL_RCC_OscConfig+0x37e>
 800216c:	e014      	b.n	8002198 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800216e:	f7ff fb69 	bl	8001844 <HAL_GetTick>
 8002172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002174:	e00a      	b.n	800218c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002176:	f7ff fb65 	bl	8001844 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	f241 3288 	movw	r2, #5000	; 0x1388
 8002184:	4293      	cmp	r3, r2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e095      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218c:	4b4c      	ldr	r3, [pc, #304]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1ee      	bne.n	8002176 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002198:	7dfb      	ldrb	r3, [r7, #23]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d105      	bne.n	80021aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800219e:	4b48      	ldr	r3, [pc, #288]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	4a47      	ldr	r2, [pc, #284]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 8081 	beq.w	80022b6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b4:	4b42      	ldr	r3, [pc, #264]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 030c 	and.w	r3, r3, #12
 80021bc:	2b08      	cmp	r3, #8
 80021be:	d061      	beq.n	8002284 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	69db      	ldr	r3, [r3, #28]
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d146      	bne.n	8002256 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c8:	4b3f      	ldr	r3, [pc, #252]	; (80022c8 <HAL_RCC_OscConfig+0x4fc>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ce:	f7ff fb39 	bl	8001844 <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d6:	f7ff fb35 	bl	8001844 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e067      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e8:	4b35      	ldr	r3, [pc, #212]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f0      	bne.n	80021d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fc:	d108      	bne.n	8002210 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021fe:	4b30      	ldr	r3, [pc, #192]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	492d      	ldr	r1, [pc, #180]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800220c:	4313      	orrs	r3, r2
 800220e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002210:	4b2b      	ldr	r3, [pc, #172]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a19      	ldr	r1, [r3, #32]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	430b      	orrs	r3, r1
 8002222:	4927      	ldr	r1, [pc, #156]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002224:	4313      	orrs	r3, r2
 8002226:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002228:	4b27      	ldr	r3, [pc, #156]	; (80022c8 <HAL_RCC_OscConfig+0x4fc>)
 800222a:	2201      	movs	r2, #1
 800222c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222e:	f7ff fb09 	bl	8001844 <HAL_GetTick>
 8002232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002236:	f7ff fb05 	bl	8001844 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e037      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002248:	4b1d      	ldr	r3, [pc, #116]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f0      	beq.n	8002236 <HAL_RCC_OscConfig+0x46a>
 8002254:	e02f      	b.n	80022b6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002256:	4b1c      	ldr	r3, [pc, #112]	; (80022c8 <HAL_RCC_OscConfig+0x4fc>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225c:	f7ff faf2 	bl	8001844 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002264:	f7ff faee 	bl	8001844 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e020      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002276:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f0      	bne.n	8002264 <HAL_RCC_OscConfig+0x498>
 8002282:	e018      	b.n	80022b6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e013      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002290:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_RCC_OscConfig+0x4f4>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d106      	bne.n	80022b2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d001      	beq.n	80022b6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40007000 	.word	0x40007000
 80022c8:	42420060 	.word	0x42420060

080022cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0d0      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022e0:	4b6a      	ldr	r3, [pc, #424]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d910      	bls.n	8002310 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ee:	4b67      	ldr	r3, [pc, #412]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f023 0207 	bic.w	r2, r3, #7
 80022f6:	4965      	ldr	r1, [pc, #404]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fe:	4b63      	ldr	r3, [pc, #396]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d001      	beq.n	8002310 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e0b8      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d020      	beq.n	800235e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002328:	4b59      	ldr	r3, [pc, #356]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4a58      	ldr	r2, [pc, #352]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002332:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0308 	and.w	r3, r3, #8
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002340:	4b53      	ldr	r3, [pc, #332]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	4a52      	ldr	r2, [pc, #328]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800234a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800234c:	4b50      	ldr	r3, [pc, #320]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	494d      	ldr	r1, [pc, #308]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	4313      	orrs	r3, r2
 800235c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d040      	beq.n	80023ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d107      	bne.n	8002382 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002372:	4b47      	ldr	r3, [pc, #284]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d115      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e07f      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b02      	cmp	r3, #2
 8002388:	d107      	bne.n	800239a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800238a:	4b41      	ldr	r3, [pc, #260]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d109      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e073      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239a:	4b3d      	ldr	r3, [pc, #244]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e06b      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023aa:	4b39      	ldr	r3, [pc, #228]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f023 0203 	bic.w	r2, r3, #3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	4936      	ldr	r1, [pc, #216]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023bc:	f7ff fa42 	bl	8001844 <HAL_GetTick>
 80023c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c2:	e00a      	b.n	80023da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c4:	f7ff fa3e 	bl	8001844 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e053      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023da:	4b2d      	ldr	r3, [pc, #180]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 020c 	and.w	r2, r3, #12
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d1eb      	bne.n	80023c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023ec:	4b27      	ldr	r3, [pc, #156]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0307 	and.w	r3, r3, #7
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d210      	bcs.n	800241c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fa:	4b24      	ldr	r3, [pc, #144]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 0207 	bic.w	r2, r3, #7
 8002402:	4922      	ldr	r1, [pc, #136]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	4313      	orrs	r3, r2
 8002408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800240a:	4b20      	ldr	r3, [pc, #128]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	429a      	cmp	r2, r3
 8002416:	d001      	beq.n	800241c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e032      	b.n	8002482 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b00      	cmp	r3, #0
 8002426:	d008      	beq.n	800243a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002428:	4b19      	ldr	r3, [pc, #100]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	4916      	ldr	r1, [pc, #88]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002436:	4313      	orrs	r3, r2
 8002438:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d009      	beq.n	800245a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002446:	4b12      	ldr	r3, [pc, #72]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	490e      	ldr	r1, [pc, #56]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800245a:	f000 f821 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 800245e:	4602      	mov	r2, r0
 8002460:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	091b      	lsrs	r3, r3, #4
 8002466:	f003 030f 	and.w	r3, r3, #15
 800246a:	490a      	ldr	r1, [pc, #40]	; (8002494 <HAL_RCC_ClockConfig+0x1c8>)
 800246c:	5ccb      	ldrb	r3, [r1, r3]
 800246e:	fa22 f303 	lsr.w	r3, r2, r3
 8002472:	4a09      	ldr	r2, [pc, #36]	; (8002498 <HAL_RCC_ClockConfig+0x1cc>)
 8002474:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_ClockConfig+0x1d0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff f9a0 	bl	80017c0 <HAL_InitTick>

  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	40022000 	.word	0x40022000
 8002490:	40021000 	.word	0x40021000
 8002494:	08002dd4 	.word	0x08002dd4
 8002498:	2000000c 	.word	0x2000000c
 800249c:	20000010 	.word	0x20000010

080024a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	2300      	movs	r3, #0
 80024ac:	60bb      	str	r3, [r7, #8]
 80024ae:	2300      	movs	r3, #0
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	2300      	movs	r3, #0
 80024b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024ba:	4b1e      	ldr	r3, [pc, #120]	; (8002534 <HAL_RCC_GetSysClockFreq+0x94>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 030c 	and.w	r3, r3, #12
 80024c6:	2b04      	cmp	r3, #4
 80024c8:	d002      	beq.n	80024d0 <HAL_RCC_GetSysClockFreq+0x30>
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d003      	beq.n	80024d6 <HAL_RCC_GetSysClockFreq+0x36>
 80024ce:	e027      	b.n	8002520 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024d0:	4b19      	ldr	r3, [pc, #100]	; (8002538 <HAL_RCC_GetSysClockFreq+0x98>)
 80024d2:	613b      	str	r3, [r7, #16]
      break;
 80024d4:	e027      	b.n	8002526 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	0c9b      	lsrs	r3, r3, #18
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	4a17      	ldr	r2, [pc, #92]	; (800253c <HAL_RCC_GetSysClockFreq+0x9c>)
 80024e0:	5cd3      	ldrb	r3, [r2, r3]
 80024e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d010      	beq.n	8002510 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024ee:	4b11      	ldr	r3, [pc, #68]	; (8002534 <HAL_RCC_GetSysClockFreq+0x94>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	0c5b      	lsrs	r3, r3, #17
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	4a11      	ldr	r2, [pc, #68]	; (8002540 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024fa:	5cd3      	ldrb	r3, [r2, r3]
 80024fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a0d      	ldr	r2, [pc, #52]	; (8002538 <HAL_RCC_GetSysClockFreq+0x98>)
 8002502:	fb02 f203 	mul.w	r2, r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	fbb2 f3f3 	udiv	r3, r2, r3
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	e004      	b.n	800251a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a0c      	ldr	r2, [pc, #48]	; (8002544 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002514:	fb02 f303 	mul.w	r3, r2, r3
 8002518:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	613b      	str	r3, [r7, #16]
      break;
 800251e:	e002      	b.n	8002526 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002520:	4b05      	ldr	r3, [pc, #20]	; (8002538 <HAL_RCC_GetSysClockFreq+0x98>)
 8002522:	613b      	str	r3, [r7, #16]
      break;
 8002524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002526:	693b      	ldr	r3, [r7, #16]
}
 8002528:	4618      	mov	r0, r3
 800252a:	371c      	adds	r7, #28
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40021000 	.word	0x40021000
 8002538:	007a1200 	.word	0x007a1200
 800253c:	08002de4 	.word	0x08002de4
 8002540:	08002df4 	.word	0x08002df4
 8002544:	003d0900 	.word	0x003d0900

08002548 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002550:	4b0a      	ldr	r3, [pc, #40]	; (800257c <RCC_Delay+0x34>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0a      	ldr	r2, [pc, #40]	; (8002580 <RCC_Delay+0x38>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	0a5b      	lsrs	r3, r3, #9
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	fb02 f303 	mul.w	r3, r2, r3
 8002562:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002564:	bf00      	nop
  }
  while (Delay --);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	1e5a      	subs	r2, r3, #1
 800256a:	60fa      	str	r2, [r7, #12]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1f9      	bne.n	8002564 <RCC_Delay+0x1c>
}
 8002570:	bf00      	nop
 8002572:	bf00      	nop
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	2000000c 	.word	0x2000000c
 8002580:	10624dd3 	.word	0x10624dd3

08002584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e041      	b.n	800261a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d106      	bne.n	80025b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f7ff f870 	bl	8001690 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2202      	movs	r2, #2
 80025b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3304      	adds	r3, #4
 80025c0:	4619      	mov	r1, r3
 80025c2:	4610      	mov	r0, r2
 80025c4:	f000 fa76 	bl	8002ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b01      	cmp	r3, #1
 8002636:	d001      	beq.n	800263c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e035      	b.n	80026a8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a16      	ldr	r2, [pc, #88]	; (80026b4 <HAL_TIM_Base_Start_IT+0x90>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d009      	beq.n	8002672 <HAL_TIM_Base_Start_IT+0x4e>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002666:	d004      	beq.n	8002672 <HAL_TIM_Base_Start_IT+0x4e>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a12      	ldr	r2, [pc, #72]	; (80026b8 <HAL_TIM_Base_Start_IT+0x94>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d111      	bne.n	8002696 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2b06      	cmp	r3, #6
 8002682:	d010      	beq.n	80026a6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f042 0201 	orr.w	r2, r2, #1
 8002692:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002694:	e007      	b.n	80026a6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f042 0201 	orr.w	r2, r2, #1
 80026a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bc80      	pop	{r7}
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40012c00 	.word	0x40012c00
 80026b8:	40000400 	.word	0x40000400

080026bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d122      	bne.n	8002718 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d11b      	bne.n	8002718 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f06f 0202 	mvn.w	r2, #2
 80026e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	f003 0303 	and.w	r3, r3, #3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f9bd 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 8002704:	e005      	b.n	8002712 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f9b0 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f9bf 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b04      	cmp	r3, #4
 8002724:	d122      	bne.n	800276c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f003 0304 	and.w	r3, r3, #4
 8002730:	2b04      	cmp	r3, #4
 8002732:	d11b      	bne.n	800276c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f06f 0204 	mvn.w	r2, #4
 800273c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2202      	movs	r2, #2
 8002742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f993 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 8002758:	e005      	b.n	8002766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 f986 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f000 f995 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b08      	cmp	r3, #8
 8002778:	d122      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f003 0308 	and.w	r3, r3, #8
 8002784:	2b08      	cmp	r3, #8
 8002786:	d11b      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0208 	mvn.w	r2, #8
 8002790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2204      	movs	r2, #4
 8002796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f969 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 80027ac:	e005      	b.n	80027ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f95c 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f96b 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f003 0310 	and.w	r3, r3, #16
 80027ca:	2b10      	cmp	r3, #16
 80027cc:	d122      	bne.n	8002814 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b10      	cmp	r3, #16
 80027da:	d11b      	bne.n	8002814 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0210 	mvn.w	r2, #16
 80027e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2208      	movs	r2, #8
 80027ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f93f 	bl	8002a7e <HAL_TIM_IC_CaptureCallback>
 8002800:	e005      	b.n	800280e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f932 	bl	8002a6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f941 	bl	8002a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b01      	cmp	r3, #1
 8002820:	d10e      	bne.n	8002840 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b01      	cmp	r3, #1
 800282e:	d107      	bne.n	8002840 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0201 	mvn.w	r2, #1
 8002838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f90d 	bl	8002a5a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800284a:	2b80      	cmp	r3, #128	; 0x80
 800284c:	d10e      	bne.n	800286c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002858:	2b80      	cmp	r3, #128	; 0x80
 800285a:	d107      	bne.n	800286c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 fa73 	bl	8002d52 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002876:	2b40      	cmp	r3, #64	; 0x40
 8002878:	d10e      	bne.n	8002898 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002884:	2b40      	cmp	r3, #64	; 0x40
 8002886:	d107      	bne.n	8002898 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f905 	bl	8002aa2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	f003 0320 	and.w	r3, r3, #32
 80028a2:	2b20      	cmp	r3, #32
 80028a4:	d10e      	bne.n	80028c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	f003 0320 	and.w	r3, r3, #32
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	d107      	bne.n	80028c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f06f 0220 	mvn.w	r2, #32
 80028bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 fa3e 	bl	8002d40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d101      	bne.n	80028e8 <HAL_TIM_ConfigClockSource+0x1c>
 80028e4:	2302      	movs	r3, #2
 80028e6:	e0b4      	b.n	8002a52 <HAL_TIM_ConfigClockSource+0x186>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2202      	movs	r2, #2
 80028f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002906:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800290e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002920:	d03e      	beq.n	80029a0 <HAL_TIM_ConfigClockSource+0xd4>
 8002922:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002926:	f200 8087 	bhi.w	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 800292a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800292e:	f000 8086 	beq.w	8002a3e <HAL_TIM_ConfigClockSource+0x172>
 8002932:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002936:	d87f      	bhi.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 8002938:	2b70      	cmp	r3, #112	; 0x70
 800293a:	d01a      	beq.n	8002972 <HAL_TIM_ConfigClockSource+0xa6>
 800293c:	2b70      	cmp	r3, #112	; 0x70
 800293e:	d87b      	bhi.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 8002940:	2b60      	cmp	r3, #96	; 0x60
 8002942:	d050      	beq.n	80029e6 <HAL_TIM_ConfigClockSource+0x11a>
 8002944:	2b60      	cmp	r3, #96	; 0x60
 8002946:	d877      	bhi.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 8002948:	2b50      	cmp	r3, #80	; 0x50
 800294a:	d03c      	beq.n	80029c6 <HAL_TIM_ConfigClockSource+0xfa>
 800294c:	2b50      	cmp	r3, #80	; 0x50
 800294e:	d873      	bhi.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 8002950:	2b40      	cmp	r3, #64	; 0x40
 8002952:	d058      	beq.n	8002a06 <HAL_TIM_ConfigClockSource+0x13a>
 8002954:	2b40      	cmp	r3, #64	; 0x40
 8002956:	d86f      	bhi.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 8002958:	2b30      	cmp	r3, #48	; 0x30
 800295a:	d064      	beq.n	8002a26 <HAL_TIM_ConfigClockSource+0x15a>
 800295c:	2b30      	cmp	r3, #48	; 0x30
 800295e:	d86b      	bhi.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 8002960:	2b20      	cmp	r3, #32
 8002962:	d060      	beq.n	8002a26 <HAL_TIM_ConfigClockSource+0x15a>
 8002964:	2b20      	cmp	r3, #32
 8002966:	d867      	bhi.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
 8002968:	2b00      	cmp	r3, #0
 800296a:	d05c      	beq.n	8002a26 <HAL_TIM_ConfigClockSource+0x15a>
 800296c:	2b10      	cmp	r3, #16
 800296e:	d05a      	beq.n	8002a26 <HAL_TIM_ConfigClockSource+0x15a>
 8002970:	e062      	b.n	8002a38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6818      	ldr	r0, [r3, #0]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	6899      	ldr	r1, [r3, #8]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	f000 f966 	bl	8002c52 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002994:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	609a      	str	r2, [r3, #8]
      break;
 800299e:	e04f      	b.n	8002a40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6818      	ldr	r0, [r3, #0]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	6899      	ldr	r1, [r3, #8]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f000 f94f 	bl	8002c52 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029c2:	609a      	str	r2, [r3, #8]
      break;
 80029c4:	e03c      	b.n	8002a40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6818      	ldr	r0, [r3, #0]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	6859      	ldr	r1, [r3, #4]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	461a      	mov	r2, r3
 80029d4:	f000 f8c6 	bl	8002b64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2150      	movs	r1, #80	; 0x50
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 f91d 	bl	8002c1e <TIM_ITRx_SetConfig>
      break;
 80029e4:	e02c      	b.n	8002a40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6818      	ldr	r0, [r3, #0]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	6859      	ldr	r1, [r3, #4]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	461a      	mov	r2, r3
 80029f4:	f000 f8e4 	bl	8002bc0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2160      	movs	r1, #96	; 0x60
 80029fe:	4618      	mov	r0, r3
 8002a00:	f000 f90d 	bl	8002c1e <TIM_ITRx_SetConfig>
      break;
 8002a04:	e01c      	b.n	8002a40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6818      	ldr	r0, [r3, #0]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	6859      	ldr	r1, [r3, #4]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	461a      	mov	r2, r3
 8002a14:	f000 f8a6 	bl	8002b64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2140      	movs	r1, #64	; 0x40
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 f8fd 	bl	8002c1e <TIM_ITRx_SetConfig>
      break;
 8002a24:	e00c      	b.n	8002a40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4610      	mov	r0, r2
 8002a32:	f000 f8f4 	bl	8002c1e <TIM_ITRx_SetConfig>
      break;
 8002a36:	e003      	b.n	8002a40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a3c:	e000      	b.n	8002a40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002a62:	bf00      	nop
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr

08002a7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr

08002a90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr

08002aa2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr

08002ab4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a25      	ldr	r2, [pc, #148]	; (8002b5c <TIM_Base_SetConfig+0xa8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d007      	beq.n	8002adc <TIM_Base_SetConfig+0x28>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad2:	d003      	beq.n	8002adc <TIM_Base_SetConfig+0x28>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a22      	ldr	r2, [pc, #136]	; (8002b60 <TIM_Base_SetConfig+0xac>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d108      	bne.n	8002aee <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ae2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a1a      	ldr	r2, [pc, #104]	; (8002b5c <TIM_Base_SetConfig+0xa8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d007      	beq.n	8002b06 <TIM_Base_SetConfig+0x52>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002afc:	d003      	beq.n	8002b06 <TIM_Base_SetConfig+0x52>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a17      	ldr	r2, [pc, #92]	; (8002b60 <TIM_Base_SetConfig+0xac>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d108      	bne.n	8002b18 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a07      	ldr	r2, [pc, #28]	; (8002b5c <TIM_Base_SetConfig+0xa8>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d103      	bne.n	8002b4c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	691a      	ldr	r2, [r3, #16]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	615a      	str	r2, [r3, #20]
}
 8002b52:	bf00      	nop
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	40012c00 	.word	0x40012c00
 8002b60:	40000400 	.word	0x40000400

08002b64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b087      	sub	sp, #28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	f023 0201 	bic.w	r2, r3, #1
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f023 030a 	bic.w	r3, r3, #10
 8002ba0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	621a      	str	r2, [r3, #32]
}
 8002bb6:	bf00      	nop
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a1b      	ldr	r3, [r3, #32]
 8002bd6:	f023 0210 	bic.w	r2, r3, #16
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	031b      	lsls	r3, r3, #12
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	697a      	ldr	r2, [r7, #20]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	621a      	str	r2, [r3, #32]
}
 8002c14:	bf00      	nop
 8002c16:	371c      	adds	r7, #28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bc80      	pop	{r7}
 8002c1c:	4770      	bx	lr

08002c1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b085      	sub	sp, #20
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	f043 0307 	orr.w	r3, r3, #7
 8002c40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	609a      	str	r2, [r3, #8]
}
 8002c48:	bf00      	nop
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr

08002c52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b087      	sub	sp, #28
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	60f8      	str	r0, [r7, #12]
 8002c5a:	60b9      	str	r1, [r7, #8]
 8002c5c:	607a      	str	r2, [r7, #4]
 8002c5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c6c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	021a      	lsls	r2, r3, #8
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	431a      	orrs	r2, r3
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	609a      	str	r2, [r3, #8]
}
 8002c86:	bf00      	nop
 8002c88:	371c      	adds	r7, #28
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e041      	b.n	8002d2c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a14      	ldr	r2, [pc, #80]	; (8002d38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d009      	beq.n	8002d00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf4:	d004      	beq.n	8002d00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a10      	ldr	r2, [pc, #64]	; (8002d3c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d10c      	bne.n	8002d1a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	40012c00 	.word	0x40012c00
 8002d3c:	40000400 	.word	0x40000400

08002d40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr

08002d52 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <__libc_init_array>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	2600      	movs	r6, #0
 8002d68:	4d0c      	ldr	r5, [pc, #48]	; (8002d9c <__libc_init_array+0x38>)
 8002d6a:	4c0d      	ldr	r4, [pc, #52]	; (8002da0 <__libc_init_array+0x3c>)
 8002d6c:	1b64      	subs	r4, r4, r5
 8002d6e:	10a4      	asrs	r4, r4, #2
 8002d70:	42a6      	cmp	r6, r4
 8002d72:	d109      	bne.n	8002d88 <__libc_init_array+0x24>
 8002d74:	f000 f822 	bl	8002dbc <_init>
 8002d78:	2600      	movs	r6, #0
 8002d7a:	4d0a      	ldr	r5, [pc, #40]	; (8002da4 <__libc_init_array+0x40>)
 8002d7c:	4c0a      	ldr	r4, [pc, #40]	; (8002da8 <__libc_init_array+0x44>)
 8002d7e:	1b64      	subs	r4, r4, r5
 8002d80:	10a4      	asrs	r4, r4, #2
 8002d82:	42a6      	cmp	r6, r4
 8002d84:	d105      	bne.n	8002d92 <__libc_init_array+0x2e>
 8002d86:	bd70      	pop	{r4, r5, r6, pc}
 8002d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8c:	4798      	blx	r3
 8002d8e:	3601      	adds	r6, #1
 8002d90:	e7ee      	b.n	8002d70 <__libc_init_array+0xc>
 8002d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d96:	4798      	blx	r3
 8002d98:	3601      	adds	r6, #1
 8002d9a:	e7f2      	b.n	8002d82 <__libc_init_array+0x1e>
 8002d9c:	08002df8 	.word	0x08002df8
 8002da0:	08002df8 	.word	0x08002df8
 8002da4:	08002df8 	.word	0x08002df8
 8002da8:	08002dfc 	.word	0x08002dfc

08002dac <memset>:
 8002dac:	4603      	mov	r3, r0
 8002dae:	4402      	add	r2, r0
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d100      	bne.n	8002db6 <memset+0xa>
 8002db4:	4770      	bx	lr
 8002db6:	f803 1b01 	strb.w	r1, [r3], #1
 8002dba:	e7f9      	b.n	8002db0 <memset+0x4>

08002dbc <_init>:
 8002dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbe:	bf00      	nop
 8002dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc2:	bc08      	pop	{r3}
 8002dc4:	469e      	mov	lr, r3
 8002dc6:	4770      	bx	lr

08002dc8 <_fini>:
 8002dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dca:	bf00      	nop
 8002dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dce:	bc08      	pop	{r3}
 8002dd0:	469e      	mov	lr, r3
 8002dd2:	4770      	bx	lr
