// Seed: 2198565256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  id_7(
      .id_0(1), .id_1(1)
  );
  wire id_8;
  assign id_3.id_3 = 1 + 1;
endmodule
module module_1 (
    input  logic id_0,
    output wor   id_1,
    input  uwire id_2
    , id_4
);
  always_comb @(1 or posedge 1) begin : LABEL_0
    id_4 <= id_4;
    id_4 <= id_0;
  end
  wire id_5;
  assign id_1 = 1 == 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
