INFO-FLOW: Workspace E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1 opened at Wed Jun 10 21:14:52 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 0.555 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.167 sec.
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.232 sec.
Command         ap_source done; 0.232 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.336 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.084 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.166 sec.
Execute   set_part xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.159 sec.
Command       ap_source done; 0.159 sec.
Execute       ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.227 sec.
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.36 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'DigitRecognizer/minibatch.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling DigitRecognizer/minibatch.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted DigitRecognizer/minibatch.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "DigitRecognizer/minibatch.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E DigitRecognizer/minibatch.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp
Command       clang done; 1.891 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp"  -o "E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/useless.bc
Command       clang done; 1.619 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp std=gnu++98 -directive=E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.251 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp std=gnu++98 -directive=E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.235 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/xilinx-dataflow-lawyer.minibatch.pp.0.cpp.diag.yml E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/xilinx-dataflow-lawyer.minibatch.pp.0.cpp.out.log 2> E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/xilinx-dataflow-lawyer.minibatch.pp.0.cpp.err.log 
Command       ap_eval done; 0.229 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/tidy-3.1.minibatch.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/tidy-3.1.minibatch.pp.0.cpp.out.log 2> E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/tidy-3.1.minibatch.pp.0.cpp.err.log 
Command         ap_eval done; 0.316 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/xilinx-legacy-rewriter.minibatch.pp.0.cpp.out.log 2> E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/xilinx-legacy-rewriter.minibatch.pp.0.cpp.err.log 
Command         ap_eval done; 0.191 sec.
Command       tidy_31 done; 0.562 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.244 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.bc
Command       clang done; 1.526 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/minibatch.g.bc -hls-opt -except-internalize forward -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.27 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 152.445 ; gain = 63.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 152.445 ; gain = 63.090
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.pp.bc -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.745 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top forward -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g.0.bc -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.128 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 152.445 ; gain = 63.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g.1.bc -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'sigmoid' into 'forward' (DigitRecognizer/minibatch.cpp:76) automatically.
Command         transform done; 0.139 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Vivado/DigitRecognizer/DigitRecognizer/DigitRecognizer/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-11] DigitRecognizer/minibatch.cpp:63: Argument 'batchData' of function 'forward' (DigitRecognizer/minibatch.cpp:63) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] DigitRecognizer/minibatch.cpp:74: unsupported memory access on variable 'batchData' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 1.114 sec.
Command     elaborate done; error code: 2; 9.611 sec.
Command   csynth_design done; error code: 2; 9.621 sec.
Command ap_source done; error code: 1; 11.164 sec.
Execute cleanup_all 
