   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_cfft_radix4_init_f32.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_cfft_radix4_init_f32,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_cfft_radix4_init_f32
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_cfft_radix4_init_f32:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c"
   1:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Title:        arm_cfft_radix4_init_f32.c
   4:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Description:  Radix-4 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   6:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   9:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** /*
  12:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  14:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  16:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  20:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  22:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  28:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  29:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "CMSIS_DSP/arm_common_tables.h"
  31:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  32:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  33:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * @ingroup groupTransforms
  34:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  35:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  36:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  37:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * @addtogroup ComplexFFT
  38:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * @{
  39:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  40:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  41:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  42:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @brief  Initialization function for the floating-point CFFT/CIFFT.
  43:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @deprecated Do not use this function.  It has been superceded by \ref arm_cfft_f32 and will be re
  44:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * in the future.
  45:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in,out] *S             points to an instance of the floating-point CFFT/CIFFT structure.
  46:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in]     fftLen         length of the FFT.
  47:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in]     ifftFlag       flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) tran
  48:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @param[in]     bitReverseFlag flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0)
  49:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_
  50:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** *
  51:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par Description:
  52:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  53:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
  54:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  55:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  56:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit rever
  57:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order
  58:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  59:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * The parameter <code>fftLen</code>	Specifies length of CFFT/CIFFT process. Supported FFT Lengths a
  60:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * \par
  61:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** * This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
  62:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** */
  63:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  64:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** arm_status arm_cfft_radix4_init_f32(
  65:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_cfft_radix4_instance_f32 * S,
  66:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint16_t fftLen,
  67:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t ifftFlag,
  68:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t bitReverseFlag)
  69:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** {
  28              	 .loc 1 69 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 80B4     	 push {r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 4
  36              	 .cfi_offset 7,-4
  37 0002 85B0     	 sub sp,sp,#20
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 24
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 7860     	 str r0,[r7,#4]
  44 0008 0846     	 mov r0,r1
  45 000a 1146     	 mov r1,r2
  46 000c 1A46     	 mov r2,r3
  47 000e 0346     	 mov r3,r0
  48 0010 7B80     	 strh r3,[r7,#2]
  49 0012 0B46     	 mov r3,r1
  50 0014 7B70     	 strb r3,[r7,#1]
  51 0016 1346     	 mov r3,r2
  52 0018 3B70     	 strb r3,[r7]
  70:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the default arm status */
  71:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_status status = ARM_MATH_SUCCESS;
  53              	 .loc 1 71 0
  54 001a 0023     	 movs r3,#0
  55 001c FB73     	 strb r3,[r7,#15]
  72:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  73:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the FFT length */
  74:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->fftLen = fftLen;
  56              	 .loc 1 74 0
  57 001e 7B68     	 ldr r3,[r7,#4]
  58 0020 7A88     	 ldrh r2,[r7,#2]
  59 0022 1A80     	 strh r2,[r3]
  75:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  76:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  77:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
  60              	 .loc 1 77 0
  61 0024 7B68     	 ldr r3,[r7,#4]
  62 0026 374A     	 ldr r2,.L11
  63 0028 5A60     	 str r2,[r3,#4]
  78:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  79:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  80:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->ifftFlag = ifftFlag;
  64              	 .loc 1 80 0
  65 002a 7B68     	 ldr r3,[r7,#4]
  66 002c 7A78     	 ldrb r2,[r7,#1]
  67 002e 9A70     	 strb r2,[r3,#2]
  81:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  82:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  83:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
  68              	 .loc 1 83 0
  69 0030 7B68     	 ldr r3,[r7,#4]
  70 0032 3A78     	 ldrb r2,[r7]
  71 0034 DA70     	 strb r2,[r3,#3]
  84:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  85:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  86:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   switch (S->fftLen)
  72              	 .loc 1 86 0
  73 0036 7B68     	 ldr r3,[r7,#4]
  74 0038 1B88     	 ldrh r3,[r3]
  75 003a B3F5807F 	 cmp r3,#256
  76 003e 29D0     	 beq .L3
  77 0040 B3F5807F 	 cmp r3,#256
  78 0044 04DC     	 bgt .L4
  79 0046 102B     	 cmp r3,#16
  80 0048 40D0     	 beq .L5
  81 004a 402B     	 cmp r3,#64
  82 004c 30D0     	 beq .L6
  83 004e 4DE0     	 b .L2
  84              	.L4:
  85 0050 B3F5806F 	 cmp r3,#1024
  86 0054 10D0     	 beq .L7
  87 0056 B3F5805F 	 cmp r3,#4096
  88 005a 47D1     	 bne .L2
  87:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
  88:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  89:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 4096u:
  90:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
  91:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  92:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
  93:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 1u;
  89              	 .loc 1 93 0
  90 005c 7B68     	 ldr r3,[r7,#4]
  91 005e 0122     	 movs r2,#1
  92 0060 9A81     	 strh r2,[r3,#12]
  94:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  95:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 1u;
  93              	 .loc 1 95 0
  94 0062 7B68     	 ldr r3,[r7,#4]
  95 0064 0122     	 movs r2,#1
  96 0066 DA81     	 strh r2,[r3,#14]
  96:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
  97:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
  97              	 .loc 1 97 0
  98 0068 7B68     	 ldr r3,[r7,#4]
  99 006a 274A     	 ldr r2,.L11+4
 100 006c 9A60     	 str r2,[r3,#8]
  98:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
  99:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.000244140625;
 101              	 .loc 1 99 0
 102 006e 7B68     	 ldr r3,[r7,#4]
 103 0070 4FF06652 	 mov r2,#964689920
 104 0074 1A61     	 str r2,[r3,#16]
 100:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 105              	 .loc 1 100 0
 106 0076 3CE0     	 b .L9
 107              	.L7:
 101:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 102:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 1024u:
 103:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 104:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 105:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 106:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 4u;
 108              	 .loc 1 106 0
 109 0078 7B68     	 ldr r3,[r7,#4]
 110 007a 0422     	 movs r2,#4
 111 007c 9A81     	 strh r2,[r3,#12]
 107:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 108:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 4u;
 112              	 .loc 1 108 0
 113 007e 7B68     	 ldr r3,[r7,#4]
 114 0080 0422     	 movs r2,#4
 115 0082 DA81     	 strh r2,[r3,#14]
 109:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 110:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 116              	 .loc 1 110 0
 117 0084 7B68     	 ldr r3,[r7,#4]
 118 0086 214A     	 ldr r2,.L11+8
 119 0088 9A60     	 str r2,[r3,#8]
 111:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
 120              	 .loc 1 112 0
 121 008a 7B68     	 ldr r3,[r7,#4]
 122 008c 4FF06A52 	 mov r2,#981467136
 123 0090 1A61     	 str r2,[r3,#16]
 113:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 124              	 .loc 1 113 0
 125 0092 2EE0     	 b .L9
 126              	.L3:
 114:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 115:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 116:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 256u:
 117:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 118:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 16u;
 127              	 .loc 1 118 0
 128 0094 7B68     	 ldr r3,[r7,#4]
 129 0096 1022     	 movs r2,#16
 130 0098 9A81     	 strh r2,[r3,#12]
 119:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16u;
 131              	 .loc 1 119 0
 132 009a 7B68     	 ldr r3,[r7,#4]
 133 009c 1022     	 movs r2,#16
 134 009e DA81     	 strh r2,[r3,#14]
 120:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 135              	 .loc 1 120 0
 136 00a0 7B68     	 ldr r3,[r7,#4]
 137 00a2 1B4A     	 ldr r2,.L11+12
 138 00a4 9A60     	 str r2,[r3,#8]
 121:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 139              	 .loc 1 121 0
 140 00a6 7B68     	 ldr r3,[r7,#4]
 141 00a8 4FF06E52 	 mov r2,#998244352
 142 00ac 1A61     	 str r2,[r3,#16]
 122:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 143              	 .loc 1 122 0
 144 00ae 20E0     	 b .L9
 145              	.L6:
 123:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 124:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 64u:
 125:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 126:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 64u;
 146              	 .loc 1 126 0
 147 00b0 7B68     	 ldr r3,[r7,#4]
 148 00b2 4022     	 movs r2,#64
 149 00b4 9A81     	 strh r2,[r3,#12]
 127:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64u;
 150              	 .loc 1 127 0
 151 00b6 7B68     	 ldr r3,[r7,#4]
 152 00b8 4022     	 movs r2,#64
 153 00ba DA81     	 strh r2,[r3,#14]
 128:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 154              	 .loc 1 128 0
 155 00bc 7B68     	 ldr r3,[r7,#4]
 156 00be 154A     	 ldr r2,.L11+16
 157 00c0 9A60     	 str r2,[r3,#8]
 129:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 158              	 .loc 1 129 0
 159 00c2 7B68     	 ldr r3,[r7,#4]
 160 00c4 4FF07252 	 mov r2,#1015021568
 161 00c8 1A61     	 str r2,[r3,#16]
 130:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 162              	 .loc 1 130 0
 163 00ca 12E0     	 b .L9
 164              	.L5:
 131:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 132:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 16u:
 133:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 134:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 256u;
 165              	 .loc 1 134 0
 166 00cc 7B68     	 ldr r3,[r7,#4]
 167 00ce 4FF48072 	 mov r2,#256
 168 00d2 9A81     	 strh r2,[r3,#12]
 135:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256u;
 169              	 .loc 1 135 0
 170 00d4 7B68     	 ldr r3,[r7,#4]
 171 00d6 4FF48072 	 mov r2,#256
 172 00da DA81     	 strh r2,[r3,#14]
 136:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 173              	 .loc 1 136 0
 174 00dc 7B68     	 ldr r3,[r7,#4]
 175 00de 0E4A     	 ldr r2,.L11+20
 176 00e0 9A60     	 str r2,[r3,#8]
 137:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 177              	 .loc 1 137 0
 178 00e2 7B68     	 ldr r3,[r7,#4]
 179 00e4 4FF07652 	 mov r2,#1031798784
 180 00e8 1A61     	 str r2,[r3,#16]
 138:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 181              	 .loc 1 138 0
 182 00ea 02E0     	 b .L9
 183              	.L2:
 139:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 140:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 141:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   default:
 142:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 143:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 184              	 .loc 1 143 0
 185 00ec FF23     	 movs r3,#255
 186 00ee FB73     	 strb r3,[r7,#15]
 144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 187              	 .loc 1 144 0
 188 00f0 00BF     	 nop
 189              	.L9:
 145:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   }
 146:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 147:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c ****   return (status);
 190              	 .loc 1 147 0
 191 00f2 FB7B     	 ldrb r3,[r7,#15]
 192 00f4 5BB2     	 sxtb r3,r3
 148:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
 193              	 .loc 1 148 0
 194 00f6 1846     	 mov r0,r3
 195 00f8 1437     	 adds r7,r7,#20
 196              	.LCFI3:
 197              	 .cfi_def_cfa_offset 4
 198 00fa BD46     	 mov sp,r7
 199              	.LCFI4:
 200              	 .cfi_def_cfa_register 13
 201              	 
 202 00fc 5DF8047B 	 ldr r7,[sp],#4
 203              	.LCFI5:
 204              	 .cfi_restore 7
 205              	 .cfi_def_cfa_offset 0
 206 0100 7047     	 bx lr
 207              	.L12:
 208 0102 00BF     	 .align 2
 209              	.L11:
 210 0104 00000000 	 .word twiddleCoef_4096
 211 0108 00000000 	 .word armBitRevTable
 212 010c 06000000 	 .word armBitRevTable+6
 213 0110 1E000000 	 .word armBitRevTable+30
 214 0114 7E000000 	 .word armBitRevTable+126
 215 0118 FE010000 	 .word armBitRevTable+510
 216              	 .cfi_endproc
 217              	.LFE135:
 219              	 .text
 220              	.Letext0:
 221              	 .file 2 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 222              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 223              	 .file 4 "F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Dave/Generated/CMSIS_DSP/arm_math.h"
 224              	 .file 5 "F:/Projects/20190909 - 3phase_inverter/3phase_inverter/4. Software_WS/OL_VSC_vitor/Dave/Generated/CMSIS_DSP/arm_common_tables.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix4_init_f32.c
    {standard input}:20     .text.arm_cfft_radix4_init_f32:00000000 $t
    {standard input}:25     .text.arm_cfft_radix4_init_f32:00000000 arm_cfft_radix4_init_f32
    {standard input}:210    .text.arm_cfft_radix4_init_f32:00000104 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
twiddleCoef_4096
armBitRevTable
