{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718174154657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718174154658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 12:05:54 2024 " "Processing started: Wed Jun 12 12:05:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718174154658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718174154658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SD_1 -c SD_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SD_1 -c SD_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718174154658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718174154859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718174154859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160810 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718174160810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160811 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718174160811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_1.vhd 7 3 " "Found 7 design units, including 3 entities, in source file sd_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flipflops " "Found design unit 1: Flipflops" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dff_set-behav " "Found design unit 2: dff_set-behav" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dff_reset-behav " "Found design unit 3: dff_reset-behav" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SD_1-struct " "Found design unit 4: SD_1-struct" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160812 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_set " "Found entity 1: dff_set" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160812 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_reset " "Found entity 2: dff_reset" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160812 ""} { "Info" "ISGN_ENTITY_NAME" "3 SD_1 " "Found entity 3: SD_1" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718174160812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718174160812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718174160829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_1 SD_1:dut_instance " "Elaborating entity \"SD_1\" for hierarchy \"SD_1:dut_instance\"" {  } { { "DUT.vhdl" "dut_instance" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718174160830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_reset SD_1:dut_instance\|dff_reset:FF1 " "Elaborating entity \"dff_reset\" for hierarchy \"SD_1:dut_instance\|dff_reset:FF1\"" {  } { { "SD_1.vhd" "FF1" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718174160841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_set SD_1:dut_instance\|dff_set:FF3 " "Elaborating entity \"dff_set\" for hierarchy \"SD_1:dut_instance\|dff_set:FF3\"" {  } { { "SD_1.vhd" "FF3" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718174160845 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SD_1.vhd" "" { Text "C:/Users/rudra/VHDL_Codes/PS8/SD110011/SD_1.vhd" 14 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718174160995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718174161001 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718174161001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718174161001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718174161001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718174161037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 12:06:01 2024 " "Processing ended: Wed Jun 12 12:06:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718174161037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718174161037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718174161037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718174161037 ""}
