vendor_name = ModelSim
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/MIPS.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/registradorGenerico.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/unidadeControle.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/ula_aula16.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/somadorGenerio.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/somaConstante.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/SinalGenerico.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/ROMMIPS.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/ROMcontent.mif
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/RAMMIPS.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/muxGenerico4x1_1.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/muxGenerico2x1.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/muxGenerico_bit_1.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/edgeDetector.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/componenteSomador.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/checa31.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/checa30a0.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/bancoReg.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/decoderOPCODE.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/decoderFUNCT.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/unidadeControleULA.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_intermediaria/db/mips.cbx.xml
design_name = mips
instance = comp, \func[0]~output\, func[0]~output, mips, 1
instance = comp, \func[1]~output\, func[1]~output, mips, 1
instance = comp, \func[2]~output\, func[2]~output, mips, 1
instance = comp, \func[3]~output\, func[3]~output, mips, 1
instance = comp, \func[4]~output\, func[4]~output, mips, 1
instance = comp, \func[5]~output\, func[5]~output, mips, 1
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, mips, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, mips, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, mips, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, mips, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, mips, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, mips, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, mips, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, mips, 1
instance = comp, \PC_OUT[8]~output\, PC_OUT[8]~output, mips, 1
instance = comp, \PC_OUT[9]~output\, PC_OUT[9]~output, mips, 1
instance = comp, \PC_OUT[10]~output\, PC_OUT[10]~output, mips, 1
instance = comp, \PC_OUT[11]~output\, PC_OUT[11]~output, mips, 1
instance = comp, \PC_OUT[12]~output\, PC_OUT[12]~output, mips, 1
instance = comp, \PC_OUT[13]~output\, PC_OUT[13]~output, mips, 1
instance = comp, \PC_OUT[14]~output\, PC_OUT[14]~output, mips, 1
instance = comp, \PC_OUT[15]~output\, PC_OUT[15]~output, mips, 1
instance = comp, \PC_OUT[16]~output\, PC_OUT[16]~output, mips, 1
instance = comp, \PC_OUT[17]~output\, PC_OUT[17]~output, mips, 1
instance = comp, \PC_OUT[18]~output\, PC_OUT[18]~output, mips, 1
instance = comp, \PC_OUT[19]~output\, PC_OUT[19]~output, mips, 1
instance = comp, \PC_OUT[20]~output\, PC_OUT[20]~output, mips, 1
instance = comp, \PC_OUT[21]~output\, PC_OUT[21]~output, mips, 1
instance = comp, \PC_OUT[22]~output\, PC_OUT[22]~output, mips, 1
instance = comp, \PC_OUT[23]~output\, PC_OUT[23]~output, mips, 1
instance = comp, \PC_OUT[24]~output\, PC_OUT[24]~output, mips, 1
instance = comp, \PC_OUT[25]~output\, PC_OUT[25]~output, mips, 1
instance = comp, \PC_OUT[26]~output\, PC_OUT[26]~output, mips, 1
instance = comp, \PC_OUT[27]~output\, PC_OUT[27]~output, mips, 1
instance = comp, \PC_OUT[28]~output\, PC_OUT[28]~output, mips, 1
instance = comp, \PC_OUT[29]~output\, PC_OUT[29]~output, mips, 1
instance = comp, \PC_OUT[30]~output\, PC_OUT[30]~output, mips, 1
instance = comp, \PC_OUT[31]~output\, PC_OUT[31]~output, mips, 1
instance = comp, \opc[0]~output\, opc[0]~output, mips, 1
instance = comp, \opc[1]~output\, opc[1]~output, mips, 1
instance = comp, \opc[2]~output\, opc[2]~output, mips, 1
instance = comp, \opc[3]~output\, opc[3]~output, mips, 1
instance = comp, \opc[4]~output\, opc[4]~output, mips, 1
instance = comp, \opc[5]~output\, opc[5]~output, mips, 1
instance = comp, \imedia[0]~output\, imedia[0]~output, mips, 1
instance = comp, \imedia[1]~output\, imedia[1]~output, mips, 1
instance = comp, \imedia[2]~output\, imedia[2]~output, mips, 1
instance = comp, \imedia[3]~output\, imedia[3]~output, mips, 1
instance = comp, \imedia[4]~output\, imedia[4]~output, mips, 1
instance = comp, \imedia[5]~output\, imedia[5]~output, mips, 1
instance = comp, \imedia[6]~output\, imedia[6]~output, mips, 1
instance = comp, \imedia[7]~output\, imedia[7]~output, mips, 1
instance = comp, \imedia[8]~output\, imedia[8]~output, mips, 1
instance = comp, \imedia[9]~output\, imedia[9]~output, mips, 1
instance = comp, \imedia[10]~output\, imedia[10]~output, mips, 1
instance = comp, \imedia[11]~output\, imedia[11]~output, mips, 1
instance = comp, \imedia[12]~output\, imedia[12]~output, mips, 1
instance = comp, \imedia[13]~output\, imedia[13]~output, mips, 1
instance = comp, \imedia[14]~output\, imedia[14]~output, mips, 1
instance = comp, \imedia[15]~output\, imedia[15]~output, mips, 1
instance = comp, \ula_saida[0]~output\, ula_saida[0]~output, mips, 1
instance = comp, \ula_saida[1]~output\, ula_saida[1]~output, mips, 1
instance = comp, \ula_saida[2]~output\, ula_saida[2]~output, mips, 1
instance = comp, \ula_saida[3]~output\, ula_saida[3]~output, mips, 1
instance = comp, \ula_saida[4]~output\, ula_saida[4]~output, mips, 1
instance = comp, \ula_saida[5]~output\, ula_saida[5]~output, mips, 1
instance = comp, \ula_saida[6]~output\, ula_saida[6]~output, mips, 1
instance = comp, \ula_saida[7]~output\, ula_saida[7]~output, mips, 1
instance = comp, \ula_saida[8]~output\, ula_saida[8]~output, mips, 1
instance = comp, \ula_saida[9]~output\, ula_saida[9]~output, mips, 1
instance = comp, \ula_saida[10]~output\, ula_saida[10]~output, mips, 1
instance = comp, \ula_saida[11]~output\, ula_saida[11]~output, mips, 1
instance = comp, \ula_saida[12]~output\, ula_saida[12]~output, mips, 1
instance = comp, \ula_saida[13]~output\, ula_saida[13]~output, mips, 1
instance = comp, \ula_saida[14]~output\, ula_saida[14]~output, mips, 1
instance = comp, \ula_saida[15]~output\, ula_saida[15]~output, mips, 1
instance = comp, \ula_saida[16]~output\, ula_saida[16]~output, mips, 1
instance = comp, \ula_saida[17]~output\, ula_saida[17]~output, mips, 1
instance = comp, \ula_saida[18]~output\, ula_saida[18]~output, mips, 1
instance = comp, \ula_saida[19]~output\, ula_saida[19]~output, mips, 1
instance = comp, \ula_saida[20]~output\, ula_saida[20]~output, mips, 1
instance = comp, \ula_saida[21]~output\, ula_saida[21]~output, mips, 1
instance = comp, \ula_saida[22]~output\, ula_saida[22]~output, mips, 1
instance = comp, \ula_saida[23]~output\, ula_saida[23]~output, mips, 1
instance = comp, \ula_saida[24]~output\, ula_saida[24]~output, mips, 1
instance = comp, \ula_saida[25]~output\, ula_saida[25]~output, mips, 1
instance = comp, \ula_saida[26]~output\, ula_saida[26]~output, mips, 1
instance = comp, \ula_saida[27]~output\, ula_saida[27]~output, mips, 1
instance = comp, \ula_saida[28]~output\, ula_saida[28]~output, mips, 1
instance = comp, \ula_saida[29]~output\, ula_saida[29]~output, mips, 1
instance = comp, \ula_saida[30]~output\, ula_saida[30]~output, mips, 1
instance = comp, \ula_saida[31]~output\, ula_saida[31]~output, mips, 1
instance = comp, \RS_OUT[0]~output\, RS_OUT[0]~output, mips, 1
instance = comp, \RS_OUT[1]~output\, RS_OUT[1]~output, mips, 1
instance = comp, \RS_OUT[2]~output\, RS_OUT[2]~output, mips, 1
instance = comp, \RS_OUT[3]~output\, RS_OUT[3]~output, mips, 1
instance = comp, \RS_OUT[4]~output\, RS_OUT[4]~output, mips, 1
instance = comp, \RS_OUT[5]~output\, RS_OUT[5]~output, mips, 1
instance = comp, \RS_OUT[6]~output\, RS_OUT[6]~output, mips, 1
instance = comp, \RS_OUT[7]~output\, RS_OUT[7]~output, mips, 1
instance = comp, \RS_OUT[8]~output\, RS_OUT[8]~output, mips, 1
instance = comp, \RS_OUT[9]~output\, RS_OUT[9]~output, mips, 1
instance = comp, \RS_OUT[10]~output\, RS_OUT[10]~output, mips, 1
instance = comp, \RS_OUT[11]~output\, RS_OUT[11]~output, mips, 1
instance = comp, \RS_OUT[12]~output\, RS_OUT[12]~output, mips, 1
instance = comp, \RS_OUT[13]~output\, RS_OUT[13]~output, mips, 1
instance = comp, \RS_OUT[14]~output\, RS_OUT[14]~output, mips, 1
instance = comp, \RS_OUT[15]~output\, RS_OUT[15]~output, mips, 1
instance = comp, \RS_OUT[16]~output\, RS_OUT[16]~output, mips, 1
instance = comp, \RS_OUT[17]~output\, RS_OUT[17]~output, mips, 1
instance = comp, \RS_OUT[18]~output\, RS_OUT[18]~output, mips, 1
instance = comp, \RS_OUT[19]~output\, RS_OUT[19]~output, mips, 1
instance = comp, \RS_OUT[20]~output\, RS_OUT[20]~output, mips, 1
instance = comp, \RS_OUT[21]~output\, RS_OUT[21]~output, mips, 1
instance = comp, \RS_OUT[22]~output\, RS_OUT[22]~output, mips, 1
instance = comp, \RS_OUT[23]~output\, RS_OUT[23]~output, mips, 1
instance = comp, \RS_OUT[24]~output\, RS_OUT[24]~output, mips, 1
instance = comp, \RS_OUT[25]~output\, RS_OUT[25]~output, mips, 1
instance = comp, \RS_OUT[26]~output\, RS_OUT[26]~output, mips, 1
instance = comp, \RS_OUT[27]~output\, RS_OUT[27]~output, mips, 1
instance = comp, \RS_OUT[28]~output\, RS_OUT[28]~output, mips, 1
instance = comp, \RS_OUT[29]~output\, RS_OUT[29]~output, mips, 1
instance = comp, \RS_OUT[30]~output\, RS_OUT[30]~output, mips, 1
instance = comp, \RS_OUT[31]~output\, RS_OUT[31]~output, mips, 1
instance = comp, \RT_OUT[0]~output\, RT_OUT[0]~output, mips, 1
instance = comp, \RT_OUT[1]~output\, RT_OUT[1]~output, mips, 1
instance = comp, \RT_OUT[2]~output\, RT_OUT[2]~output, mips, 1
instance = comp, \RT_OUT[3]~output\, RT_OUT[3]~output, mips, 1
instance = comp, \RT_OUT[4]~output\, RT_OUT[4]~output, mips, 1
instance = comp, \RT_OUT[5]~output\, RT_OUT[5]~output, mips, 1
instance = comp, \RT_OUT[6]~output\, RT_OUT[6]~output, mips, 1
instance = comp, \RT_OUT[7]~output\, RT_OUT[7]~output, mips, 1
instance = comp, \RT_OUT[8]~output\, RT_OUT[8]~output, mips, 1
instance = comp, \RT_OUT[9]~output\, RT_OUT[9]~output, mips, 1
instance = comp, \RT_OUT[10]~output\, RT_OUT[10]~output, mips, 1
instance = comp, \RT_OUT[11]~output\, RT_OUT[11]~output, mips, 1
instance = comp, \RT_OUT[12]~output\, RT_OUT[12]~output, mips, 1
instance = comp, \RT_OUT[13]~output\, RT_OUT[13]~output, mips, 1
instance = comp, \RT_OUT[14]~output\, RT_OUT[14]~output, mips, 1
instance = comp, \RT_OUT[15]~output\, RT_OUT[15]~output, mips, 1
instance = comp, \RT_OUT[16]~output\, RT_OUT[16]~output, mips, 1
instance = comp, \RT_OUT[17]~output\, RT_OUT[17]~output, mips, 1
instance = comp, \RT_OUT[18]~output\, RT_OUT[18]~output, mips, 1
instance = comp, \RT_OUT[19]~output\, RT_OUT[19]~output, mips, 1
instance = comp, \RT_OUT[20]~output\, RT_OUT[20]~output, mips, 1
instance = comp, \RT_OUT[21]~output\, RT_OUT[21]~output, mips, 1
instance = comp, \RT_OUT[22]~output\, RT_OUT[22]~output, mips, 1
instance = comp, \RT_OUT[23]~output\, RT_OUT[23]~output, mips, 1
instance = comp, \RT_OUT[24]~output\, RT_OUT[24]~output, mips, 1
instance = comp, \RT_OUT[25]~output\, RT_OUT[25]~output, mips, 1
instance = comp, \RT_OUT[26]~output\, RT_OUT[26]~output, mips, 1
instance = comp, \RT_OUT[27]~output\, RT_OUT[27]~output, mips, 1
instance = comp, \RT_OUT[28]~output\, RT_OUT[28]~output, mips, 1
instance = comp, \RT_OUT[29]~output\, RT_OUT[29]~output, mips, 1
instance = comp, \RT_OUT[30]~output\, RT_OUT[30]~output, mips, 1
instance = comp, \RT_OUT[31]~output\, RT_OUT[31]~output, mips, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, mips, 1
instance = comp, \incrementaPC|Add0~5\, incrementaPC|Add0~5, mips, 1
instance = comp, \ROM1|memROM~6\, ROM1|memROM~6, mips, 1
instance = comp, \Registradores|Equal0~0\, Registradores|Equal0~0, mips, 1
instance = comp, \UC_ULA|decFUNCT|Equal3~0\, UC_ULA|decFUNCT|Equal3~0, mips, 1
instance = comp, \UC_ULA|decFUNCT|Equal4~0\, UC_ULA|decFUNCT|Equal4~0, mips, 1
instance = comp, \sel_beq~0\, sel_beq~0, mips, 1
instance = comp, \UC_ULA|MUX|saida_MUX[1]~0\, UC_ULA|MUX|saida_MUX[1]~0, mips, 1
instance = comp, \UC_ULA|MUX|saida_MUX[1]~1\, UC_ULA|MUX|saida_MUX[1]~1, mips, 1
instance = comp, \UC_ULA|MUX|saida_MUX[2]~2\, UC_ULA|MUX|saida_MUX[2]~2, mips, 1
instance = comp, \ROM1|memROM~10\, ROM1|memROM~10, mips, 1
instance = comp, \UC|mux_rt_ime~0\, UC|mux_rt_ime~0, mips, 1
instance = comp, \ROM1|memROM~8\, ROM1|memROM~8, mips, 1
instance = comp, \ROM1|memROM~14\, ROM1|memROM~14, mips, 1
instance = comp, \ROM1|memROM~17\, ROM1|memROM~17, mips, 1
instance = comp, \ROM1|memROM~16\, ROM1|memROM~16, mips, 1
instance = comp, \ROM1|memROM~7\, ROM1|memROM~7, mips, 1
instance = comp, \UC|mux_rt_rd~0\, UC|mux_rt_rd~0, mips, 1
instance = comp, \Registradores|registrador~1222\, Registradores|registrador~1222, mips, 1
instance = comp, \Registradores|registrador~1224\, Registradores|registrador~1224, mips, 1
instance = comp, \Registradores|registrador~325\, Registradores|registrador~325, mips, 1
instance = comp, \Registradores|registrador~1256\, Registradores|registrador~1256, mips, 1
instance = comp, \Registradores|registrador~1218\, Registradores|registrador~1218, mips, 1
instance = comp, \Registradores|saidaB[31]~18\, Registradores|saidaB[31]~18, mips, 1
instance = comp, \ULA1|BIT31|muxB|saida_MUX~0\, ULA1|BIT31|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT31|somador|soma~0\, ULA1|BIT31|somador|soma~0, mips, 1
instance = comp, \UC_ULA|MUX|saida_MUX[0]~4\, UC_ULA|MUX|saida_MUX[0]~4, mips, 1
instance = comp, \ULA1|BIT13|muxResultado|saida_MUX~0\, ULA1|BIT13|muxResultado|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT31|muxResultado|saida_MUX~0\, ULA1|BIT31|muxResultado|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT31|muxResultado|saida_MUX~1\, ULA1|BIT31|muxResultado|saida_MUX~1, mips, 1
instance = comp, \Registradores|registrador~1272\, Registradores|registrador~1272, mips, 1
instance = comp, \Registradores|registrador~1223\, Registradores|registrador~1223, mips, 1
instance = comp, \Registradores|registrador~69\, Registradores|registrador~69, mips, 1
instance = comp, \ROM1|memROM~15\, ROM1|memROM~15, mips, 1
instance = comp, \Registradores|registrador~1217\, Registradores|registrador~1217, mips, 1
instance = comp, \Registradores|saidaA[31]~31\, Registradores|saidaA[31]~31, mips, 1
instance = comp, \ULA1|BIT0|muxResultado|saida_MUX~0\, ULA1|BIT0|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~294\, Registradores|registrador~294, mips, 1
instance = comp, \Registradores|registrador~1225\, Registradores|registrador~1225, mips, 1
instance = comp, \Registradores|registrador~1063\, Registradores|registrador~1063, mips, 1
instance = comp, \Registradores|saidaB[0]~19\, Registradores|saidaB[0]~19, mips, 1
instance = comp, \ULA1|BIT0|muxB|saida_MUX~0\, ULA1|BIT0|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT0|muxResultado|saida_MUX~2\, ULA1|BIT0|muxResultado|saida_MUX~2, mips, 1
instance = comp, \ULA1|BIT0|muxResultado|saida_MUX~1\, ULA1|BIT0|muxResultado|saida_MUX~1, mips, 1
instance = comp, \Registradores|registrador~38\, Registradores|registrador~38, mips, 1
instance = comp, \Registradores|registrador~1062\, Registradores|registrador~1062, mips, 1
instance = comp, \Registradores|saidaA[0]~0\, Registradores|saidaA[0]~0, mips, 1
instance = comp, \ULA1|BIT0|somador|carry_out\, ULA1|BIT0|somador|carry_out, mips, 1
instance = comp, \ROM1|memROM~1\, ROM1|memROM~1, mips, 1
instance = comp, \Registradores|registrador~295\, Registradores|registrador~295, mips, 1
instance = comp, \Registradores|registrador~1226\, Registradores|registrador~1226, mips, 1
instance = comp, \Registradores|registrador~1068\, Registradores|registrador~1068, mips, 1
instance = comp, \ULA1|BIT1|muxB|saida_MUX~0\, ULA1|BIT1|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT1|muxResultado|saida_MUX~0\, ULA1|BIT1|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1257\, Registradores|registrador~1257, mips, 1
instance = comp, \Registradores|registrador~39\, Registradores|registrador~39, mips, 1
instance = comp, \Registradores|registrador~1067\, Registradores|registrador~1067, mips, 1
instance = comp, \Registradores|saidaA[1]~1\, Registradores|saidaA[1]~1, mips, 1
instance = comp, \ULA1|BIT1|somador|carry_out\, ULA1|BIT1|somador|carry_out, mips, 1
instance = comp, \ROM1|memROM~3\, ROM1|memROM~3, mips, 1
instance = comp, \Registradores|registrador~296\, Registradores|registrador~296, mips, 1
instance = comp, \Registradores|registrador~1227\, Registradores|registrador~1227, mips, 1
instance = comp, \Registradores|registrador~1073\, Registradores|registrador~1073, mips, 1
instance = comp, \ULA1|BIT2|muxB|saida_MUX~0\, ULA1|BIT2|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT2|muxResultado|saida_MUX~0\, ULA1|BIT2|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~40\, Registradores|registrador~40, mips, 1
instance = comp, \Registradores|registrador~1072\, Registradores|registrador~1072, mips, 1
instance = comp, \Registradores|saidaA[2]~2\, Registradores|saidaA[2]~2, mips, 1
instance = comp, \ROM1|memROM~5\, ROM1|memROM~5, mips, 1
instance = comp, \ULA1|BIT2|somador|carry_out\, ULA1|BIT2|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~297\, Registradores|registrador~297, mips, 1
instance = comp, \Registradores|registrador~1228\, Registradores|registrador~1228, mips, 1
instance = comp, \Registradores|registrador~1078\, Registradores|registrador~1078, mips, 1
instance = comp, \Registradores|saidaB[3]~20\, Registradores|saidaB[3]~20, mips, 1
instance = comp, \ULA1|BIT3|muxB|saida_MUX~0\, ULA1|BIT3|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT3|muxResultado|saida_MUX~0\, ULA1|BIT3|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1258\, Registradores|registrador~1258, mips, 1
instance = comp, \Registradores|registrador~41\, Registradores|registrador~41, mips, 1
instance = comp, \Registradores|registrador~1077\, Registradores|registrador~1077, mips, 1
instance = comp, \Registradores|saidaA[3]~3\, Registradores|saidaA[3]~3, mips, 1
instance = comp, \ULA1|BIT3|somador|soma~0\, ULA1|BIT3|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT3|somador|carry_out~0\, ULA1|BIT3|somador|carry_out~0, mips, 1
instance = comp, \ULA1|BIT3|somador|carry_out~1\, ULA1|BIT3|somador|carry_out~1, mips, 1
instance = comp, \ULA1|BIT3|somador|carry_out\, ULA1|BIT3|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~298\, Registradores|registrador~298, mips, 1
instance = comp, \Registradores|registrador~1229\, Registradores|registrador~1229, mips, 1
instance = comp, \Registradores|registrador~1083\, Registradores|registrador~1083, mips, 1
instance = comp, \ULA1|BIT4|muxB|saida_MUX~0\, ULA1|BIT4|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT4|muxResultado|saida_MUX~0\, ULA1|BIT4|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~42\, Registradores|registrador~42, mips, 1
instance = comp, \Registradores|registrador~1082\, Registradores|registrador~1082, mips, 1
instance = comp, \Registradores|saidaA[4]~4\, Registradores|saidaA[4]~4, mips, 1
instance = comp, \ULA1|BIT4|somador|carry_out\, ULA1|BIT4|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~299\, Registradores|registrador~299, mips, 1
instance = comp, \Registradores|registrador~1230\, Registradores|registrador~1230, mips, 1
instance = comp, \Registradores|registrador~1088\, Registradores|registrador~1088, mips, 1
instance = comp, \ULA1|BIT5|muxB|saida_MUX~0\, ULA1|BIT5|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT5|muxResultado|saida_MUX~0\, ULA1|BIT5|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1259\, Registradores|registrador~1259, mips, 1
instance = comp, \Registradores|registrador~43\, Registradores|registrador~43, mips, 1
instance = comp, \Registradores|registrador~1087\, Registradores|registrador~1087, mips, 1
instance = comp, \Registradores|saidaA[5]~5\, Registradores|saidaA[5]~5, mips, 1
instance = comp, \ULA1|BIT5|somador|carry_out\, ULA1|BIT5|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~300\, Registradores|registrador~300, mips, 1
instance = comp, \Registradores|registrador~1231\, Registradores|registrador~1231, mips, 1
instance = comp, \Registradores|registrador~1093\, Registradores|registrador~1093, mips, 1
instance = comp, \ULA1|BIT6|muxB|saida_MUX~0\, ULA1|BIT6|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT6|muxResultado|saida_MUX~0\, ULA1|BIT6|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~44\, Registradores|registrador~44, mips, 1
instance = comp, \Registradores|registrador~1092\, Registradores|registrador~1092, mips, 1
instance = comp, \Registradores|saidaA[6]~6\, Registradores|saidaA[6]~6, mips, 1
instance = comp, \ULA1|BIT6|somador|carry_out\, ULA1|BIT6|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~301\, Registradores|registrador~301, mips, 1
instance = comp, \Registradores|registrador~1232\, Registradores|registrador~1232, mips, 1
instance = comp, \Registradores|registrador~1098\, Registradores|registrador~1098, mips, 1
instance = comp, \ULA1|BIT7|muxB|saida_MUX~0\, ULA1|BIT7|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT7|muxResultado|saida_MUX~0\, ULA1|BIT7|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1260\, Registradores|registrador~1260, mips, 1
instance = comp, \Registradores|registrador~45\, Registradores|registrador~45, mips, 1
instance = comp, \Registradores|registrador~1097\, Registradores|registrador~1097, mips, 1
instance = comp, \Registradores|saidaA[7]~7\, Registradores|saidaA[7]~7, mips, 1
instance = comp, \ULA1|BIT7|somador|carry_out\, ULA1|BIT7|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~302\, Registradores|registrador~302, mips, 1
instance = comp, \Registradores|registrador~1233\, Registradores|registrador~1233, mips, 1
instance = comp, \Registradores|registrador~1103\, Registradores|registrador~1103, mips, 1
instance = comp, \Registradores|saidaB[8]~21\, Registradores|saidaB[8]~21, mips, 1
instance = comp, \ULA1|BIT8|muxB|saida_MUX~0\, ULA1|BIT8|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT8|muxResultado|saida_MUX~0\, ULA1|BIT8|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~46\, Registradores|registrador~46, mips, 1
instance = comp, \Registradores|registrador~1102\, Registradores|registrador~1102, mips, 1
instance = comp, \Registradores|saidaA[8]~8\, Registradores|saidaA[8]~8, mips, 1
instance = comp, \ULA1|BIT8|somador|soma~0\, ULA1|BIT8|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT8|somador|carry_out~0\, ULA1|BIT8|somador|carry_out~0, mips, 1
instance = comp, \ULA1|BIT8|somador|carry_out~1\, ULA1|BIT8|somador|carry_out~1, mips, 1
instance = comp, \Registradores|registrador~303\, Registradores|registrador~303, mips, 1
instance = comp, \Registradores|registrador~1234\, Registradores|registrador~1234, mips, 1
instance = comp, \Registradores|registrador~1108\, Registradores|registrador~1108, mips, 1
instance = comp, \ULA1|BIT9|muxB|saida_MUX~0\, ULA1|BIT9|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT9|muxResultado|saida_MUX~0\, ULA1|BIT9|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1261\, Registradores|registrador~1261, mips, 1
instance = comp, \Registradores|registrador~47\, Registradores|registrador~47, mips, 1
instance = comp, \Registradores|registrador~1107\, Registradores|registrador~1107, mips, 1
instance = comp, \Registradores|saidaA[9]~9\, Registradores|saidaA[9]~9, mips, 1
instance = comp, \ULA1|BIT9|somador|carry_out\, ULA1|BIT9|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~304\, Registradores|registrador~304, mips, 1
instance = comp, \Registradores|registrador~1235\, Registradores|registrador~1235, mips, 1
instance = comp, \Registradores|registrador~1113\, Registradores|registrador~1113, mips, 1
instance = comp, \ULA1|BIT10|muxB|saida_MUX~0\, ULA1|BIT10|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT10|muxResultado|saida_MUX~0\, ULA1|BIT10|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~48\, Registradores|registrador~48, mips, 1
instance = comp, \Registradores|registrador~1112\, Registradores|registrador~1112, mips, 1
instance = comp, \Registradores|saidaA[10]~10\, Registradores|saidaA[10]~10, mips, 1
instance = comp, \ULA1|BIT10|somador|carry_out\, ULA1|BIT10|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~305\, Registradores|registrador~305, mips, 1
instance = comp, \Registradores|registrador~1236\, Registradores|registrador~1236, mips, 1
instance = comp, \Registradores|registrador~1118\, Registradores|registrador~1118, mips, 1
instance = comp, \ULA1|BIT11|muxB|saida_MUX~0\, ULA1|BIT11|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT11|muxResultado|saida_MUX~0\, ULA1|BIT11|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1262\, Registradores|registrador~1262, mips, 1
instance = comp, \Registradores|registrador~49\, Registradores|registrador~49, mips, 1
instance = comp, \Registradores|registrador~1117\, Registradores|registrador~1117, mips, 1
instance = comp, \Registradores|saidaA[11]~11\, Registradores|saidaA[11]~11, mips, 1
instance = comp, \ULA1|BIT11|somador|carry_out\, ULA1|BIT11|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~306\, Registradores|registrador~306, mips, 1
instance = comp, \Registradores|registrador~1237\, Registradores|registrador~1237, mips, 1
instance = comp, \Registradores|registrador~1123\, Registradores|registrador~1123, mips, 1
instance = comp, \ULA1|BIT12|muxB|saida_MUX~0\, ULA1|BIT12|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT12|muxResultado|saida_MUX~0\, ULA1|BIT12|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~50\, Registradores|registrador~50, mips, 1
instance = comp, \Registradores|registrador~1122\, Registradores|registrador~1122, mips, 1
instance = comp, \Registradores|saidaA[12]~12\, Registradores|saidaA[12]~12, mips, 1
instance = comp, \ULA1|BIT12|somador|carry_out\, ULA1|BIT12|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~307\, Registradores|registrador~307, mips, 1
instance = comp, \Registradores|registrador~1238\, Registradores|registrador~1238, mips, 1
instance = comp, \Registradores|registrador~1128\, Registradores|registrador~1128, mips, 1
instance = comp, \Registradores|saidaB[13]~0\, Registradores|saidaB[13]~0, mips, 1
instance = comp, \ULA1|BIT13|muxB|saida_MUX~0\, ULA1|BIT13|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT13|muxResultado|saida_MUX~1\, ULA1|BIT13|muxResultado|saida_MUX~1, mips, 1
instance = comp, \Registradores|registrador~1263\, Registradores|registrador~1263, mips, 1
instance = comp, \Registradores|registrador~51\, Registradores|registrador~51, mips, 1
instance = comp, \Registradores|registrador~1127\, Registradores|registrador~1127, mips, 1
instance = comp, \Registradores|saidaA[13]~13\, Registradores|saidaA[13]~13, mips, 1
instance = comp, \ULA1|BIT13|somador|soma~0\, ULA1|BIT13|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT13|somador|carry_out~0\, ULA1|BIT13|somador|carry_out~0, mips, 1
instance = comp, \ULA1|BIT13|somador|carry_out~1\, ULA1|BIT13|somador|carry_out~1, mips, 1
instance = comp, \Registradores|registrador~308\, Registradores|registrador~308, mips, 1
instance = comp, \Registradores|registrador~1239\, Registradores|registrador~1239, mips, 1
instance = comp, \Registradores|registrador~1133\, Registradores|registrador~1133, mips, 1
instance = comp, \Registradores|saidaB[14]~1\, Registradores|saidaB[14]~1, mips, 1
instance = comp, \ULA1|BIT14|muxB|saida_MUX~0\, ULA1|BIT14|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT14|muxResultado|saida_MUX~0\, ULA1|BIT14|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~52\, Registradores|registrador~52, mips, 1
instance = comp, \Registradores|registrador~1132\, Registradores|registrador~1132, mips, 1
instance = comp, \Registradores|saidaA[14]~14\, Registradores|saidaA[14]~14, mips, 1
instance = comp, \ULA1|BIT14|somador|carry_out\, ULA1|BIT14|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~309\, Registradores|registrador~309, mips, 1
instance = comp, \Registradores|registrador~1240\, Registradores|registrador~1240, mips, 1
instance = comp, \Registradores|registrador~1138\, Registradores|registrador~1138, mips, 1
instance = comp, \Registradores|saidaB[15]~2\, Registradores|saidaB[15]~2, mips, 1
instance = comp, \ULA1|BIT15|muxB|saida_MUX~0\, ULA1|BIT15|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT15|muxResultado|saida_MUX~0\, ULA1|BIT15|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1264\, Registradores|registrador~1264, mips, 1
instance = comp, \Registradores|registrador~53\, Registradores|registrador~53, mips, 1
instance = comp, \Registradores|registrador~1137\, Registradores|registrador~1137, mips, 1
instance = comp, \Registradores|saidaA[15]~15\, Registradores|saidaA[15]~15, mips, 1
instance = comp, \ULA1|BIT15|somador|carry_out\, ULA1|BIT15|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~310\, Registradores|registrador~310, mips, 1
instance = comp, \Registradores|registrador~1241\, Registradores|registrador~1241, mips, 1
instance = comp, \Registradores|registrador~1143\, Registradores|registrador~1143, mips, 1
instance = comp, \Registradores|saidaB[16]~3\, Registradores|saidaB[16]~3, mips, 1
instance = comp, \ULA1|BIT16|muxB|saida_MUX~0\, ULA1|BIT16|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT16|muxResultado|saida_MUX~0\, ULA1|BIT16|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~54\, Registradores|registrador~54, mips, 1
instance = comp, \Registradores|registrador~1142\, Registradores|registrador~1142, mips, 1
instance = comp, \Registradores|saidaA[16]~16\, Registradores|saidaA[16]~16, mips, 1
instance = comp, \Registradores|registrador~311\, Registradores|registrador~311, mips, 1
instance = comp, \Registradores|registrador~1242\, Registradores|registrador~1242, mips, 1
instance = comp, \Registradores|registrador~1148\, Registradores|registrador~1148, mips, 1
instance = comp, \Registradores|saidaB[17]~4\, Registradores|saidaB[17]~4, mips, 1
instance = comp, \ULA1|BIT17|muxB|saida_MUX~0\, ULA1|BIT17|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT17|somador|soma~0\, ULA1|BIT17|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT17|muxResultado|saida_MUX~0\, ULA1|BIT17|muxResultado|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT17|muxResultado|saida_MUX~1\, ULA1|BIT17|muxResultado|saida_MUX~1, mips, 1
instance = comp, \Registradores|registrador~1265\, Registradores|registrador~1265, mips, 1
instance = comp, \Registradores|registrador~55\, Registradores|registrador~55, mips, 1
instance = comp, \Registradores|registrador~1147\, Registradores|registrador~1147, mips, 1
instance = comp, \Registradores|saidaA[17]~17\, Registradores|saidaA[17]~17, mips, 1
instance = comp, \ULA1|BIT17|somador|carry_out\, ULA1|BIT17|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~312\, Registradores|registrador~312, mips, 1
instance = comp, \Registradores|registrador~1243\, Registradores|registrador~1243, mips, 1
instance = comp, \Registradores|registrador~1153\, Registradores|registrador~1153, mips, 1
instance = comp, \Registradores|saidaB[18]~5\, Registradores|saidaB[18]~5, mips, 1
instance = comp, \ULA1|BIT18|muxB|saida_MUX~0\, ULA1|BIT18|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT18|muxResultado|saida_MUX~0\, ULA1|BIT18|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~56\, Registradores|registrador~56, mips, 1
instance = comp, \Registradores|registrador~1152\, Registradores|registrador~1152, mips, 1
instance = comp, \Registradores|saidaA[18]~18\, Registradores|saidaA[18]~18, mips, 1
instance = comp, \ULA1|BIT18|somador|soma~0\, ULA1|BIT18|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT18|somador|carry_out~0\, ULA1|BIT18|somador|carry_out~0, mips, 1
instance = comp, \ULA1|BIT18|somador|carry_out~1\, ULA1|BIT18|somador|carry_out~1, mips, 1
instance = comp, \Registradores|registrador~313\, Registradores|registrador~313, mips, 1
instance = comp, \Registradores|registrador~1244\, Registradores|registrador~1244, mips, 1
instance = comp, \Registradores|registrador~1158\, Registradores|registrador~1158, mips, 1
instance = comp, \Registradores|saidaB[19]~6\, Registradores|saidaB[19]~6, mips, 1
instance = comp, \ULA1|BIT19|muxB|saida_MUX~0\, ULA1|BIT19|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT19|muxResultado|saida_MUX~0\, ULA1|BIT19|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1266\, Registradores|registrador~1266, mips, 1
instance = comp, \Registradores|registrador~57\, Registradores|registrador~57, mips, 1
instance = comp, \Registradores|registrador~1157\, Registradores|registrador~1157, mips, 1
instance = comp, \Registradores|saidaA[19]~19\, Registradores|saidaA[19]~19, mips, 1
instance = comp, \Registradores|registrador~314\, Registradores|registrador~314, mips, 1
instance = comp, \Registradores|registrador~1245\, Registradores|registrador~1245, mips, 1
instance = comp, \Registradores|registrador~1163\, Registradores|registrador~1163, mips, 1
instance = comp, \Registradores|saidaB[20]~7\, Registradores|saidaB[20]~7, mips, 1
instance = comp, \ULA1|BIT20|muxB|saida_MUX~0\, ULA1|BIT20|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT20|muxResultado|saida_MUX~1\, ULA1|BIT20|muxResultado|saida_MUX~1, mips, 1
instance = comp, \ULA1|BIT20|muxResultado|saida_MUX~2\, ULA1|BIT20|muxResultado|saida_MUX~2, mips, 1
instance = comp, \ULA1|BIT20|muxResultado|saida_MUX~0\, ULA1|BIT20|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~58\, Registradores|registrador~58, mips, 1
instance = comp, \Registradores|registrador~1162\, Registradores|registrador~1162, mips, 1
instance = comp, \Registradores|saidaA[20]~20\, Registradores|saidaA[20]~20, mips, 1
instance = comp, \ULA1|BIT20|somador|carry_out\, ULA1|BIT20|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~315\, Registradores|registrador~315, mips, 1
instance = comp, \Registradores|registrador~1246\, Registradores|registrador~1246, mips, 1
instance = comp, \Registradores|registrador~1168\, Registradores|registrador~1168, mips, 1
instance = comp, \Registradores|saidaB[21]~8\, Registradores|saidaB[21]~8, mips, 1
instance = comp, \ULA1|BIT21|muxB|saida_MUX~0\, ULA1|BIT21|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT21|muxResultado|saida_MUX~0\, ULA1|BIT21|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1267\, Registradores|registrador~1267, mips, 1
instance = comp, \Registradores|registrador~59\, Registradores|registrador~59, mips, 1
instance = comp, \Registradores|registrador~1167\, Registradores|registrador~1167, mips, 1
instance = comp, \Registradores|saidaA[21]~21\, Registradores|saidaA[21]~21, mips, 1
instance = comp, \Registradores|registrador~316\, Registradores|registrador~316, mips, 1
instance = comp, \Registradores|registrador~1247\, Registradores|registrador~1247, mips, 1
instance = comp, \Registradores|registrador~1173\, Registradores|registrador~1173, mips, 1
instance = comp, \Registradores|saidaB[22]~9\, Registradores|saidaB[22]~9, mips, 1
instance = comp, \ULA1|BIT22|muxB|saida_MUX~0\, ULA1|BIT22|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT22|somador|soma~0\, ULA1|BIT22|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT22|muxResultado|saida_MUX~0\, ULA1|BIT22|muxResultado|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT22|muxResultado|saida_MUX~1\, ULA1|BIT22|muxResultado|saida_MUX~1, mips, 1
instance = comp, \Registradores|registrador~60\, Registradores|registrador~60, mips, 1
instance = comp, \Registradores|registrador~1172\, Registradores|registrador~1172, mips, 1
instance = comp, \Registradores|saidaA[22]~22\, Registradores|saidaA[22]~22, mips, 1
instance = comp, \Registradores|registrador~317\, Registradores|registrador~317, mips, 1
instance = comp, \Registradores|registrador~1248\, Registradores|registrador~1248, mips, 1
instance = comp, \Registradores|registrador~1178\, Registradores|registrador~1178, mips, 1
instance = comp, \Registradores|saidaB[23]~10\, Registradores|saidaB[23]~10, mips, 1
instance = comp, \ULA1|BIT23|muxB|saida_MUX~0\, ULA1|BIT23|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT23|muxResultado|saida_MUX~1\, ULA1|BIT23|muxResultado|saida_MUX~1, mips, 1
instance = comp, \ULA1|BIT23|muxResultado|saida_MUX~2\, ULA1|BIT23|muxResultado|saida_MUX~2, mips, 1
instance = comp, \ULA1|BIT23|muxResultado|saida_MUX~0\, ULA1|BIT23|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1268\, Registradores|registrador~1268, mips, 1
instance = comp, \Registradores|registrador~61\, Registradores|registrador~61, mips, 1
instance = comp, \Registradores|registrador~1177\, Registradores|registrador~1177, mips, 1
instance = comp, \Registradores|saidaA[23]~23\, Registradores|saidaA[23]~23, mips, 1
instance = comp, \ULA1|BIT23|somador|soma~0\, ULA1|BIT23|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT23|somador|carry_out~0\, ULA1|BIT23|somador|carry_out~0, mips, 1
instance = comp, \ULA1|BIT23|somador|carry_out~1\, ULA1|BIT23|somador|carry_out~1, mips, 1
instance = comp, \Registradores|registrador~318\, Registradores|registrador~318, mips, 1
instance = comp, \Registradores|registrador~1249\, Registradores|registrador~1249, mips, 1
instance = comp, \Registradores|registrador~1183\, Registradores|registrador~1183, mips, 1
instance = comp, \Registradores|saidaB[24]~11\, Registradores|saidaB[24]~11, mips, 1
instance = comp, \ULA1|BIT24|muxB|saida_MUX~0\, ULA1|BIT24|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT24|muxResultado|saida_MUX~0\, ULA1|BIT24|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~62\, Registradores|registrador~62, mips, 1
instance = comp, \Registradores|registrador~1182\, Registradores|registrador~1182, mips, 1
instance = comp, \Registradores|saidaA[24]~24\, Registradores|saidaA[24]~24, mips, 1
instance = comp, \Registradores|registrador~319\, Registradores|registrador~319, mips, 1
instance = comp, \Registradores|registrador~1250\, Registradores|registrador~1250, mips, 1
instance = comp, \Registradores|registrador~1188\, Registradores|registrador~1188, mips, 1
instance = comp, \Registradores|saidaB[25]~12\, Registradores|saidaB[25]~12, mips, 1
instance = comp, \ULA1|BIT25|muxB|saida_MUX~0\, ULA1|BIT25|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT25|muxResultado|saida_MUX~1\, ULA1|BIT25|muxResultado|saida_MUX~1, mips, 1
instance = comp, \ULA1|BIT25|muxResultado|saida_MUX~2\, ULA1|BIT25|muxResultado|saida_MUX~2, mips, 1
instance = comp, \ULA1|BIT25|muxResultado|saida_MUX~0\, ULA1|BIT25|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1269\, Registradores|registrador~1269, mips, 1
instance = comp, \Registradores|registrador~63\, Registradores|registrador~63, mips, 1
instance = comp, \Registradores|registrador~1187\, Registradores|registrador~1187, mips, 1
instance = comp, \Registradores|saidaA[25]~25\, Registradores|saidaA[25]~25, mips, 1
instance = comp, \ULA1|BIT25|somador|carry_out\, ULA1|BIT25|somador|carry_out, mips, 1
instance = comp, \Registradores|registrador~320\, Registradores|registrador~320, mips, 1
instance = comp, \Registradores|registrador~1251\, Registradores|registrador~1251, mips, 1
instance = comp, \Registradores|registrador~1193\, Registradores|registrador~1193, mips, 1
instance = comp, \Registradores|saidaB[26]~13\, Registradores|saidaB[26]~13, mips, 1
instance = comp, \ULA1|BIT26|muxB|saida_MUX~0\, ULA1|BIT26|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT26|muxResultado|saida_MUX~0\, ULA1|BIT26|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~64\, Registradores|registrador~64, mips, 1
instance = comp, \Registradores|registrador~1192\, Registradores|registrador~1192, mips, 1
instance = comp, \Registradores|saidaA[26]~26\, Registradores|saidaA[26]~26, mips, 1
instance = comp, \Registradores|registrador~321\, Registradores|registrador~321, mips, 1
instance = comp, \Registradores|registrador~1252\, Registradores|registrador~1252, mips, 1
instance = comp, \Registradores|registrador~1198\, Registradores|registrador~1198, mips, 1
instance = comp, \Registradores|saidaB[27]~14\, Registradores|saidaB[27]~14, mips, 1
instance = comp, \ULA1|BIT27|muxB|saida_MUX~0\, ULA1|BIT27|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT27|somador|soma~0\, ULA1|BIT27|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT27|muxResultado|saida_MUX~0\, ULA1|BIT27|muxResultado|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT27|muxResultado|saida_MUX~1\, ULA1|BIT27|muxResultado|saida_MUX~1, mips, 1
instance = comp, \Registradores|registrador~1270\, Registradores|registrador~1270, mips, 1
instance = comp, \Registradores|registrador~65\, Registradores|registrador~65, mips, 1
instance = comp, \Registradores|registrador~1197\, Registradores|registrador~1197, mips, 1
instance = comp, \Registradores|saidaA[27]~27\, Registradores|saidaA[27]~27, mips, 1
instance = comp, \Registradores|registrador~322\, Registradores|registrador~322, mips, 1
instance = comp, \Registradores|registrador~1253\, Registradores|registrador~1253, mips, 1
instance = comp, \Registradores|registrador~1203\, Registradores|registrador~1203, mips, 1
instance = comp, \Registradores|saidaB[28]~15\, Registradores|saidaB[28]~15, mips, 1
instance = comp, \ULA1|BIT28|muxB|saida_MUX~0\, ULA1|BIT28|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT28|muxResultado|saida_MUX~1\, ULA1|BIT28|muxResultado|saida_MUX~1, mips, 1
instance = comp, \ULA1|BIT28|muxResultado|saida_MUX~2\, ULA1|BIT28|muxResultado|saida_MUX~2, mips, 1
instance = comp, \ULA1|BIT28|muxResultado|saida_MUX~0\, ULA1|BIT28|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~66\, Registradores|registrador~66, mips, 1
instance = comp, \Registradores|registrador~1202\, Registradores|registrador~1202, mips, 1
instance = comp, \Registradores|saidaA[28]~28\, Registradores|saidaA[28]~28, mips, 1
instance = comp, \ULA1|BIT28|somador|soma~0\, ULA1|BIT28|somador|soma~0, mips, 1
instance = comp, \ULA1|BIT28|somador|carry_out~0\, ULA1|BIT28|somador|carry_out~0, mips, 1
instance = comp, \ULA1|BIT28|somador|carry_out~1\, ULA1|BIT28|somador|carry_out~1, mips, 1
instance = comp, \Registradores|registrador~323\, Registradores|registrador~323, mips, 1
instance = comp, \Registradores|registrador~1254\, Registradores|registrador~1254, mips, 1
instance = comp, \Registradores|registrador~1208\, Registradores|registrador~1208, mips, 1
instance = comp, \Registradores|saidaB[29]~16\, Registradores|saidaB[29]~16, mips, 1
instance = comp, \ULA1|BIT29|muxB|saida_MUX~0\, ULA1|BIT29|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT29|muxResultado|saida_MUX~0\, ULA1|BIT29|muxResultado|saida_MUX~0, mips, 1
instance = comp, \Registradores|registrador~1271\, Registradores|registrador~1271, mips, 1
instance = comp, \Registradores|registrador~67\, Registradores|registrador~67, mips, 1
instance = comp, \Registradores|registrador~1207\, Registradores|registrador~1207, mips, 1
instance = comp, \Registradores|saidaA[29]~29\, Registradores|saidaA[29]~29, mips, 1
instance = comp, \Registradores|registrador~324\, Registradores|registrador~324, mips, 1
instance = comp, \Registradores|registrador~1255\, Registradores|registrador~1255, mips, 1
instance = comp, \Registradores|registrador~1213\, Registradores|registrador~1213, mips, 1
instance = comp, \Registradores|saidaB[30]~17\, Registradores|saidaB[30]~17, mips, 1
instance = comp, \ULA1|BIT30|muxB|saida_MUX~0\, ULA1|BIT30|muxB|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT30|somador|soma\, ULA1|BIT30|somador|soma, mips, 1
instance = comp, \ULA1|BIT30|muxResultado|saida_MUX~0\, ULA1|BIT30|muxResultado|saida_MUX~0, mips, 1
instance = comp, \ULA1|BIT30|muxResultado|saida_MUX~1\, ULA1|BIT30|muxResultado|saida_MUX~1, mips, 1
instance = comp, \Registradores|registrador~68\, Registradores|registrador~68, mips, 1
instance = comp, \Registradores|registrador~1212\, Registradores|registrador~1212, mips, 1
instance = comp, \Registradores|saidaA[30]~30\, Registradores|saidaA[30]~30, mips, 1
instance = comp, \ULA1|BIT30|somador|carry_out\, ULA1|BIT30|somador|carry_out, mips, 1
instance = comp, \sel_beq~10\, sel_beq~10, mips, 1
instance = comp, \incrementaPC|Add0~1\, incrementaPC|Add0~1, mips, 1
instance = comp, \incrementaPC|Add0~9\, incrementaPC|Add0~9, mips, 1
instance = comp, \incrementaPC|Add0~13\, incrementaPC|Add0~13, mips, 1
instance = comp, \incrementaImediato|Add0~118\, incrementaImediato|Add0~118, mips, 1
instance = comp, \incrementaImediato|Add0~1\, incrementaImediato|Add0~1, mips, 1
instance = comp, \incrementaImediato|Add0~5\, incrementaImediato|Add0~5, mips, 1
instance = comp, \incrementaImediato|Add0~9\, incrementaImediato|Add0~9, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[5]~3\, muxPC_BEQ_JMP|saida_MUX[5]~3, mips, 1
instance = comp, \PC|DOUT[5]\, PC|DOUT[5], mips, 1
instance = comp, \UC|Equal0~0\, UC|Equal0~0, mips, 1
instance = comp, \UC_ULA|MUX|saida_MUX[1]~3\, UC_ULA|MUX|saida_MUX[1]~3, mips, 1
instance = comp, \ULA1|BIT1|muxResultado|saida_MUX~1\, ULA1|BIT1|muxResultado|saida_MUX~1, mips, 1
instance = comp, \sel_beq~1\, sel_beq~1, mips, 1
instance = comp, \sel_beq~2\, sel_beq~2, mips, 1
instance = comp, \sel_beq~3\, sel_beq~3, mips, 1
instance = comp, \sel_beq~4\, sel_beq~4, mips, 1
instance = comp, \sel_beq~5\, sel_beq~5, mips, 1
instance = comp, \sel_beq~6\, sel_beq~6, mips, 1
instance = comp, \sel_beq~7\, sel_beq~7, mips, 1
instance = comp, \sel_beq~8\, sel_beq~8, mips, 1
instance = comp, \sel_beq~9\, sel_beq~9, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[2]~1\, muxPC_BEQ_JMP|saida_MUX[2]~1, mips, 1
instance = comp, \PC|DOUT[2]\, PC|DOUT[2], mips, 1
instance = comp, \ROM1|memROM~11\, ROM1|memROM~11, mips, 1
instance = comp, \ROM1|memROM~12\, ROM1|memROM~12, mips, 1
instance = comp, \UC|Equal5~0\, UC|Equal5~0, mips, 1
instance = comp, \incrementaPC|Add0~21\, incrementaPC|Add0~21, mips, 1
instance = comp, \incrementaImediato|Add0~17\, incrementaImediato|Add0~17, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[6]~5\, muxPC_BEQ_JMP|saida_MUX[6]~5, mips, 1
instance = comp, \PC|DOUT[6]\, PC|DOUT[6], mips, 1
instance = comp, \ROM1|memROM~4\, ROM1|memROM~4, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[4]~2\, muxPC_BEQ_JMP|saida_MUX[4]~2, mips, 1
instance = comp, \PC|DOUT[4]\, PC|DOUT[4], mips, 1
instance = comp, \ROM1|memROM~9\, ROM1|memROM~9, mips, 1
instance = comp, \incrementaPC|Add0~17\, incrementaPC|Add0~17, mips, 1
instance = comp, \incrementaImediato|Add0~13\, incrementaImediato|Add0~13, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[7]~4\, muxPC_BEQ_JMP|saida_MUX[7]~4, mips, 1
instance = comp, \PC|DOUT[7]\, PC|DOUT[7], mips, 1
instance = comp, \ROM1|memROM~2\, ROM1|memROM~2, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[3]~0\, muxPC_BEQ_JMP|saida_MUX[3]~0, mips, 1
instance = comp, \PC|DOUT[3]\, PC|DOUT[3], mips, 1
instance = comp, \ROM1|memROM~0\, ROM1|memROM~0, mips, 1
instance = comp, \incrementaPC|Add0~25\, incrementaPC|Add0~25, mips, 1
instance = comp, \incrementaImediato|Add0~21\, incrementaImediato|Add0~21, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[8]~6\, muxPC_BEQ_JMP|saida_MUX[8]~6, mips, 1
instance = comp, \PC|DOUT[8]\, PC|DOUT[8], mips, 1
instance = comp, \incrementaPC|Add0~29\, incrementaPC|Add0~29, mips, 1
instance = comp, \incrementaImediato|Add0~25\, incrementaImediato|Add0~25, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[9]~7\, muxPC_BEQ_JMP|saida_MUX[9]~7, mips, 1
instance = comp, \PC|DOUT[9]\, PC|DOUT[9], mips, 1
instance = comp, \incrementaPC|Add0~33\, incrementaPC|Add0~33, mips, 1
instance = comp, \incrementaImediato|Add0~29\, incrementaImediato|Add0~29, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[10]~8\, muxPC_BEQ_JMP|saida_MUX[10]~8, mips, 1
instance = comp, \PC|DOUT[10]\, PC|DOUT[10], mips, 1
instance = comp, \incrementaPC|Add0~37\, incrementaPC|Add0~37, mips, 1
instance = comp, \incrementaImediato|Add0~33\, incrementaImediato|Add0~33, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[11]~9\, muxPC_BEQ_JMP|saida_MUX[11]~9, mips, 1
instance = comp, \PC|DOUT[11]\, PC|DOUT[11], mips, 1
instance = comp, \incrementaPC|Add0~41\, incrementaPC|Add0~41, mips, 1
instance = comp, \incrementaImediato|Add0~37\, incrementaImediato|Add0~37, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[12]~10\, muxPC_BEQ_JMP|saida_MUX[12]~10, mips, 1
instance = comp, \PC|DOUT[12]\, PC|DOUT[12], mips, 1
instance = comp, \incrementaPC|Add0~45\, incrementaPC|Add0~45, mips, 1
instance = comp, \incrementaImediato|Add0~41\, incrementaImediato|Add0~41, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[13]~11\, muxPC_BEQ_JMP|saida_MUX[13]~11, mips, 1
instance = comp, \PC|DOUT[13]\, PC|DOUT[13], mips, 1
instance = comp, \incrementaPC|Add0~49\, incrementaPC|Add0~49, mips, 1
instance = comp, \incrementaImediato|Add0~45\, incrementaImediato|Add0~45, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[14]~12\, muxPC_BEQ_JMP|saida_MUX[14]~12, mips, 1
instance = comp, \PC|DOUT[14]\, PC|DOUT[14], mips, 1
instance = comp, \incrementaPC|Add0~53\, incrementaPC|Add0~53, mips, 1
instance = comp, \incrementaImediato|Add0~49\, incrementaImediato|Add0~49, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[15]~13\, muxPC_BEQ_JMP|saida_MUX[15]~13, mips, 1
instance = comp, \PC|DOUT[15]\, PC|DOUT[15], mips, 1
instance = comp, \incrementaPC|Add0~57\, incrementaPC|Add0~57, mips, 1
instance = comp, \incrementaImediato|Add0~53\, incrementaImediato|Add0~53, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[16]~14\, muxPC_BEQ_JMP|saida_MUX[16]~14, mips, 1
instance = comp, \PC|DOUT[16]\, PC|DOUT[16], mips, 1
instance = comp, \incrementaPC|Add0~61\, incrementaPC|Add0~61, mips, 1
instance = comp, \incrementaImediato|Add0~57\, incrementaImediato|Add0~57, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[17]~15\, muxPC_BEQ_JMP|saida_MUX[17]~15, mips, 1
instance = comp, \PC|DOUT[17]\, PC|DOUT[17], mips, 1
instance = comp, \incrementaPC|Add0~65\, incrementaPC|Add0~65, mips, 1
instance = comp, \incrementaImediato|Add0~61\, incrementaImediato|Add0~61, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[18]~16\, muxPC_BEQ_JMP|saida_MUX[18]~16, mips, 1
instance = comp, \PC|DOUT[18]\, PC|DOUT[18], mips, 1
instance = comp, \incrementaPC|Add0~69\, incrementaPC|Add0~69, mips, 1
instance = comp, \incrementaImediato|Add0~65\, incrementaImediato|Add0~65, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[19]~17\, muxPC_BEQ_JMP|saida_MUX[19]~17, mips, 1
instance = comp, \PC|DOUT[19]\, PC|DOUT[19], mips, 1
instance = comp, \incrementaPC|Add0~73\, incrementaPC|Add0~73, mips, 1
instance = comp, \incrementaImediato|Add0~69\, incrementaImediato|Add0~69, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[20]~18\, muxPC_BEQ_JMP|saida_MUX[20]~18, mips, 1
instance = comp, \PC|DOUT[20]\, PC|DOUT[20], mips, 1
instance = comp, \incrementaPC|Add0~77\, incrementaPC|Add0~77, mips, 1
instance = comp, \incrementaImediato|Add0~73\, incrementaImediato|Add0~73, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[21]~19\, muxPC_BEQ_JMP|saida_MUX[21]~19, mips, 1
instance = comp, \PC|DOUT[21]\, PC|DOUT[21], mips, 1
instance = comp, \incrementaPC|Add0~81\, incrementaPC|Add0~81, mips, 1
instance = comp, \incrementaImediato|Add0~77\, incrementaImediato|Add0~77, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[22]~20\, muxPC_BEQ_JMP|saida_MUX[22]~20, mips, 1
instance = comp, \PC|DOUT[22]\, PC|DOUT[22], mips, 1
instance = comp, \incrementaPC|Add0~85\, incrementaPC|Add0~85, mips, 1
instance = comp, \incrementaImediato|Add0~81\, incrementaImediato|Add0~81, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[23]~21\, muxPC_BEQ_JMP|saida_MUX[23]~21, mips, 1
instance = comp, \PC|DOUT[23]\, PC|DOUT[23], mips, 1
instance = comp, \incrementaPC|Add0~89\, incrementaPC|Add0~89, mips, 1
instance = comp, \incrementaImediato|Add0~85\, incrementaImediato|Add0~85, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[24]~22\, muxPC_BEQ_JMP|saida_MUX[24]~22, mips, 1
instance = comp, \PC|DOUT[24]\, PC|DOUT[24], mips, 1
instance = comp, \incrementaPC|Add0~93\, incrementaPC|Add0~93, mips, 1
instance = comp, \incrementaImediato|Add0~89\, incrementaImediato|Add0~89, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[25]~23\, muxPC_BEQ_JMP|saida_MUX[25]~23, mips, 1
instance = comp, \PC|DOUT[25]\, PC|DOUT[25], mips, 1
instance = comp, \incrementaPC|Add0~97\, incrementaPC|Add0~97, mips, 1
instance = comp, \incrementaImediato|Add0~93\, incrementaImediato|Add0~93, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[26]~24\, muxPC_BEQ_JMP|saida_MUX[26]~24, mips, 1
instance = comp, \PC|DOUT[26]\, PC|DOUT[26], mips, 1
instance = comp, \incrementaPC|Add0~101\, incrementaPC|Add0~101, mips, 1
instance = comp, \incrementaImediato|Add0~97\, incrementaImediato|Add0~97, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[27]~25\, muxPC_BEQ_JMP|saida_MUX[27]~25, mips, 1
instance = comp, \PC|DOUT[27]\, PC|DOUT[27], mips, 1
instance = comp, \incrementaPC|Add0~105\, incrementaPC|Add0~105, mips, 1
instance = comp, \incrementaImediato|Add0~101\, incrementaImediato|Add0~101, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[28]~26\, muxPC_BEQ_JMP|saida_MUX[28]~26, mips, 1
instance = comp, \PC|DOUT[28]\, PC|DOUT[28], mips, 1
instance = comp, \incrementaPC|Add0~109\, incrementaPC|Add0~109, mips, 1
instance = comp, \incrementaImediato|Add0~105\, incrementaImediato|Add0~105, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[29]~27\, muxPC_BEQ_JMP|saida_MUX[29]~27, mips, 1
instance = comp, \PC|DOUT[29]\, PC|DOUT[29], mips, 1
instance = comp, \incrementaPC|Add0~113\, incrementaPC|Add0~113, mips, 1
instance = comp, \incrementaImediato|Add0~109\, incrementaImediato|Add0~109, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[30]~28\, muxPC_BEQ_JMP|saida_MUX[30]~28, mips, 1
instance = comp, \PC|DOUT[30]\, PC|DOUT[30], mips, 1
instance = comp, \incrementaPC|Add0~117\, incrementaPC|Add0~117, mips, 1
instance = comp, \incrementaImediato|Add0~113\, incrementaImediato|Add0~113, mips, 1
instance = comp, \muxPC_BEQ_JMP|saida_MUX[31]~29\, muxPC_BEQ_JMP|saida_MUX[31]~29, mips, 1
instance = comp, \PC|DOUT[31]\, PC|DOUT[31], mips, 1
instance = comp, \ROM1|memROM~13\, ROM1|memROM~13, mips, 1
instance = comp, \Registradores|saidaB[1]~22\, Registradores|saidaB[1]~22, mips, 1
instance = comp, \Registradores|saidaB[2]~23\, Registradores|saidaB[2]~23, mips, 1
instance = comp, \Registradores|saidaB[4]~24\, Registradores|saidaB[4]~24, mips, 1
instance = comp, \Registradores|saidaB[5]~25\, Registradores|saidaB[5]~25, mips, 1
instance = comp, \Registradores|saidaB[6]~26\, Registradores|saidaB[6]~26, mips, 1
instance = comp, \Registradores|saidaB[7]~27\, Registradores|saidaB[7]~27, mips, 1
instance = comp, \Registradores|saidaB[9]~28\, Registradores|saidaB[9]~28, mips, 1
instance = comp, \Registradores|saidaB[10]~29\, Registradores|saidaB[10]~29, mips, 1
instance = comp, \Registradores|saidaB[11]~30\, Registradores|saidaB[11]~30, mips, 1
instance = comp, \Registradores|saidaB[12]~31\, Registradores|saidaB[12]~31, mips, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips, 1
