

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue May 12 16:47:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_CircleFilter_Minized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.831 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   315400|   315400| 3.416 ms | 3.416 ms |  315400|  315400|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   315399|   315399|       653|          -|          -|   483|    no    |
        | + loop_width  |      650|      650|         8|          1|          1|   644|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|     19|      -|      -|    -|
|Expression       |        -|      0|      0|   1117|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      0|    270|    -|
|Memory           |        5|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    207|    -|
|Register         |        0|      -|   1101|    192|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        5|     19|   1101|   1786|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        5|     28|      3|     12|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+-------+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+---------------------+---------+-------+---+----+-----+
    |filter_mux_53_8_1_1_U32  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U33  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U34  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U35  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U36  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U37  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U38  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U39  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U40  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    |filter_mux_53_8_1_1_U41  |filter_mux_53_8_1_1  |        0|      0|  0|  27|    0|
    +-------------------------+---------------------+---------+-------+---+----+-----+
    |Total                    |                     |        0|      0|  0| 270|    0|
    +-------------------------+---------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |filter_am_addmul_sc4_U53  |filter_am_addmul_sc4  |    i0 * (i1 + i2)   |
    |filter_ama_addmulxdS_U60  |filter_ama_addmulxdS  | i0 * (i1 + i2) + i3 |
    |filter_mac_muladdjbC_U42  |filter_mac_muladdjbC  |     i0 + i1 * i2    |
    |filter_mac_muladdjbC_U45  |filter_mac_muladdjbC  |     i0 + i1 * i2    |
    |filter_mac_muladdkbM_U43  |filter_mac_muladdkbM  |     i0 * i1 + i2    |
    |filter_mac_muladdlbW_U44  |filter_mac_muladdlbW  |     i0 + i1 * i2    |
    |filter_mac_muladdlbW_U58  |filter_mac_muladdlbW  |     i0 + i1 * i2    |
    |filter_mac_muladdmb6_U46  |filter_mac_muladdmb6  |     i0 + i1 * i2    |
    |filter_mac_muladdncg_U47  |filter_mac_muladdncg  |     i0 + i1 * i2    |
    |filter_mac_muladdncg_U56  |filter_mac_muladdncg  |     i0 + i1 * i2    |
    |filter_mac_muladdocq_U48  |filter_mac_muladdocq  |     i0 + i1 * i2    |
    |filter_mac_muladdocq_U50  |filter_mac_muladdocq  |     i0 + i1 * i2    |
    |filter_mac_muladdtde_U54  |filter_mac_muladdtde  |     i0 + i1 * i2    |
    |filter_mac_muladdudo_U55  |filter_mac_muladdudo  |     i0 + i1 * i2    |
    |filter_mac_muladdvdy_U57  |filter_mac_muladdvdy  |     i0 + i1 * i2    |
    |filter_mac_muladdwdI_U59  |filter_mac_muladdwdI  |     i0 + i1 * i2    |
    |filter_mul_mul_11qcK_U51  |filter_mul_mul_11qcK  |       i0 * i1       |
    |filter_mul_mul_12rcU_U52  |filter_mul_mul_12rcU  |       i0 * i1       |
    |filter_mul_mul_13pcA_U49  |filter_mul_mul_13pcA  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|    0|   640|    8|     1|         5120|
    |k_buf_0_val_6_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|    0|   640|    8|     1|         5120|
    |k_buf_0_val_7_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|    0|   640|    8|     1|         5120|
    |k_buf_0_val_8_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|    0|   640|    8|     1|         5120|
    |k_buf_0_val_9_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|    0|   640|    8|     1|         5120|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        5|  0|   0|    0|  3200|   40|     5|        25600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1899_p2                     |     *    |      0|  0|  51|           9|           8|
    |grp_fu_1924_p2                     |     *    |      0|  0|  51|           9|           8|
    |grp_fu_1948_p2                     |     *    |      0|  0|  51|           9|           8|
    |grp_fu_1962_p2                     |     *    |      0|  0|  51|           9|           8|
    |ImagLoc_x_fu_938_p2                |     +    |      0|  0|  13|           3|          11|
    |add_ln118_1_fu_868_p2              |     +    |      0|  0|  12|           2|           3|
    |add_ln118_fu_792_p2                |     +    |      0|  0|  12|           3|           3|
    |add_ln506_1_fu_594_p2              |     +    |      0|  0|  14|           3|          10|
    |add_ln506_2_fu_670_p2              |     +    |      0|  0|  14|           3|          10|
    |add_ln506_3_fu_696_p2              |     +    |      0|  0|  14|           4|          10|
    |add_ln506_4_fu_722_p2              |     +    |      0|  0|  14|           4|          10|
    |add_ln506_fu_518_p2                |     +    |      0|  0|  14|           2|          10|
    |add_ln507_1_fu_600_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln507_fu_524_p2                |     +    |      0|  0|  12|           2|           3|
    |add_ln703_10_fu_1654_p2            |     +    |      0|  0|  28|          21|          21|
    |add_ln703_12_fu_1689_p2            |     +    |      0|  0|  29|          22|          22|
    |add_ln703_15_fu_1698_p2            |     +    |      0|  0|  27|          20|          20|
    |add_ln703_16_fu_1821_p2            |     +    |      0|  0|  22|          22|          22|
    |add_ln703_22_fu_1709_p2            |     +    |      0|  0|  26|          19|          19|
    |add_ln703_4_fu_1546_p2             |     +    |      0|  0|  26|          19|          19|
    |i_V_fu_466_p2                      |     +    |      0|  0|  15|           9|           1|
    |j_V_fu_916_p2                      |     +    |      0|  0|  14|          10|           1|
    |p_Val2_2_fu_1857_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1829_p2                |     +    |      0|  0|  22|          22|          22|
    |sub_ln118_1_fu_836_p2              |     -    |      0|  0|  13|           4|           3|
    |sub_ln118_2_fu_874_p2              |     -    |      0|  0|  12|           3|           3|
    |sub_ln118_fu_798_p2                |     -    |      0|  0|  12|           2|           3|
    |sub_ln142_1_fu_640_p2              |     -    |      0|  0|  14|           2|          10|
    |sub_ln142_2_fu_978_p2              |     -    |      0|  0|  13|           2|          11|
    |sub_ln142_fu_564_p2                |     -    |      0|  0|  14|           1|          10|
    |sub_ln147_fu_1002_p2               |     -    |      0|  0|  13|          11|          11|
    |sub_ln507_1_fu_664_p2              |     -    |      0|  0|  12|           3|           3|
    |sub_ln507_fu_588_p2                |     -    |      0|  0|  12|           3|           3|
    |and_ln118_1_fu_550_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_2_fu_626_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_964_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_1032_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_1055_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op192_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op194_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op197_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op205_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op243_store_state5    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln118_1_fu_958_p2             |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln118_2_fu_620_p2             |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln118_fu_544_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln144_1_fu_582_p2             |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln144_2_fu_658_p2             |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln144_fu_996_p2               |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln443_fu_460_p2               |   icmp   |      0|  0|  13|           9|           6|
    |icmp_ln444_fu_910_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln879_1_fu_496_p2             |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln879_2_fu_502_p2             |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln879_fu_490_p2               |   icmp   |      0|  0|  13|           9|           2|
    |icmp_ln887_fu_472_p2               |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln891_fu_932_p2               |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln899_1_fu_508_p2             |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln899_fu_484_p2               |   icmp   |      0|  0|  13|           9|           2|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_1885_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_1026_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_1050_p2                |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_1189_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1211_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1233_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_3_0_fu_1240_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_4_0_fu_1246_p3       |  select  |      0|  0|   8|           1|           8|
    |p_Val2_4_fu_1891_p3                |  select  |      0|  0|   8|           1|           8|
    |select_ln118_1_fu_854_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln118_2_fu_892_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln118_3_fu_1008_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln118_fu_816_p3             |  select  |      0|  0|   3|           1|           3|
    |select_ln139_1_fu_570_p3           |  select  |      0|  0|  10|           1|          10|
    |select_ln139_2_fu_646_p3           |  select  |      0|  0|  10|           1|          10|
    |select_ln139_3_fu_808_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln139_4_fu_846_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln139_5_fu_884_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln139_fu_984_p3             |  select  |      0|  0|  11|           1|          11|
    |select_ln507_1_fu_756_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln507_2_fu_770_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln507_3_fu_778_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln507_fu_748_p3             |  select  |      0|  0|   3|           1|           3|
    |src_kernel_win_0_va_20_fu_1340_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_21_fu_1362_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_22_fu_1384_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_23_fu_1406_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_1428_p3  |  select  |      0|  0|   8|           1|           8|
    |x_fu_1038_p3                       |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_1_fu_830_p2              |    xor   |      0|  0|   4|           3|           4|
    |xor_ln118_2_fu_538_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_3_fu_614_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_4_fu_952_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_5_fu_1020_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln457_fu_478_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln493_1_fu_764_p2              |    xor   |      0|  0|   3|           3|           2|
    |xor_ln493_2_fu_786_p2              |    xor   |      0|  0|   3|           3|           2|
    |xor_ln493_3_fu_824_p2              |    xor   |      0|  0|   3|           3|           2|
    |xor_ln493_4_fu_862_p2              |    xor   |      0|  0|   3|           3|           2|
    |xor_ln493_5_fu_900_p2              |    xor   |      0|  0|   3|           3|           2|
    |xor_ln493_fu_1090_p2               |    xor   |      0|  0|   3|           3|           2|
    |xor_ln777_fu_1871_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1117|         486|         633|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_right_border_buf_0_16   |   9|          2|    8|         16|
    |ap_sig_allocacmp_right_border_buf_0_18   |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_27  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_30  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_31  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_32  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_34  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_36  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_38  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_39  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_40  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_43  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_44  |   9|          2|    8|         16|
    |ap_sig_allocacmp_src_kernel_win_0_va_56  |   9|          2|    8|         16|
    |p_dst_data_stream_V_blk_n                |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n                |   9|          2|    1|          2|
    |t_V_3_reg_445                            |   9|          2|   10|         20|
    |t_V_reg_434                              |   9|          2|    9|         18|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 207|         45|  136|        275|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln703_12_reg_2513             |  22|   0|   22|          0|
    |add_ln703_15_reg_2518             |  20|   0|   20|          0|
    |add_ln703_17_reg_2503             |  18|   0|   18|          0|
    |add_ln703_22_reg_2523             |  19|   0|   19|          0|
    |add_ln703_2_reg_2468              |  19|   0|   19|          0|
    |add_ln703_3_reg_2473              |  17|   0|   17|          0|
    |add_ln703_6_reg_2478              |  20|   0|   20|          0|
    |add_ln703_8_reg_2483              |  18|   0|   18|          0|
    |add_ln703_reg_2463                |  17|   0|   17|          0|
    |and_ln118_reg_2360                |   1|   0|    1|          0|
    |and_ln118_reg_2360_pp0_iter1_reg  |   1|   0|    1|          0|
    |and_ln512_reg_2383                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |i_V_reg_2286                      |   9|   0|    9|          0|
    |icmp_ln444_reg_2351               |   1|   0|    1|          0|
    |icmp_ln879_1_reg_2309             |   1|   0|    1|          0|
    |icmp_ln879_2_reg_2313             |   1|   0|    1|          0|
    |icmp_ln879_reg_2305               |   1|   0|    1|          0|
    |icmp_ln887_reg_2291               |   1|   0|    1|          0|
    |icmp_ln899_1_reg_2317             |   1|   0|    1|          0|
    |icmp_ln899_reg_2300               |   1|   0|    1|          0|
    |k_buf_0_val_6_addr_reg_2399       |  10|   0|   10|          0|
    |k_buf_0_val_7_addr_reg_2405       |  10|   0|   10|          0|
    |k_buf_0_val_8_addr_reg_2411       |  10|   0|   10|          0|
    |k_buf_0_val_9_addr_reg_2422       |  10|   0|   10|          0|
    |mul_ln1118_10_reg_2488            |  20|   0|   20|          0|
    |mul_ln1118_13_reg_2493            |  19|   0|   19|          0|
    |mul_ln1118_14_reg_2498            |  20|   0|   20|          0|
    |mul_ln703_2_reg_2508              |  18|   0|   18|          0|
    |or_ln457_reg_2374                 |   1|   0|    1|          0|
    |or_ln457_reg_2374_pp0_iter1_reg   |   1|   0|    1|          0|
    |p_Val2_4_reg_2528                 |   8|   0|    8|          0|
    |right_border_buf_0_10_fu_290      |   8|   0|    8|          0|
    |right_border_buf_0_11_fu_294      |   8|   0|    8|          0|
    |right_border_buf_0_12_fu_298      |   8|   0|    8|          0|
    |right_border_buf_0_13_fu_302      |   8|   0|    8|          0|
    |right_border_buf_0_14_fu_306      |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_254       |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_258       |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_262       |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_266       |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_270       |   8|   0|    8|          0|
    |right_border_buf_0_6_fu_274       |   8|   0|    8|          0|
    |right_border_buf_0_7_fu_278       |   8|   0|    8|          0|
    |right_border_buf_0_8_fu_282       |   8|   0|    8|          0|
    |right_border_buf_0_9_fu_286       |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_250       |   8|   0|    8|          0|
    |src_kernel_win_0_va_10_fu_210     |   8|   0|    8|          0|
    |src_kernel_win_0_va_11_fu_214     |   8|   0|    8|          0|
    |src_kernel_win_0_va_12_fu_218     |   8|   0|    8|          0|
    |src_kernel_win_0_va_13_fu_222     |   8|   0|    8|          0|
    |src_kernel_win_0_va_14_fu_226     |   8|   0|    8|          0|
    |src_kernel_win_0_va_15_fu_230     |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_fu_234     |   8|   0|    8|          0|
    |src_kernel_win_0_va_17_fu_238     |   8|   0|    8|          0|
    |src_kernel_win_0_va_18_fu_242     |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_246     |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_174      |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_reg_2433   |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_reg_2439   |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_reg_2445   |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_2451   |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_2457   |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_178      |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_182      |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_186      |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_190      |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_fu_194      |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_fu_198      |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_fu_202      |   8|   0|    8|          0|
    |src_kernel_win_0_va_9_fu_206      |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_170        |   8|   0|    8|          0|
    |t_V_3_reg_445                     |  10|   0|   10|          0|
    |t_V_reg_434                       |   9|   0|    9|          0|
    |tmp_8_reg_2417                    |   8|   0|    8|          0|
    |tmp_9_reg_2428                    |   8|   0|    8|          0|
    |trunc_ln458_reg_2369              |   3|   0|    3|          0|
    |x_reg_2364                        |  12|   0|   12|          0|
    |xor_ln457_reg_2295                |   1|   0|    1|          0|
    |xor_ln493_1_reg_2326              |   3|   0|    3|          0|
    |xor_ln493_2_reg_2331              |   3|   0|    3|          0|
    |xor_ln493_3_reg_2336              |   3|   0|    3|          0|
    |xor_ln493_4_reg_2341              |   3|   0|    3|          0|
    |xor_ln493_5_reg_2346              |   3|   0|    3|          0|
    |xor_ln493_reg_2392                |   3|   0|    3|          0|
    |and_ln512_reg_2383                |  64|  32|    1|          0|
    |icmp_ln444_reg_2351               |  64|  32|    1|          0|
    |src_kernel_win_0_va_20_reg_2433   |  64|  32|    8|          0|
    |src_kernel_win_0_va_21_reg_2439   |  64|  32|    8|          0|
    |src_kernel_win_0_va_22_reg_2445   |  64|  32|    8|          0|
    |src_kernel_win_0_va_23_reg_2451   |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1101| 192|  751|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

