#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 23 12:29:04 2019
# Process ID: 5780
# Current directory: /home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/slarson/.Xilinx/Vivado/2019.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source top.tcl
# create_project -force -name top -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {top.v}
# read_verilog {/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v}
# read_xdc top.xdc
# synth_design -directive default -top top -part xc7a100t-CSG324-1
Command: synth_design -directive default -top top -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.527 ; gain = 153.613 ; free physical = 6279 ; free virtual = 12061
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:312]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:314]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:315]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:908]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:911]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:913]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:995]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:998]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1000]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1082]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1085]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1087]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1169]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1172]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1174]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1256]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1259]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1261]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1343]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1346]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1348]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1430]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1433]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1435]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1517]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1520]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1522]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1570]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1572]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1574]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1577]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1636]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:1638]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:2040]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:2045]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:2088]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:2093]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3013]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3013]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3014]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3014]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3029]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3029]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3030]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3030]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3031]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3031]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3032]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3032]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3033]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3033]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3034]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3034]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3035]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3035]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3036]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3036]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3037]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3037]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3038]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3038]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3039]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3039]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3040]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3040]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3041]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3041]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3042]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3042]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3043]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3043]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3044]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3044]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3045]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3045]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3046]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3046]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11617]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11637]
INFO: [Synth 8-155] case statement is not full and has no default [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10646]
INFO: [Synth 8-155] case statement is not full and has no default [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10727]
INFO: [Synth 8-155] case statement is not full and has no default [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10809]
INFO: [Synth 8-155] case statement is not full and has no default [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10923]
INFO: [Synth 8-155] case statement is not full and has no default [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10945]
INFO: [Synth 8-155] case statement is not full and has no default [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11091]
INFO: [Synth 8-155] case statement is not full and has no default [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11185]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11699]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (2#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11699]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (3#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11710]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (4#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11738]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11760]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11782]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11804]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11826]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11848]
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11870]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11892]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11914]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11936]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11958]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11980]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12002]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12024]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12046]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12068]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12090]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12112]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12134]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12156]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12178]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12200]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12222]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12244]
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46306]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (5#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46306]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12277]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12299]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12332]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38491]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (6#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38491]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12358]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (7#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12385]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (8#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12408]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12434]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12461]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12484]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12510]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12537]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12560]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12586]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12613]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12636]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12662]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12689]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12712]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12738]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12765]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12788]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12814]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12841]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12864]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12890]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12917]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12940]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12966]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:12993]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13016]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13042]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13069]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13092]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13118]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13145]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13168]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13194]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13221]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13244]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13270]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13297]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13320]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13346]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13373]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13396]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13422]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13449]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13472]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13498]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13525]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1181]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2678]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:53]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:155]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:156]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:325]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:326]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:327]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (9#1) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:53]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:342]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:518]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:519]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:520]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:521]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:522]
INFO: [Synth 8-251] ERROR writeBack stuck by another plugin is not allowed [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1121]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1060]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1061]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1062]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1063]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1064]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1065]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1094]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1099]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1101]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (10#1) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:342]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6356]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6360]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_lastStageWasWfi_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6415]
WARNING: [Synth 8-6014] Unused sequential element _zz_123__reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4693]
WARNING: [Synth 8-6014] Unused sequential element _zz_130__reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4701]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_V_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6949]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_R_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6950]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_W_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6951]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_X_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6952]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_U_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6953]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_G_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6954]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_A_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6955]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_D_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6956]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_RSW_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6957]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7093]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7095]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4038]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4037]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4036]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7407]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (11#1) [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1181]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (12#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
WARNING: [Synth 8-7023] instance 'MMCME2_ADV' of module 'MMCME2_ADV' has 33 connections declared, but only 9 given [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13836]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (13#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (14#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_ethphy_liteethphyrmiirx_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:8480]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_rx_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:8575]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_a7ddrphy_dfi_p2_rddata_valid_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:9024]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_a7ddrphy_dfi_p3_rddata_valid_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:9025]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine0_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3785]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine0_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3786]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine1_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3947]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine1_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3948]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine2_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4109]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine2_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4110]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine3_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4271]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine3_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4272]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine4_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4433]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine4_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4434]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine5_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4595]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine5_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4596]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine6_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4757]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine6_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4758]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine7_cmd_buffer_first_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4919]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_bankmachine7_cmd_buffer_last_n_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4920]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_dfi_p0_rddata_en_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3448]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_dfi_p1_wrdata_en_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3462]
WARNING: [Synth 8-6014] Unused sequential element builder_rbank_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10463]
WARNING: [Synth 8-6014] Unused sequential element builder_wbank_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10466]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_vexriscv_time_cmp_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10724]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_ctrl_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10769]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_a7ddrphy_half_sys8x_taps_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10802]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_a7ddrphy_dly_sel_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10806]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_writer_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10905]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_reader_slot_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10909]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_reader_length_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10916]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_reader_eventmanager_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10920]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_ethphy_reset_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10938]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_ethphy_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10942]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11032]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector0_command_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11036]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector0_address_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11043]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector0_baddress_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11047]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector0_wrdata_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11060]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector1_command_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11064]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector1_address_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11071]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector1_baddress_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11075]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_sdram_phaseinjector1_wrdata_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11088]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_timer0_load_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11157]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_timer0_reload_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11170]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_timer0_en_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11174]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_timer0_eventmanager_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11182]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_uart_eventmanager_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11209]
WARNING: [Synth 8-6014] Unused sequential element main_soclinux_soclinux_uart_phy_re_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11239]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11646]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11663]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13547]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13561]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13575]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13589]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13603]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13617]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13631]
WARNING: [Synth 8-6014] Unused sequential element memdat_12_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13645]
WARNING: [Synth 8-6014] Unused sequential element memdat_13_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13672]
WARNING: [Synth 8-6014] Unused sequential element memadr_2_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13687]
WARNING: [Synth 8-6014] Unused sequential element memadr_4_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13703]
WARNING: [Synth 8-6014] Unused sequential element memdat_14_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13718]
WARNING: [Synth 8-6014] Unused sequential element memadr_6_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13733]
WARNING: [Synth 8-6014] Unused sequential element memadr_7_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13749]
WARNING: [Synth 8-6014] Unused sequential element memdat_17_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13764]
INFO: [Synth 8-4471] merging register 'memadr_10_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13863]
INFO: [Synth 8-4471] merging register 'memadr_11_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13873]
INFO: [Synth 8-4471] merging register 'memadr_12_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13883]
INFO: [Synth 8-4471] merging register 'memadr_13_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13893]
INFO: [Synth 8-4471] merging register 'memadr_14_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13903]
INFO: [Synth 8-4471] merging register 'memadr_15_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13913]
INFO: [Synth 8-4471] merging register 'memadr_16_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13923]
INFO: [Synth 8-4471] merging register 'memadr_19_reg[8:0]' into 'memadr_17_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13948]
INFO: [Synth 8-4471] merging register 'memadr_20_reg[8:0]' into 'memadr_18_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13954]
INFO: [Synth 8-4471] merging register 'memadr_21_reg[8:0]' into 'memadr_17_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13964]
INFO: [Synth 8-4471] merging register 'memadr_22_reg[8:0]' into 'memadr_18_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13970]
INFO: [Synth 8-4471] merging register 'memadr_23_reg[8:0]' into 'memadr_17_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13980]
INFO: [Synth 8-4471] merging register 'memadr_24_reg[8:0]' into 'memadr_18_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13986]
INFO: [Synth 8-4471] merging register 'memadr_27_reg[8:0]' into 'memadr_25_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:14012]
INFO: [Synth 8-4471] merging register 'memadr_28_reg[8:0]' into 'memadr_26_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:14018]
INFO: [Synth 8-4471] merging register 'memadr_29_reg[8:0]' into 'memadr_25_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:14028]
INFO: [Synth 8-4471] merging register 'memadr_30_reg[8:0]' into 'memadr_26_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:14034]
INFO: [Synth 8-4471] merging register 'memadr_31_reg[8:0]' into 'memadr_25_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:14044]
INFO: [Synth 8-4471] merging register 'memadr_32_reg[8:0]' into 'memadr_26_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:14050]
WARNING: [Synth 8-6014] Unused sequential element memadr_10_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13863]
WARNING: [Synth 8-6014] Unused sequential element memadr_11_reg was removed.  [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13873]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'main_soclinux_tx_converter_converter_source_payload_data_reg' and it is trimmed from '10' to '9' bits. [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:6090]
INFO: [Synth 8-4471] merging register 'memadr_1_reg[9:0]' into 'memadr_9_reg[9:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13659]
INFO: [Synth 8-4471] merging register 'memadr_25_reg[8:0]' into 'memadr_17_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:13996]
INFO: [Synth 8-4471] merging register 'memadr_26_reg[8:0]' into 'memadr_18_reg[8:0]' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:14002]
INFO: [Synth 8-4471] merging register 'main_soclinux_soclinux_a7ddrphy_dfi_p1_rddata_valid_reg' into 'main_soclinux_soclinux_a7ddrphy_dfi_p0_rddata_valid_reg' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3434]
INFO: [Synth 8-4471] merging register 'main_soclinux_soclinux_a7ddrphy_oe_dq_reg' into 'main_soclinux_soclinux_a7ddrphy_oe_dqs_reg' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:9028]
INFO: [Synth 8-4471] merging register 'main_soclinux_soclinux_sdram_dfi_p1_cs_n_reg' into 'main_soclinux_soclinux_sdram_dfi_p0_cs_n_reg' [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3454]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_busy
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1935.215 ; gain = 292.301 ; free physical = 6214 ; free virtual = 12000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.027 ; gain = 311.113 ; free physical = 6241 ; free virtual = 12026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.027 ; gain = 311.113 ; free physical = 6241 ; free virtual = 12026
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc:258]
Finished Parsing XDC File [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.715 ; gain = 0.000 ; free physical = 6063 ; free virtual = 11868
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2126.715 ; gain = 0.000 ; free physical = 6063 ; free virtual = 11868
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2126.715 ; gain = 483.801 ; free physical = 6171 ; free virtual = 11976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2126.715 ; gain = 483.801 ; free physical = 6171 ; free virtual = 11976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2126.715 ; gain = 483.801 ; free physical = 6171 ; free virtual = 11977
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_pteBuffer_PPN1_reg' and it is trimmed from '12' to '10' bits. [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6959]
INFO: [Synth 8-5544] ROM "CsrPlugin_selfException_payload_code" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3179]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4427]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4751]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4913]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3779]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3941]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:3149]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11651]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:11668]
INFO: [Synth 8-5544] ROM "main_soclinux_writer_inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_writer_inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_reader_source_source_payload_last_be" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_ethphy_liteethphyrmiirx_converter_converter_source_payload_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_rx_converter_converter_source_payload_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_preamble_inserter_source_payload_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_soclinux_sdram_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_soclinux_sdram_en0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_soclinux_sdram_en1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_soclinux_sdram_choose_cmd_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_soclinux_sdram_steerer_sel0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_soclinux_soclinux_sdram_steerer_sel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmaccrc32checker_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmacpreambleinserter_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmaccrc32inserter_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_refresher_state_reg' in module 'top'
INFO: [Synth 8-6430] The Block RAM "top/mem_grain0_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain1_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain2_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain3_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "top/storage_11_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmaccrc32inserter_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmacpreambleinserter_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmaccrc32checker_state_reg' using encoding 'sequential' in module 'top'
INFO: [Synth 8-6430] The Block RAM "top/storage_12_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_refresher_state_reg' using encoding 'one-hot' in module 'top'
WARNING: [Synth 8-6841] Block RAM (mem_1_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2126.715 ; gain = 483.801 ; free physical = 6162 ; free virtual = 11969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 41    
	   2 Input      2 Bit       Adders := 18    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 28    
	   4 Input      1 Bit         XORs := 19    
	   3 Input      1 Bit         XORs := 10    
	   5 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 11    
	   7 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 63    
	               30 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 46    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 46    
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 335   
+---RAMs : 
	             256K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              22K Bit         RAMs := 1     
	              11K Bit         RAMs := 2     
	               8K Bit         RAMs := 12    
	               2K Bit         RAMs := 12    
	             1024 Bit         RAMs := 1     
	              176 Bit         RAMs := 8     
	              160 Bit         RAMs := 2     
	               66 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 106   
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 4     
	  25 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     13 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	  31 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   3 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 360   
	   3 Input      1 Bit        Muxes := 40    
	   7 Input      1 Bit        Muxes := 105   
	   4 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 19    
	   2 Input      3 Bit       Adders := 37    
	   2 Input      2 Bit       Adders := 16    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 26    
	   4 Input      1 Bit         XORs := 19    
	   3 Input      1 Bit         XORs := 10    
	   5 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 11    
	   7 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 17    
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 37    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 138   
+---RAMs : 
	             256K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              22K Bit         RAMs := 1     
	              11K Bit         RAMs := 2     
	               8K Bit         RAMs := 8     
	               2K Bit         RAMs := 10    
	              176 Bit         RAMs := 8     
	              160 Bit         RAMs := 2     
	               66 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     13 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	  31 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 188   
	   4 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 12    
	  12 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 104   
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 36    
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 36    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 163   
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 67    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 8     
	  25 Input     32 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 19    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 138   
	   3 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "main_soclinux_reader_source_source_payload_last_be0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_soclinux_soclinux_sdram_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ways_0_datas_reg to conserve power
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain0_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain1_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain2_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain3_1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain0_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain1_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/mem_grain3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM storage_11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_11_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/storage_11_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM storage_12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_12_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/storage_12_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 2 bits of RAM "tag_mem_reg" due to constant propagation. Old ram width 22 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (mem_1_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (FDPE_2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_3) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_4) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_5) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_8) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_9) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_builder_liteethmaccrc32inserter_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_builder_refresher_state_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_soclinux_rx_converter_converter_source_first_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' (FDE) to 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[4]' (FDE) to 'VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_112__reg[0]' (FDE) to 'VexRiscv/_zz_112__reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface4_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface2_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface4_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface2_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface4_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface2_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface4_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_soclinux_interface4_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[0]' (FDE) to 'VexRiscv/_zz_115__reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_soclinux_soclinux_sdram_postponer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1_/loader_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_PC_reg[0]' (FDE) to 'VexRiscv/decode_to_execute_PC_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_soclinux_reader_counter0_inferred/\main_soclinux_reader_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_soclinux_reader_counter0_inferred/\main_soclinux_reader_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1_/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[4]' (FDE) to 'VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_soclinux_soclinux_sdram_sequencer_count_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_122__reg[1]' (FDE) to 'VexRiscv/_zz_122__reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_122__reg[0]' (FDE) to 'VexRiscv/_zz_122__reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_ba_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_ba_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_soclinux_soclinux_sdram_cmd_payload_a_reg[12] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_PC_reg[1]' (FDE) to 'VexRiscv/execute_to_memory_PC_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_112__reg[1] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_PC_reg[1]' (FDE) to 'VexRiscv/memory_to_writeBack_PC_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[1]' (FDE) to 'VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_129__reg[1]' (FDE) to 'VexRiscv/_zz_129__reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_129__reg[0]' (FDE) to 'VexRiscv/_zz_129__reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_sdram_dfi_p0_wrdata_en_reg' (FDR) to 'builder_new_master_wdata_ready0_reg'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_sdram_cmd_payload_we_reg' (FDR) to 'main_soclinux_soclinux_sdram_cmd_payload_a_reg[10]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 2126.715 ; gain = 483.801 ; free physical = 6151 ; free virtual = 11992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | memdat_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | mem_grain0_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain1_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain2_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain3_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain0_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain1_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain2_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain3_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | storage_11_reg          | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top               | storage_12_reg          | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top               | tag_mem_reg             | 1 K x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top               | mem_1_reg               | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|top               | data_mem_grain0_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain1_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain2_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain3_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain4_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain5_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain6_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain7_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | mem_3_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top               | mem_2_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top               | mem_4_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|top         | storage_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_14_reg | Implied   | 2 x 12               | RAM32M x 2   | 
|top         | storage_10_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|top         | storage_3_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_9_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_8_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_7_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_6_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_5_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_2_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_4_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_13_reg | Implied   | 2 x 33               | RAM32M x 6   | 
|top         | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_7/ways_0_datas_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_13/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1_/i_35/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_1/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_1/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_39/mem_grain0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_39/mem_grain0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_40/mem_grain1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_40/mem_grain1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_41/mem_grain2_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_41/mem_grain2_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_42/mem_grain3_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_42/mem_grain3_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_44/mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_44/mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_45/mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_45/mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_46/mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_46/mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_47/mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_47/mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_49/storage_11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_159/storage_12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_174/tag_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_366/mem_1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_483/data_mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_484/data_mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_485/data_mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_486/data_mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_487/data_mem_grain4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_488/data_mem_grain5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_489/data_mem_grain6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_490/data_mem_grain7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_492/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_494/mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_496/mem_4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_496/mem_4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_496/mem_4_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_496/mem_4_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_435/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 2126.715 ; gain = 483.801 ; free physical = 6024 ; free virtual = 11872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:39 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5912 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | mem_grain0_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain1_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain2_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain3_1_reg        | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain0_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain1_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain2_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | mem_grain3_reg          | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top               | storage_11_reg          | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top               | storage_12_reg          | 64 x 42(NO_CHANGE)     | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top               | tag_mem_reg             | 1 K x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top               | mem_1_reg               | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|top               | data_mem_grain0_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain1_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain2_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain3_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain4_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain5_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain6_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain7_reg     | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | mem_3_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top               | mem_2_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top               | mem_4_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|top         | storage_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_14_reg | Implied   | 2 x 12               | RAM32M x 2   | 
|top         | storage_10_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|top         | storage_3_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_9_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_8_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_7_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_6_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_5_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_2_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_4_reg  | Implied   | 8 x 22               | RAM32M x 4   | 
|top         | storage_13_reg | Implied   | 2 x 33               | RAM32M x 6   | 
|top         | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_sdram_dfi_p1_rddata_en_reg' (FDR) to 'builder_new_master_rdata_valid0_reg'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'main_soclinux_soclinux_uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'main_soclinux_soclinux_uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'main_soclinux_soclinux_uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'main_soclinux_soclinux_uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[5]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[6]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[7]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[8]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[9]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[10]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[11]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[29]' (FDE) to 'VexRiscv/dataCache_1_/stageA_request_amoCtrl_alu_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_tx_fifo_consume_reg_rep[3]' (FDRE) to 'main_soclinux_soclinux_uart_tx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_tx_fifo_consume_reg_rep[2]' (FDRE) to 'main_soclinux_soclinux_uart_tx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_tx_fifo_consume_reg_rep[0]' (FDRE) to 'main_soclinux_soclinux_uart_tx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_soclinux_soclinux_uart_tx_fifo_consume_reg_rep[1]' (FDRE) to 'main_soclinux_soclinux_uart_tx_fifo_consume_reg[1]'
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1_/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain2_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain2_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain3_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain3_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance storage_11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance storage_12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tag_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance data_mem_grain7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_4_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_4_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:02:48 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5922 ; free virtual = 11770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:5600]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:9021]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:9020]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:4]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10520]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10519]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10520]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10519]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10518]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10517]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10516]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10515]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10514]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.v:10513]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7098]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4608]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4607]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4605]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6350]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:4076]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:1069]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:2690]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:6377]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7030]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7027]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7029]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7026]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7025]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7018]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7016]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7015]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7017]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7013]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7013]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7013]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7013]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7013]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/slarson/vexriscv/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v:7013]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:02:51 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5923 ; free virtual = 11771
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:02:51 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5923 ; free virtual = 11771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:42 ; elapsed = 00:02:52 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5923 ; free virtual = 11771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:42 ; elapsed = 00:02:52 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5923 ; free virtual = 11771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:53 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5923 ; free virtual = 11771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:43 ; elapsed = 00:02:53 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5923 ; free virtual = 11771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | builder_new_master_rdata_valid9_reg                     | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | main_soclinux_soclinux_a7ddrphy_dfi_p0_rddata_valid_reg | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     5|
|2     |CARRY4      |   235|
|3     |IDELAYCTRL  |     1|
|4     |IDELAYE2    |    16|
|5     |ISERDESE2   |    16|
|6     |LUT1        |   113|
|7     |LUT2        |   489|
|8     |LUT3        |   818|
|9     |LUT4        |   955|
|10    |LUT5        |  1183|
|11    |LUT6        |  2123|
|12    |MMCME2_ADV  |     1|
|13    |MUXF7       |   129|
|14    |MUXF8       |     6|
|15    |ODDR        |     1|
|16    |OSERDESE2   |    43|
|17    |RAM32M      |    46|
|18    |RAMB18E1    |     6|
|19    |RAMB18E1_2  |     8|
|20    |RAMB18E1_3  |     8|
|21    |RAMB18E1_4  |     4|
|22    |RAMB36E1    |     1|
|23    |RAMB36E1_1  |     2|
|24    |RAMB36E1_10 |     1|
|25    |RAMB36E1_11 |     1|
|26    |RAMB36E1_12 |     1|
|27    |RAMB36E1_2  |     1|
|28    |RAMB36E1_3  |     8|
|29    |RAMB36E1_4  |     4|
|30    |RAMB36E1_5  |     1|
|31    |RAMB36E1_6  |     1|
|32    |RAMB36E1_7  |     1|
|33    |RAMB36E1_8  |     1|
|34    |RAMB36E1_9  |     1|
|35    |SRL16E      |     2|
|36    |FDPE        |     8|
|37    |FDRE        |  4037|
|38    |FDSE        |   292|
|39    |IBUF        |     6|
|40    |IOBUF       |    17|
|41    |OBUF        |    31|
|42    |OBUFDS      |     1|
|43    |OBUFTDS     |     2|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 | 10626|
|2     |  VexRiscv                 |VexRiscv         |  6015|
|3     |    IBusCachedPlugin_cache |InstructionCache |  1387|
|4     |    dataCache_1_           |DataCache        |  1237|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:43 ; elapsed = 00:02:53 . Memory (MB): peak = 2249.520 ; gain = 606.605 ; free physical = 5923 ; free virtual = 11771
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4717 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:36 ; elapsed = 00:02:45 . Memory (MB): peak = 2249.520 ; gain = 433.918 ; free physical = 5972 ; free virtual = 11821
Synthesis Optimization Complete : Time (s): cpu = 00:02:43 ; elapsed = 00:02:53 . Memory (MB): peak = 2249.527 ; gain = 606.605 ; free physical = 5987 ; free virtual = 11835
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc:258]
INFO: [Timing 38-2] Deriving generated clocks [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc:258]
Finished Parsing XDC File [/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.551 ; gain = 0.000 ; free physical = 5611 ; free virtual = 11477
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 46 instances

INFO: [Common 17-83] Releasing license: Synthesis
464 Infos, 392 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:08 . Memory (MB): peak = 2672.551 ; gain = 1270.871 ; free physical = 5784 ; free virtual = 11650
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.453 ; gain = 80.875 ; free physical = 5723 ; free virtual = 11590

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ab4b219f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5725 ; free virtual = 11592

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ef244beb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5697 ; free virtual = 11564
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 166196313

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5697 ; free virtual = 11565
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f9c92ae7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5697 ; free virtual = 11565
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 221 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f9c92ae7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5698 ; free virtual = 11566
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f9c92ae7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5699 ; free virtual = 11566
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f9c92ae7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5699 ; free virtual = 11566
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              10  |                                              6  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                            221  |
|  BUFG optimization            |               0  |               0  |                                              5  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5699 ; free virtual = 11566
Ending Logic Optimization Task | Checksum: 13b1cd3bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.453 ; gain = 0.000 ; free physical = 5699 ; free virtual = 11566

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.566 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 100
Ending PowerOpt Patch Enables Task | Checksum: 1a171f000

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2979.809 ; gain = 0.000 ; free physical = 5665 ; free virtual = 11536
Ending Power Optimization Task | Checksum: 1a171f000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2979.809 ; gain = 219.355 ; free physical = 5672 ; free virtual = 11544

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a171f000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 11544

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.809 ; gain = 0.000 ; free physical = 5672 ; free virtual = 11544
Ending Netlist Obfuscation Task | Checksum: 113be2117

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.809 ; gain = 0.000 ; free physical = 5673 ; free virtual = 11545
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2979.809 ; gain = 300.230 ; free physical = 5678 ; free virtual = 11549
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5670 ; free virtual = 11543
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e361fa57

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5670 ; free virtual = 11543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5670 ; free virtual = 11543

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'eth_tx_clk_inst' is driving clock pin of 102 registers. This could lead to large hold time violations. First few involved registers are:
	FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2] {FDRE}
	main_soclinux_crc32_inserter_reg_reg[13] {FDSE}
	main_soclinux_crc32_inserter_reg_reg[12] {FDSE}
	main_soclinux_crc32_inserter_reg_reg[19] {FDSE}
	main_soclinux_crc32_inserter_reg_reg[17] {FDSE}
WARNING: [Place 30-568] A LUT 'ISERDESE2_i_1' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	ISERDESE2_2 {ISERDESE2}
	ISERDESE2_12 {ISERDESE2}
	ISERDESE2_11 {ISERDESE2}
	ISERDESE2_10 {ISERDESE2}
	ISERDESE2_14 {ISERDESE2}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3885cbdd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5662 ; free virtual = 11538

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7e89299e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5656 ; free virtual = 11533

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7e89299e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5656 ; free virtual = 11533
Phase 1 Placer Initialization | Checksum: 7e89299e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5656 ; free virtual = 11533

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f7eaca7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5648 ; free virtual = 11527

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5631 ; free virtual = 11511

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f635946c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5631 ; free virtual = 11511
Phase 2.2 Global Placement Core | Checksum: c19a5f70

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5628 ; free virtual = 11509
Phase 2 Global Placement | Checksum: c19a5f70

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5632 ; free virtual = 11512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1554f79e8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5630 ; free virtual = 11511

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dbecbe91

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5630 ; free virtual = 11511

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e904457f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5630 ; free virtual = 11511

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1187ad956

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5630 ; free virtual = 11511

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 952a296b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5627 ; free virtual = 11508

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 112a55efe

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5620 ; free virtual = 11501

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19b047564

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5623 ; free virtual = 11504

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a76d8ae2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5623 ; free virtual = 11504
Phase 3 Detail Placement | Checksum: 1a76d8ae2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5623 ; free virtual = 11505

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 182dd1331

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 182dd1331

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.528. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12f4aabe0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499
Phase 4.1 Post Commit Optimization | Checksum: 12f4aabe0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12f4aabe0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12f4aabe0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499
Phase 4.4 Final Placement Cleanup | Checksum: 110c499fa

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 110c499fa

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499
Ending Placer Task | Checksum: c258d3bf

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5618 ; free virtual = 11499
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 3003.820 ; gain = 24.012 ; free physical = 5637 ; free virtual = 11518
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5633 ; free virtual = 11514
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3003.820 ; gain = 0.000 ; free physical = 5641 ; free virtual = 11522
# report_clock_utilization -file top_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 97189b89 ConstDB: 0 ShapeSum: 2b403836 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19efc97c2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5512 ; free virtual = 11394
Post Restoration Checksum: NetGraph: e54910e5 NumContArr: b9b386dd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19efc97c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5480 ; free virtual = 11362

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19efc97c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5445 ; free virtual = 11328

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19efc97c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5445 ; free virtual = 11328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25ea9fef1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5371 ; free virtual = 11273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.357  | TNS=0.000  | WHS=-0.430 | THS=-156.841|

Phase 2 Router Initialization | Checksum: 1b99ca091

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5374 ; free virtual = 11277

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0195413 %
  Global Horizontal Routing Utilization  = 0.00639386 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9293
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9293
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15d3e8896

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5362 ; free virtual = 11271

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2418
 Number of Nodes with overlaps = 722
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cdd43ebb

Time (s): cpu = 00:01:55 ; elapsed = 00:00:58 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21d975ae8

Time (s): cpu = 00:01:55 ; elapsed = 00:00:58 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2b04a641c

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250
Phase 4 Rip-up And Reroute | Checksum: 2b04a641c

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2b04a641c

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b04a641c

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250
Phase 5 Delay and Skew Optimization | Checksum: 2b04a641c

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 290d9b093

Time (s): cpu = 00:01:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.126  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 243727e9a

Time (s): cpu = 00:01:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250
Phase 6 Post Hold Fix | Checksum: 243727e9a

Time (s): cpu = 00:01:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.309 %
  Global Horizontal Routing Utilization  = 2.92484 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c7a5865b

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5236 ; free virtual = 11250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c7a5865b

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5235 ; free virtual = 11249

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cea7344c

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5234 ; free virtual = 11248

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.126  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cea7344c

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5239 ; free virtual = 11253
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5281 ; free virtual = 11295

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:04 . Memory (MB): peak = 3004.824 ; gain = 1.004 ; free physical = 5281 ; free virtual = 11295
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                13415        0.029        0.000                      0                13411        0.264        0.000                       0                  4943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                 {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout0  {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout1  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout2  {1.250 3.750}        5.000           200.000         
  main_soclinux_soclinux_clkout3  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout4  {0.000 10.000}       20.000          50.000          
eth_rx_clk                        {0.000 40.000}       80.000          12.500          
eth_tx_clk                        {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                   8.751        0.000                       0                     2  
  main_soclinux_soclinux_clkout0        0.128        0.000                      0                12734        0.029        0.000                      0                12734        3.750        0.000                       0                  4586  
  main_soclinux_soclinux_clkout1                                                                                                                                                    2.845        0.000                       0                    75  
  main_soclinux_soclinux_clkout2                                                                                                                                                    2.845        0.000                       0                     4  
  main_soclinux_soclinux_clkout3        2.911        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  main_soclinux_soclinux_clkout4                                                                                                                                                   17.845        0.000                       0                     2  
eth_rx_clk                             71.503        0.000                      0                  443        0.053        0.000                      0                  443       38.750        0.000                       0                   160  
eth_tx_clk                             68.819        0.000                      0                  221        0.183        0.000                      0                  221       39.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                main_soclinux_soclinux_clkout0        3.632        0.000                      0                    1                                                                        
                                main_soclinux_soclinux_clkout3        3.638        0.000                      0                    1                                                                        
                                eth_rx_clk                            2.394        0.000                      0                    1                                                                        
                                eth_tx_clk                            2.823        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5281 ; free virtual = 11295
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3004.824 ; gain = 0.000 ; free physical = 5253 ; free virtual = 11283
INFO: [Common 17-1381] The checkpoint '/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site IOB_X1Y54 conflict with constrained INTERNAL_VREF of 0.750V.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net CLKB0 is a gated clock net sourced by a combinational pin ISERDESE2_i_1/O, cell ISERDESE2_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net eth_tx_clk is a gated clock net sourced by a combinational pin eth_tx_clk_inst/O, cell eth_tx_clk_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT ISERDESE2_i_1 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
ISERDESE2, ISERDESE2_1, ISERDESE2_10, ISERDESE2_11, ISERDESE2_12, ISERDESE2_13, ISERDESE2_14, ISERDESE2_15, ISERDESE2_2, ISERDESE2_3, ISERDESE2_4, ISERDESE2_5, ISERDESE2_6, ISERDESE2_7, ISERDESE2_8... and (the first 15 of 16 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT eth_tx_clk_inst is driving clock pin of 102 cells. This could lead to large hold time violations. Involved cells are:
FDPE_10, FDPE_11, FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1], FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2], FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0], FSM_sequential_builder_liteethmacpreambleinserter_state_reg[1], builder_liteethmacgap_state_reg, builder_liteethmacpaddinginserter_state_reg, builder_xilinxmultiregimpl6_regs0_reg[0], builder_xilinxmultiregimpl6_regs0_reg[1], builder_xilinxmultiregimpl6_regs0_reg[2], builder_xilinxmultiregimpl6_regs0_reg[3], builder_xilinxmultiregimpl6_regs0_reg[4], builder_xilinxmultiregimpl6_regs0_reg[5], builder_xilinxmultiregimpl6_regs0_reg[6]... and (the first 15 of 102 listed)
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/slarson/vexriscv/linux-on-litex-vexriscv/build/nexys4ddr/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Oct 23 12:35:21 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3191.152 ; gain = 186.328 ; free physical = 5224 ; free virtual = 11250
# quit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 12:35:22 2019...
