# Manish--> MEMORY.VERILOG:-
I have created a memory projects using verilog and i used simulation tool named Modelsim,i this i have created memory for 4 combination that are associated with front door access and back door access
