<stg><name>mod_exp</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp><and_exp><literal name="trunc_ln1497" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="32">
<![CDATA[
entry:1 %shr_i3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shr_i3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="32">
<![CDATA[
entry:2 %m_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
entry:3 %t_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:4 %N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:5 %d_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:6 %y_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="258" op_0_bw="256">
<![CDATA[
entry:7 %conv_i167_i15 = zext i256 %N_read

]]></Node>
<StgValue><ssdm name="conv_i167_i15"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="257" op_0_bw="256">
<![CDATA[
entry:8 %zext_ln1496 = zext i256 %N_read

]]></Node>
<StgValue><ssdm name="zext_ln1496"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:9 %store_ln41 = store i256 %y_read, i256 %t_V_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:10 %store_ln41 = store i256 1, i256 %m_V_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:11 %store_ln41 = store i256 %d_read, i256 %shr_i3

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:12 %store_ln41 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln41 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body:0 %i_4 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.body:1 %a_V = load i256 %m_V_1

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.body:2 %b_V = load i256 %t_V_1

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:3 %icmp_ln41 = icmp_eq  i9 %i_4, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:5 %i_7 = add i9 %i_4, i9 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln41 = br i1 %icmp_ln41, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.body.split:0 %shr_i3_load = load i256 %shr_i3

]]></Node>
<StgValue><ssdm name="shr_i3_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="256">
<![CDATA[
for.body.split:2 %trunc_ln1497 = trunc i256 %shr_i3_load

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="257" op_0_bw="256">
<![CDATA[
for.body.split:3 %zext_ln186 = zext i256 %b_V

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:4 %br_ln43 = br i1 %trunc_ln1497, void %for.inc, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.preheader:0 %br_ln13 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="256">
<![CDATA[
for.end:0 %ret_ln51 = ret i256 %a_V

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
for.body.i:0 %empty_15 = phi i256 %zext_ln1669, void %for.body.i.split_ifconv, i256 %a_V, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body.i:1 %i_1 = phi i9 %i_6, void %for.body.i.split_ifconv, i9 0, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="257" op_0_bw="257" op_1_bw="0" op_2_bw="257" op_3_bw="0">
<![CDATA[
for.body.i:2 %t_V_11 = phi i257 %t_V_5, void %for.body.i.split_ifconv, i257 %zext_ln186, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="t_V_11"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="257" op_0_bw="257" op_1_bw="0" op_2_bw="257" op_3_bw="0">
<![CDATA[
for.body.i:3 %m_V_19 = phi i257 %m_V_14, void %for.body.i.split_ifconv, i257 0, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="m_V_19"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i:4 %icmp_ln13 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:5 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i:6 %i_6 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:7 %br_ln13 = br i1 %icmp_ln13, void %for.body.i.split_ifconv, void %_Z11mod_product7ap_uintILi256EES0_S0_.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="256">
<![CDATA[
for.body.i.split_ifconv:1 %trunc_ln1497_1 = trunc i256 %empty_15

]]></Node>
<StgValue><ssdm name="trunc_ln1497_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="258" op_0_bw="257">
<![CDATA[
for.body.i.split_ifconv:2 %zext_ln186_1 = zext i257 %t_V_11

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="258" op_0_bw="257">
<![CDATA[
for.body.i.split_ifconv:3 %zext_ln186_2 = zext i257 %m_V_19

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i.split_ifconv:4 %ret_V = add i258 %zext_ln186_2, i258 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i.split_ifconv:6 %m_V = add i257 %m_V_19, i257 %t_V_11

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="258" op_0_bw="258" op_1_bw="257" op_2_bw="1">
<![CDATA[
for.body.i.split_ifconv:11 %ret_V_1 = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %t_V_11, i1 0

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i.split_ifconv:12 %icmp_ln1035 = icmp_ugt  i258 %ret_V_1, i258 %conv_i167_i15

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i.split_ifconv:13 %t_V_4 = shl i257 %t_V_11, i257 1

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i.split_ifconv:14 %t_V = sub i257 %t_V_4, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="255" op_0_bw="255" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split_ifconv:16 %r_V_1 = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %empty_15, i32 1, i32 255

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="255">
<![CDATA[
for.body.i.split_ifconv:17 %zext_ln1669 = zext i255 %r_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="257">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit:0 %trunc_ln186 = trunc i257 %m_V_19

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit:1 %store_ln45 = store i256 %trunc_ln186, i256 %m_V_1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit:2 %br_ln45 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp><and_exp><literal name="trunc_ln1497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.inc:0 %br_ln13 = br void %for.body.i24

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i.split_ifconv:4 %ret_V = add i258 %zext_ln186_2, i258 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i.split_ifconv:6 %m_V = add i257 %m_V_19, i257 %t_V_11

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i.split_ifconv:7 %m_V_11 = sub i257 %m_V, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="m_V_11"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i.split_ifconv:14 %t_V = sub i257 %t_V_4, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="257" op_0_bw="1" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.body.i.split_ifconv:15 %t_V_5 = select i1 %icmp_ln1035, i257 %t_V, i257 %t_V_4

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:0 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i.split_ifconv:5 %icmp_ln1031 = icmp_ult  i258 %ret_V, i258 %conv_i167_i15

]]></Node>
<StgValue><ssdm name="icmp_ln1031"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i.split_ifconv:7 %m_V_11 = sub i257 %m_V, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="m_V_11"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split_ifconv:8 %and_ln1031 = and i1 %trunc_ln1497_1, i1 %icmp_ln1031

]]></Node>
<StgValue><ssdm name="and_ln1031"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="257" op_0_bw="1" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.body.i.split_ifconv:9 %m_V_13 = select i1 %and_ln1031, i257 %m_V, i257 %m_V_11

]]></Node>
<StgValue><ssdm name="m_V_13"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="257" op_0_bw="1" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.body.i.split_ifconv:10 %m_V_14 = select i1 %trunc_ln1497_1, i257 %m_V_13, i257 %m_V_19

]]></Node>
<StgValue><ssdm name="m_V_14"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split_ifconv:18 %br_ln13 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
for.body.i24:0 %empty_17 = phi i256 %b_V, void %for.inc, i256 %zext_ln1669_2, void %for.body.i24.split_ifconv

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body.i24:1 %i_3 = phi i9 0, void %for.inc, i9 %i_8, void %for.body.i24.split_ifconv

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="257" op_0_bw="257" op_1_bw="0" op_2_bw="257" op_3_bw="0">
<![CDATA[
for.body.i24:2 %t_V_12 = phi i257 %zext_ln186, void %for.inc, i257 %t_V_10, void %for.body.i24.split_ifconv

]]></Node>
<StgValue><ssdm name="t_V_12"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="257" op_0_bw="257" op_1_bw="0" op_2_bw="257" op_3_bw="0">
<![CDATA[
for.body.i24:3 %m_V_20 = phi i257 0, void %for.inc, i257 %m_V_18, void %for.body.i24.split_ifconv

]]></Node>
<StgValue><ssdm name="m_V_20"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i24:4 %icmp_ln13_1 = icmp_eq  i9 %i_3, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i24:5 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i24:6 %i_8 = add i9 %i_3, i9 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i24:7 %br_ln13 = br i1 %icmp_ln13_1, void %for.body.i24.split_ifconv, void %_Z11mod_product7ap_uintILi256EES0_S0_.exit50

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="256">
<![CDATA[
for.body.i24.split_ifconv:1 %trunc_ln1497_2 = trunc i256 %empty_17

]]></Node>
<StgValue><ssdm name="trunc_ln1497_2"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="258" op_0_bw="257">
<![CDATA[
for.body.i24.split_ifconv:2 %zext_ln186_3 = zext i257 %t_V_12

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="258" op_0_bw="257">
<![CDATA[
for.body.i24.split_ifconv:3 %zext_ln186_4 = zext i257 %m_V_20

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i24.split_ifconv:4 %ret_V_2 = add i258 %zext_ln186_4, i258 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i24.split_ifconv:6 %m_V_15 = add i257 %m_V_20, i257 %t_V_12

]]></Node>
<StgValue><ssdm name="m_V_15"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="258" op_0_bw="258" op_1_bw="257" op_2_bw="1">
<![CDATA[
for.body.i24.split_ifconv:11 %ret_V_3 = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %t_V_12, i1 0

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i24.split_ifconv:12 %icmp_ln1035_1 = icmp_ugt  i258 %ret_V_3, i258 %conv_i167_i15

]]></Node>
<StgValue><ssdm name="icmp_ln1035_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i24.split_ifconv:13 %t_V_9 = shl i257 %t_V_12, i257 1

]]></Node>
<StgValue><ssdm name="t_V_9"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i24.split_ifconv:14 %t_V_8 = sub i257 %t_V_9, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="t_V_8"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="255" op_0_bw="255" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i24.split_ifconv:16 %r_V_2 = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %empty_17, i32 1, i32 255

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="255">
<![CDATA[
for.body.i24.split_ifconv:17 %zext_ln1669_2 = zext i255 %r_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1669_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:0 %shr_i3_load_1 = load i256 %shr_i3

]]></Node>
<StgValue><ssdm name="shr_i3_load_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="257">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:1 %trunc_ln186_1 = trunc i257 %m_V_20

]]></Node>
<StgValue><ssdm name="trunc_ln186_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="255" op_0_bw="255" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:2 %r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %shr_i3_load_1, i32 1, i32 255

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="255">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:3 %zext_ln1669_1 = zext i255 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:4 %store_ln41 = store i256 %trunc_ln186_1, i256 %t_V_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:5 %store_ln41 = store i256 %zext_ln1669_1, i256 %shr_i3

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:6 %store_ln41 = store i9 %i_7, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
_Z11mod_product7ap_uintILi256EES0_S0_.exit50:7 %br_ln41 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="258" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i24.split_ifconv:4 %ret_V_2 = add i258 %zext_ln186_4, i258 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i24.split_ifconv:6 %m_V_15 = add i257 %m_V_20, i257 %t_V_12

]]></Node>
<StgValue><ssdm name="m_V_15"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i24.split_ifconv:7 %m_V_16 = sub i257 %m_V_15, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="m_V_16"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i24.split_ifconv:14 %t_V_8 = sub i257 %t_V_9, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="t_V_8"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="257" op_0_bw="1" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.body.i24.split_ifconv:15 %t_V_10 = select i1 %icmp_ln1035_1, i257 %t_V_8, i257 %t_V_9

]]></Node>
<StgValue><ssdm name="t_V_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i24.split_ifconv:0 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="258" op_1_bw="258">
<![CDATA[
for.body.i24.split_ifconv:5 %icmp_ln1031_1 = icmp_ult  i258 %ret_V_2, i258 %conv_i167_i15

]]></Node>
<StgValue><ssdm name="icmp_ln1031_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
for.body.i24.split_ifconv:7 %m_V_16 = sub i257 %m_V_15, i257 %zext_ln1496

]]></Node>
<StgValue><ssdm name="m_V_16"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i24.split_ifconv:8 %and_ln1031_1 = and i1 %trunc_ln1497_2, i1 %icmp_ln1031_1

]]></Node>
<StgValue><ssdm name="and_ln1031_1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="257" op_0_bw="1" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.body.i24.split_ifconv:9 %m_V_17 = select i1 %and_ln1031_1, i257 %m_V_15, i257 %m_V_16

]]></Node>
<StgValue><ssdm name="m_V_17"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="257" op_0_bw="1" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.body.i24.split_ifconv:10 %m_V_18 = select i1 %trunc_ln1497_2, i257 %m_V_17, i257 %m_V_20

]]></Node>
<StgValue><ssdm name="m_V_18"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.body.i24.split_ifconv:18 %br_ln13 = br void %for.body.i24

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
