

================================================================
== Synthesis Summary Report of 'eyeriss'
================================================================
+ General Information: 
    * Date:           Wed May  7 05:22:20 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        eyeriss
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ eyeriss                             |     -|  0.48|      243|  1.215e+03|         -|      244|     -|        no|     -|  15 (~0%)|  2435 (~0%)|  4406 (~0%)|    -|
    | + eyeriss_Pipeline_1                 |     -|  2.29|       11|     55.000|         -|       11|     -|        no|     -|         -|     6 (~0%)|    48 (~0%)|    -|
    |  o Loop 1                            |     -|  3.65|        9|     45.000|         1|        1|     9|       yes|     -|         -|           -|           -|    -|
    | + eyeriss_Pipeline_2                 |     -|  2.29|       11|     55.000|         -|       11|     -|        no|     -|         -|     6 (~0%)|    48 (~0%)|    -|
    |  o Loop 1                            |     -|  3.65|        9|     45.000|         1|        1|     9|       yes|     -|         -|           -|           -|    -|
    | + eyeriss_Pipeline_3                 |     -|  2.29|       11|     55.000|         -|       11|     -|        no|     -|         -|     6 (~0%)|    48 (~0%)|    -|
    |  o Loop 1                            |     -|  3.65|        9|     45.000|         1|        1|     9|       yes|     -|         -|           -|           -|    -|
    | + eyeriss_Pipeline_VITIS_LOOP_105_1  |     -|  0.48|      229|  1.145e+03|         -|      229|     -|        no|     -|  15 (~0%)|  2217 (~0%)|  3690 (~0%)|    -|
    |  o VITIS_LOOP_105_1                  |    II|  3.65|      227|  1.135e+03|        19|       14|    15|       yes|     -|         -|           -|           -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------+----------+
| Interface             | Bitwidth |
+-----------------------+----------+
| DRAM_Wt_data_address0 | 4        |
| DRAM_Wt_data_address1 | 4        |
| DRAM_Wt_data_q0       | 32       |
| DRAM_Wt_data_q1       | 32       |
| DRAM_ip_data_address0 | 5        |
| DRAM_ip_data_q0       | 32       |
| DRAM_op_data_address0 | 4        |
| DRAM_op_data_d0       | 32       |
+-----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------+
| Argument     | Direction | Datatype |
+--------------+-----------+----------+
| DRAM_ip_data | in        | int*     |
| DRAM_Wt_data | in        | int*     |
| DRAM_op_data | out       | int*     |
+--------------+-----------+----------+

* SW-to-HW Mapping
+--------------+-----------------------+---------+----------+
| Argument     | HW Interface          | HW Type | HW Usage |
+--------------+-----------------------+---------+----------+
| DRAM_ip_data | DRAM_ip_data_address0 | port    | offset   |
| DRAM_ip_data | DRAM_ip_data_ce0      | port    |          |
| DRAM_ip_data | DRAM_ip_data_q0       | port    |          |
| DRAM_Wt_data | DRAM_Wt_data_address0 | port    | offset   |
| DRAM_Wt_data | DRAM_Wt_data_ce0      | port    |          |
| DRAM_Wt_data | DRAM_Wt_data_q0       | port    |          |
| DRAM_Wt_data | DRAM_Wt_data_address1 | port    | offset   |
| DRAM_Wt_data | DRAM_Wt_data_ce1      | port    |          |
| DRAM_Wt_data | DRAM_Wt_data_q1       | port    |          |
| DRAM_op_data | DRAM_op_data_address0 | port    | offset   |
| DRAM_op_data | DRAM_op_data_ce0      | port    |          |
| DRAM_op_data | DRAM_op_data_we0      | port    |          |
| DRAM_op_data | DRAM_op_data_d0       | port    |          |
+--------------+-----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| + eyeriss                            | 15  |        |             |     |        |         |
|  + eyeriss_Pipeline_1                | 0   |        |             |     |        |         |
|    empty_24_fu_88_p2                 | -   |        | empty_24    | add | fabric | 0       |
|  + eyeriss_Pipeline_2                | 0   |        |             |     |        |         |
|    empty_22_fu_56_p2                 | -   |        | empty_22    | add | fabric | 0       |
|  + eyeriss_Pipeline_3                | 0   |        |             |     |        |         |
|    empty_20_fu_56_p2                 | -   |        | empty_20    | add | fabric | 0       |
|  + eyeriss_Pipeline_VITIS_LOOP_105_1 | 15  |        |             |     |        |         |
|    cycle_2_fu_1271_p2                | -   |        | cycle_2     | add | fabric | 0       |
|    add_ln36_fu_1288_p2               | -   |        | add_ln36    | add | fabric | 0       |
|    add_ln36_1_fu_1365_p2             | -   |        | add_ln36_1  | add | fabric | 0       |
|    grp_fu_1075_p2                    | -   |        | add_ln49    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U6             | 3   |        | mul_ln61    | mul | auto   | 0       |
|    grp_fu_1232_p2                    | -   |        | add_ln60    | add | fabric | 0       |
|    add_ln63_fu_1514_p2               | -   |        | add_ln63    | add | fabric | 0       |
|    add_ln77_fu_1760_p2               | -   |        | add_ln77    | add | fabric | 0       |
|    grp_fu_1075_p2                    | -   |        | add_ln49_1  | add | fabric | 0       |
|    add_ln54_fu_1568_p2               | -   |        | add_ln54    | add | fabric | 0       |
|    add_ln61_fu_1582_p2               | -   |        | add_ln61    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U6             | 3   |        | mul_ln61_1  | mul | auto   | 0       |
|    add_ln60_1_fu_1770_p2             | -   |        | add_ln60_1  | add | fabric | 0       |
|    add_ln63_1_fu_1521_p2             | -   |        | add_ln63_1  | add | fabric | 0       |
|    add_ln79_fu_1775_p2               | -   |        | add_ln79    | add | fabric | 0       |
|    add_ln49_2_fu_1599_p2             | -   |        | add_ln49_2  | add | fabric | 0       |
|    add_ln54_1_fu_1621_p2             | -   |        | add_ln54_1  | add | fabric | 0       |
|    add_ln61_1_fu_1655_p2             | -   |        | add_ln61_1  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U9             | 3   |        | mul_ln61_2  | mul | auto   | 0       |
|    add_ln60_2_fu_1785_p2             | -   |        | add_ln60_2  | add | fabric | 0       |
|    grp_fu_1206_p2                    | -   |        | add_ln63_2  | add | fabric | 0       |
|    add_ln79_1_fu_1824_p2             | -   |        | add_ln79_1  | add | fabric | 0       |
|    grp_fu_1075_p2                    | -   |        | add_ln49_3  | add | fabric | 0       |
|    add_ln53_fu_1692_p2               | -   |        | add_ln53    | add | fabric | 0       |
|    add_ln61_2_fu_1724_p2             | -   |        | add_ln61_2  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U7             | 3   |        | mul_ln61_3  | mul | auto   | 0       |
|    grp_fu_1240_p2                    | -   |        | add_ln60_3  | add | fabric | 0       |
|    add_ln63_3_fu_1645_p2             | -   |        | add_ln63_3  | add | fabric | 0       |
|    add_ln79_2_fu_1734_p2             | -   |        | add_ln79_2  | add | fabric | 0       |
|    grp_fu_1075_p2                    | -   |        | add_ln49_4  | add | fabric | 0       |
|    add_ln53_1_fu_1453_p2             | -   |        | add_ln53_1  | add | fabric | 0       |
|    add_ln61_3_fu_1535_p2             | -   |        | add_ln61_3  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U7             | 3   |        | mul_ln61_4  | mul | auto   | 0       |
|    add_ln60_4_fu_1744_p2             | -   |        | add_ln60_4  | add | fabric | 0       |
|    grp_fu_1132_p2                    | -   |        | add_ln63_4  | add | fabric | 0       |
|    add_ln79_3_fu_1798_p2             | -   |        | add_ln79_3  | add | fabric | 0       |
|    grp_fu_1104_p2                    | -   |        | add_ln49_5  | add | fabric | 0       |
|    add_ln53_2_fu_1415_p2             | -   |        | add_ln53_2  | add | fabric | 0       |
|    add_ln61_4_fu_1467_p2             | -   |        | add_ln61_4  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U8             | 3   |        | mul_ln61_5  | mul | auto   | 0       |
|    add_ln60_5_fu_1703_p2             | -   |        | add_ln60_5  | add | fabric | 0       |
|    grp_fu_1132_p2                    | -   |        | add_ln63_5  | add | fabric | 0       |
|    add_ln79_4_fu_1868_p2             | -   |        | add_ln79_4  | add | fabric | 0       |
|    grp_fu_1104_p2                    | -   |        | add_ln49_6  | add | fabric | 0       |
|    add_ln53_3_fu_1552_p2             | -   |        | add_ln53_3  | add | fabric | 0       |
|    add_ln61_5_fu_1750_p2             | -   |        | add_ln61_5  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U10            | 3   |        | mul_ln61_6  | mul | auto   | 0       |
|    add_ln60_6_fu_1978_p2             | -   |        | add_ln60_6  | add | fabric | 0       |
|    add_ln63_6_fu_1682_p2             | -   |        | add_ln63_6  | add | fabric | 0       |
|    add_ln79_5_fu_1878_p2             | -   |        | add_ln79_5  | add | fabric | 0       |
|    grp_fu_1075_p2                    | -   |        | add_ln49_7  | add | fabric | 0       |
|    add_ln53_4_fu_1379_p2             | -   |        | add_ln53_4  | add | fabric | 0       |
|    add_ln61_6_fu_1492_p2             | -   |        | add_ln61_6  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U7             | 3   |        | mul_ln61_7  | mul | auto   | 0       |
|    grp_fu_1240_p2                    | -   |        | add_ln60_7  | add | fabric | 0       |
|    grp_fu_1206_p2                    | -   |        | add_ln63_7  | add | fabric | 0       |
|    add_ln79_6_fu_1842_p2             | -   |        | add_ln79_6  | add | fabric | 0       |
|    grp_fu_1104_p2                    | -   |        | add_ln49_8  | add | fabric | 0       |
|    add_ln53_5_fu_1395_p2             | -   |        | add_ln53_5  | add | fabric | 0       |
|    add_ln61_7_fu_1431_p2             | -   |        | add_ln61_7  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U6             | 3   |        | mul_ln61_8  | mul | auto   | 0       |
|    grp_fu_1232_p2                    | -   |        | add_ln60_8  | add | fabric | 0       |
|    grp_fu_1132_p2                    | -   |        | add_ln63_8  | add | fabric | 0       |
|    add_ln79_7_fu_1957_p2             | -   |        | add_ln79_7  | add | fabric | 0       |
|    add_ln87_fu_1993_p2               | -   |        | add_ln87    | add | fabric | 0       |
|    add_ln89_fu_2043_p2               | -   |        | add_ln89    | add | fabric | 0       |
|    add_ln90_fu_2054_p2               | -   |        | add_ln90    | add | fabric | 0       |
|    next_urem76_fu_1310_p2            | -   |        | next_urem76 | add | fabric | 0       |
|    next_urem_fu_1330_p2              | -   |        | next_urem   | add | fabric | 0       |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------+------+------+--------+--------------------------+---------+------+---------+
| Name                                 | BRAM | URAM | Pragma | Variable                 | Storage | Impl | Latency |
+--------------------------------------+------+------+--------+--------------------------+---------+------+---------+
| + eyeriss                            | 0    | 0    |        |                          |         |      |         |
|   horiz_pipe_U                       | -    | -    |        | horiz_pipe               | ram_t2p | auto | 1       |
|   diag_pipe_U                        | -    | -    |        | diag_pipe                | ram_t2p | auto | 1       |
|   pes_local_cycle_count_U            | -    | -    |        | pes_local_cycle_count    | ram_t2p | auto | 1       |
|   pes_psum_count_U                   | -    | -    |        | pes_psum_count           | ram_t2p | auto | 1       |
|   pes_psum_buffer_internal_U         | -    | -    |        | pes_psum_buffer_internal | ram_t2p | auto | 1       |
|  + eyeriss_Pipeline_VITIS_LOOP_105_1 | 0    | 0    |        |                          |         |      |         |
|    PE_Wt_Buffer_U                    | -    | -    |        | PE_Wt_Buffer             | ram_t2p | auto | 1       |
|    PE_IFM_Buffer_U                   | -    | -    |        | PE_IFM_Buffer            | ram_t2p | auto | 1       |
+--------------------------------------+------+------+--------+--------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

