# OOP-System-Verilog
Some simple examples of Object-Oriented Programming (OOP) concepts in System Verilog\

Topics Covered
* Classes/Constructors
* Class Handles
* Static/Protected Variables
* Static Functions
* Inheritance
* Polymorphism
* Abstract Classes/Pure Virtual Methods
* Parameterization
* Macros
* Queues
* Foreach & If/Else
* String Concatenation
## Simulated Code\
![image](https://github.com/GlennVodra/OOP-System-Verilog/assets/37476686/48562450-2172-4c8e-b2ba-7a373300258a)
