
KinematicFW_F446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e3c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800500c  0800500c  0001500c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800511c  0800511c  0001511c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005124  08005124  00015124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005128  08005128  00015128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  20000000  0800512c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008b4  20000090  080051bc  00020090  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000944  080051bc  00020944  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c153  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003bf4  00000000  00000000  0003c213  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008eb2  00000000  00000000  0003fe07  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e28  00000000  00000000  00048cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001230  00000000  00000000  00049ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007ac1  00000000  00000000  0004ad18  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004dc4  00000000  00000000  000527d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005759d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002de4  00000000  00000000  0005761c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004ff4 	.word	0x08004ff4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	08004ff4 	.word	0x08004ff4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__aeabi_d2iz>:
 8000a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a5c:	d215      	bcs.n	8000a8a <__aeabi_d2iz+0x36>
 8000a5e:	d511      	bpl.n	8000a84 <__aeabi_d2iz+0x30>
 8000a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a68:	d912      	bls.n	8000a90 <__aeabi_d2iz+0x3c>
 8000a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7e:	bf18      	it	ne
 8000a80:	4240      	negne	r0, r0
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d105      	bne.n	8000a9c <__aeabi_d2iz+0x48>
 8000a90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a94:	bf08      	it	eq
 8000a96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_d2uiz>:
 8000aa4:	004a      	lsls	r2, r1, #1
 8000aa6:	d211      	bcs.n	8000acc <__aeabi_d2uiz+0x28>
 8000aa8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aac:	d211      	bcs.n	8000ad2 <__aeabi_d2uiz+0x2e>
 8000aae:	d50d      	bpl.n	8000acc <__aeabi_d2uiz+0x28>
 8000ab0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab8:	d40e      	bmi.n	8000ad8 <__aeabi_d2uiz+0x34>
 8000aba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000abe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d102      	bne.n	8000ade <__aeabi_d2uiz+0x3a>
 8000ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8000adc:	4770      	bx	lr
 8000ade:	f04f 0000 	mov.w	r0, #0
 8000ae2:	4770      	bx	lr

08000ae4 <__aeabi_uldivmod>:
 8000ae4:	b953      	cbnz	r3, 8000afc <__aeabi_uldivmod+0x18>
 8000ae6:	b94a      	cbnz	r2, 8000afc <__aeabi_uldivmod+0x18>
 8000ae8:	2900      	cmp	r1, #0
 8000aea:	bf08      	it	eq
 8000aec:	2800      	cmpeq	r0, #0
 8000aee:	bf1c      	itt	ne
 8000af0:	f04f 31ff 	movne.w	r1, #4294967295
 8000af4:	f04f 30ff 	movne.w	r0, #4294967295
 8000af8:	f000 b97a 	b.w	8000df0 <__aeabi_idiv0>
 8000afc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b04:	f000 f806 	bl	8000b14 <__udivmoddi4>
 8000b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b10:	b004      	add	sp, #16
 8000b12:	4770      	bx	lr

08000b14 <__udivmoddi4>:
 8000b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b18:	468c      	mov	ip, r1
 8000b1a:	460d      	mov	r5, r1
 8000b1c:	4604      	mov	r4, r0
 8000b1e:	9e08      	ldr	r6, [sp, #32]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d151      	bne.n	8000bc8 <__udivmoddi4+0xb4>
 8000b24:	428a      	cmp	r2, r1
 8000b26:	4617      	mov	r7, r2
 8000b28:	d96d      	bls.n	8000c06 <__udivmoddi4+0xf2>
 8000b2a:	fab2 fe82 	clz	lr, r2
 8000b2e:	f1be 0f00 	cmp.w	lr, #0
 8000b32:	d00b      	beq.n	8000b4c <__udivmoddi4+0x38>
 8000b34:	f1ce 0c20 	rsb	ip, lr, #32
 8000b38:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b3c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b40:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b44:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b48:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b4c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b50:	0c25      	lsrs	r5, r4, #16
 8000b52:	fbbc f8fa 	udiv	r8, ip, sl
 8000b56:	fa1f f987 	uxth.w	r9, r7
 8000b5a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b5e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b62:	fb08 f309 	mul.w	r3, r8, r9
 8000b66:	42ab      	cmp	r3, r5
 8000b68:	d90a      	bls.n	8000b80 <__udivmoddi4+0x6c>
 8000b6a:	19ed      	adds	r5, r5, r7
 8000b6c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b70:	f080 8123 	bcs.w	8000dba <__udivmoddi4+0x2a6>
 8000b74:	42ab      	cmp	r3, r5
 8000b76:	f240 8120 	bls.w	8000dba <__udivmoddi4+0x2a6>
 8000b7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b7e:	443d      	add	r5, r7
 8000b80:	1aed      	subs	r5, r5, r3
 8000b82:	b2a4      	uxth	r4, r4
 8000b84:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b88:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b90:	fb00 f909 	mul.w	r9, r0, r9
 8000b94:	45a1      	cmp	r9, r4
 8000b96:	d909      	bls.n	8000bac <__udivmoddi4+0x98>
 8000b98:	19e4      	adds	r4, r4, r7
 8000b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9e:	f080 810a 	bcs.w	8000db6 <__udivmoddi4+0x2a2>
 8000ba2:	45a1      	cmp	r9, r4
 8000ba4:	f240 8107 	bls.w	8000db6 <__udivmoddi4+0x2a2>
 8000ba8:	3802      	subs	r0, #2
 8000baa:	443c      	add	r4, r7
 8000bac:	eba4 0409 	sub.w	r4, r4, r9
 8000bb0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d061      	beq.n	8000c7e <__udivmoddi4+0x16a>
 8000bba:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	6034      	str	r4, [r6, #0]
 8000bc2:	6073      	str	r3, [r6, #4]
 8000bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc8:	428b      	cmp	r3, r1
 8000bca:	d907      	bls.n	8000bdc <__udivmoddi4+0xc8>
 8000bcc:	2e00      	cmp	r6, #0
 8000bce:	d054      	beq.n	8000c7a <__udivmoddi4+0x166>
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bd6:	4608      	mov	r0, r1
 8000bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bdc:	fab3 f183 	clz	r1, r3
 8000be0:	2900      	cmp	r1, #0
 8000be2:	f040 808e 	bne.w	8000d02 <__udivmoddi4+0x1ee>
 8000be6:	42ab      	cmp	r3, r5
 8000be8:	d302      	bcc.n	8000bf0 <__udivmoddi4+0xdc>
 8000bea:	4282      	cmp	r2, r0
 8000bec:	f200 80fa 	bhi.w	8000de4 <__udivmoddi4+0x2d0>
 8000bf0:	1a84      	subs	r4, r0, r2
 8000bf2:	eb65 0503 	sbc.w	r5, r5, r3
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	46ac      	mov	ip, r5
 8000bfa:	2e00      	cmp	r6, #0
 8000bfc:	d03f      	beq.n	8000c7e <__udivmoddi4+0x16a>
 8000bfe:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	b912      	cbnz	r2, 8000c0e <__udivmoddi4+0xfa>
 8000c08:	2701      	movs	r7, #1
 8000c0a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c0e:	fab7 fe87 	clz	lr, r7
 8000c12:	f1be 0f00 	cmp.w	lr, #0
 8000c16:	d134      	bne.n	8000c82 <__udivmoddi4+0x16e>
 8000c18:	1beb      	subs	r3, r5, r7
 8000c1a:	0c3a      	lsrs	r2, r7, #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	2101      	movs	r1, #1
 8000c22:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c26:	0c25      	lsrs	r5, r4, #16
 8000c28:	fb02 3318 	mls	r3, r2, r8, r3
 8000c2c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c30:	fb0c f308 	mul.w	r3, ip, r8
 8000c34:	42ab      	cmp	r3, r5
 8000c36:	d907      	bls.n	8000c48 <__udivmoddi4+0x134>
 8000c38:	19ed      	adds	r5, r5, r7
 8000c3a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c3e:	d202      	bcs.n	8000c46 <__udivmoddi4+0x132>
 8000c40:	42ab      	cmp	r3, r5
 8000c42:	f200 80d1 	bhi.w	8000de8 <__udivmoddi4+0x2d4>
 8000c46:	4680      	mov	r8, r0
 8000c48:	1aed      	subs	r5, r5, r3
 8000c4a:	b2a3      	uxth	r3, r4
 8000c4c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c50:	fb02 5510 	mls	r5, r2, r0, r5
 8000c54:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c58:	fb0c fc00 	mul.w	ip, ip, r0
 8000c5c:	45a4      	cmp	ip, r4
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x15c>
 8000c60:	19e4      	adds	r4, r4, r7
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x15a>
 8000c68:	45a4      	cmp	ip, r4
 8000c6a:	f200 80b8 	bhi.w	8000dde <__udivmoddi4+0x2ca>
 8000c6e:	4618      	mov	r0, r3
 8000c70:	eba4 040c 	sub.w	r4, r4, ip
 8000c74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c78:	e79d      	b.n	8000bb6 <__udivmoddi4+0xa2>
 8000c7a:	4631      	mov	r1, r6
 8000c7c:	4630      	mov	r0, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	f1ce 0420 	rsb	r4, lr, #32
 8000c86:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c8a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c8e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c92:	0c3a      	lsrs	r2, r7, #16
 8000c94:	fa25 f404 	lsr.w	r4, r5, r4
 8000c98:	ea48 0803 	orr.w	r8, r8, r3
 8000c9c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ca0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ca4:	fb02 4411 	mls	r4, r2, r1, r4
 8000ca8:	fa1f fc87 	uxth.w	ip, r7
 8000cac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000cb0:	fb01 f30c 	mul.w	r3, r1, ip
 8000cb4:	42ab      	cmp	r3, r5
 8000cb6:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cba:	d909      	bls.n	8000cd0 <__udivmoddi4+0x1bc>
 8000cbc:	19ed      	adds	r5, r5, r7
 8000cbe:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cc2:	f080 808a 	bcs.w	8000dda <__udivmoddi4+0x2c6>
 8000cc6:	42ab      	cmp	r3, r5
 8000cc8:	f240 8087 	bls.w	8000dda <__udivmoddi4+0x2c6>
 8000ccc:	3902      	subs	r1, #2
 8000cce:	443d      	add	r5, r7
 8000cd0:	1aeb      	subs	r3, r5, r3
 8000cd2:	fa1f f588 	uxth.w	r5, r8
 8000cd6:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cda:	fb02 3310 	mls	r3, r2, r0, r3
 8000cde:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ce2:	fb00 f30c 	mul.w	r3, r0, ip
 8000ce6:	42ab      	cmp	r3, r5
 8000ce8:	d907      	bls.n	8000cfa <__udivmoddi4+0x1e6>
 8000cea:	19ed      	adds	r5, r5, r7
 8000cec:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cf0:	d26f      	bcs.n	8000dd2 <__udivmoddi4+0x2be>
 8000cf2:	42ab      	cmp	r3, r5
 8000cf4:	d96d      	bls.n	8000dd2 <__udivmoddi4+0x2be>
 8000cf6:	3802      	subs	r0, #2
 8000cf8:	443d      	add	r5, r7
 8000cfa:	1aeb      	subs	r3, r5, r3
 8000cfc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d00:	e78f      	b.n	8000c22 <__udivmoddi4+0x10e>
 8000d02:	f1c1 0720 	rsb	r7, r1, #32
 8000d06:	fa22 f807 	lsr.w	r8, r2, r7
 8000d0a:	408b      	lsls	r3, r1
 8000d0c:	fa05 f401 	lsl.w	r4, r5, r1
 8000d10:	ea48 0303 	orr.w	r3, r8, r3
 8000d14:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d18:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d1c:	40fd      	lsrs	r5, r7
 8000d1e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d22:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d26:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d2a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d2e:	fa1f f883 	uxth.w	r8, r3
 8000d32:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d36:	fb09 f408 	mul.w	r4, r9, r8
 8000d3a:	42ac      	cmp	r4, r5
 8000d3c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d40:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x244>
 8000d46:	18ed      	adds	r5, r5, r3
 8000d48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d4c:	d243      	bcs.n	8000dd6 <__udivmoddi4+0x2c2>
 8000d4e:	42ac      	cmp	r4, r5
 8000d50:	d941      	bls.n	8000dd6 <__udivmoddi4+0x2c2>
 8000d52:	f1a9 0902 	sub.w	r9, r9, #2
 8000d56:	441d      	add	r5, r3
 8000d58:	1b2d      	subs	r5, r5, r4
 8000d5a:	fa1f fe8e 	uxth.w	lr, lr
 8000d5e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d62:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d66:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d6a:	fb00 f808 	mul.w	r8, r0, r8
 8000d6e:	45a0      	cmp	r8, r4
 8000d70:	d907      	bls.n	8000d82 <__udivmoddi4+0x26e>
 8000d72:	18e4      	adds	r4, r4, r3
 8000d74:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d78:	d229      	bcs.n	8000dce <__udivmoddi4+0x2ba>
 8000d7a:	45a0      	cmp	r8, r4
 8000d7c:	d927      	bls.n	8000dce <__udivmoddi4+0x2ba>
 8000d7e:	3802      	subs	r0, #2
 8000d80:	441c      	add	r4, r3
 8000d82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d86:	eba4 0408 	sub.w	r4, r4, r8
 8000d8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d8e:	454c      	cmp	r4, r9
 8000d90:	46c6      	mov	lr, r8
 8000d92:	464d      	mov	r5, r9
 8000d94:	d315      	bcc.n	8000dc2 <__udivmoddi4+0x2ae>
 8000d96:	d012      	beq.n	8000dbe <__udivmoddi4+0x2aa>
 8000d98:	b156      	cbz	r6, 8000db0 <__udivmoddi4+0x29c>
 8000d9a:	ebba 030e 	subs.w	r3, sl, lr
 8000d9e:	eb64 0405 	sbc.w	r4, r4, r5
 8000da2:	fa04 f707 	lsl.w	r7, r4, r7
 8000da6:	40cb      	lsrs	r3, r1
 8000da8:	431f      	orrs	r7, r3
 8000daa:	40cc      	lsrs	r4, r1
 8000dac:	6037      	str	r7, [r6, #0]
 8000dae:	6074      	str	r4, [r6, #4]
 8000db0:	2100      	movs	r1, #0
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	4618      	mov	r0, r3
 8000db8:	e6f8      	b.n	8000bac <__udivmoddi4+0x98>
 8000dba:	4690      	mov	r8, r2
 8000dbc:	e6e0      	b.n	8000b80 <__udivmoddi4+0x6c>
 8000dbe:	45c2      	cmp	sl, r8
 8000dc0:	d2ea      	bcs.n	8000d98 <__udivmoddi4+0x284>
 8000dc2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dc6:	eb69 0503 	sbc.w	r5, r9, r3
 8000dca:	3801      	subs	r0, #1
 8000dcc:	e7e4      	b.n	8000d98 <__udivmoddi4+0x284>
 8000dce:	4628      	mov	r0, r5
 8000dd0:	e7d7      	b.n	8000d82 <__udivmoddi4+0x26e>
 8000dd2:	4640      	mov	r0, r8
 8000dd4:	e791      	b.n	8000cfa <__udivmoddi4+0x1e6>
 8000dd6:	4681      	mov	r9, r0
 8000dd8:	e7be      	b.n	8000d58 <__udivmoddi4+0x244>
 8000dda:	4601      	mov	r1, r0
 8000ddc:	e778      	b.n	8000cd0 <__udivmoddi4+0x1bc>
 8000dde:	3802      	subs	r0, #2
 8000de0:	443c      	add	r4, r7
 8000de2:	e745      	b.n	8000c70 <__udivmoddi4+0x15c>
 8000de4:	4608      	mov	r0, r1
 8000de6:	e708      	b.n	8000bfa <__udivmoddi4+0xe6>
 8000de8:	f1a8 0802 	sub.w	r8, r8, #2
 8000dec:	443d      	add	r5, r7
 8000dee:	e72b      	b.n	8000c48 <__udivmoddi4+0x134>

08000df0 <__aeabi_idiv0>:
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000df6:	4a0e      	ldr	r2, [pc, #56]	; (8000e30 <HAL_InitTick+0x3c>)
 8000df8:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <HAL_InitTick+0x40>)
{
 8000dfa:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dfc:	7818      	ldrb	r0, [r3, #0]
 8000dfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e02:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e06:	6810      	ldr	r0, [r2, #0]
 8000e08:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e0c:	f000 f8aa 	bl	8000f64 <HAL_SYSTICK_Config>
 8000e10:	4604      	mov	r4, r0
 8000e12:	b958      	cbnz	r0, 8000e2c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e14:	2d0f      	cmp	r5, #15
 8000e16:	d809      	bhi.n	8000e2c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e18:	4602      	mov	r2, r0
 8000e1a:	4629      	mov	r1, r5
 8000e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e20:	f000 f85e 	bl	8000ee0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e24:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <HAL_InitTick+0x44>)
 8000e26:	4620      	mov	r0, r4
 8000e28:	601d      	str	r5, [r3, #0]
 8000e2a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000e2c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000e2e:	bd38      	pop	{r3, r4, r5, pc}
 8000e30:	20000028 	.word	0x20000028
 8000e34:	20000000 	.word	0x20000000
 8000e38:	20000004 	.word	0x20000004

08000e3c <HAL_Init>:
{
 8000e3c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <HAL_Init+0x30>)
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e46:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e4e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e56:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e58:	2003      	movs	r0, #3
 8000e5a:	f000 f82f 	bl	8000ebc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f7ff ffc8 	bl	8000df4 <HAL_InitTick>
  HAL_MspInit();
 8000e64:	f002 ffec 	bl	8003e40 <HAL_MspInit>
}
 8000e68:	2000      	movs	r0, #0
 8000e6a:	bd08      	pop	{r3, pc}
 8000e6c:	40023c00 	.word	0x40023c00

08000e70 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e70:	4a03      	ldr	r2, [pc, #12]	; (8000e80 <HAL_IncTick+0x10>)
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <HAL_IncTick+0x14>)
 8000e74:	6811      	ldr	r1, [r2, #0]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	440b      	add	r3, r1
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	2000051c 	.word	0x2000051c
 8000e84:	20000000 	.word	0x20000000

08000e88 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e88:	4b01      	ldr	r3, [pc, #4]	; (8000e90 <HAL_GetTick+0x8>)
 8000e8a:	6818      	ldr	r0, [r3, #0]
}
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	2000051c 	.word	0x2000051c

08000e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e94:	b538      	push	{r3, r4, r5, lr}
 8000e96:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e98:	f7ff fff6 	bl	8000e88 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e9c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000e9e:	bf1c      	itt	ne
 8000ea0:	4b05      	ldrne	r3, [pc, #20]	; (8000eb8 <HAL_Delay+0x24>)
 8000ea2:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000ea4:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000ea6:	bf18      	it	ne
 8000ea8:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eaa:	f7ff ffed 	bl	8000e88 <HAL_GetTick>
 8000eae:	1b40      	subs	r0, r0, r5
 8000eb0:	4284      	cmp	r4, r0
 8000eb2:	d8fa      	bhi.n	8000eaa <HAL_Delay+0x16>
  {
  }
}
 8000eb4:	bd38      	pop	{r3, r4, r5, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000000 	.word	0x20000000

08000ebc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ebc:	4a07      	ldr	r2, [pc, #28]	; (8000edc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ebe:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ec4:	041b      	lsls	r3, r3, #16
 8000ec6:	0c1b      	lsrs	r3, r3, #16
 8000ec8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ecc:	0200      	lsls	r0, r0, #8
 8000ece:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000ed6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000ed8:	60d3      	str	r3, [r2, #12]
 8000eda:	4770      	bx	lr
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee0:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ee2:	b530      	push	{r4, r5, lr}
 8000ee4:	68dc      	ldr	r4, [r3, #12]
 8000ee6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eea:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eee:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef0:	2b04      	cmp	r3, #4
 8000ef2:	bf28      	it	cs
 8000ef4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ef6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	f04f 0501 	mov.w	r5, #1
 8000efc:	fa05 f303 	lsl.w	r3, r5, r3
 8000f00:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f04:	bf8c      	ite	hi
 8000f06:	3c03      	subhi	r4, #3
 8000f08:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0a:	4019      	ands	r1, r3
 8000f0c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f0e:	fa05 f404 	lsl.w	r4, r5, r4
 8000f12:	3c01      	subs	r4, #1
 8000f14:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000f16:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	ea42 0201 	orr.w	r2, r2, r1
 8000f1c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f20:	bfad      	iteet	ge
 8000f22:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f26:	f000 000f 	andlt.w	r0, r0, #15
 8000f2a:	4b06      	ldrlt	r3, [pc, #24]	; (8000f44 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f30:	bfb5      	itete	lt
 8000f32:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f34:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f36:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f38:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000f3c:	bd30      	pop	{r4, r5, pc}
 8000f3e:	bf00      	nop
 8000f40:	e000ed00 	.word	0xe000ed00
 8000f44:	e000ed14 	.word	0xe000ed14

08000f48 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000f48:	2800      	cmp	r0, #0
 8000f4a:	db08      	blt.n	8000f5e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f4c:	0942      	lsrs	r2, r0, #5
 8000f4e:	2301      	movs	r3, #1
 8000f50:	f000 001f 	and.w	r0, r0, #31
 8000f54:	fa03 f000 	lsl.w	r0, r3, r0
 8000f58:	4b01      	ldr	r3, [pc, #4]	; (8000f60 <HAL_NVIC_EnableIRQ+0x18>)
 8000f5a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000f5e:	4770      	bx	lr
 8000f60:	e000e100 	.word	0xe000e100

08000f64 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f64:	3801      	subs	r0, #1
 8000f66:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f6a:	d20a      	bcs.n	8000f82 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6e:	4a07      	ldr	r2, [pc, #28]	; (8000f8c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f70:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f72:	21f0      	movs	r1, #240	; 0xf0
 8000f74:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f78:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f7c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f82:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000e010 	.word	0xe000e010
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000f90:	6803      	ldr	r3, [r0, #0]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000f98:	f023 0303 	bic.w	r3, r3, #3
 8000f9c:	2118      	movs	r1, #24
 8000f9e:	3a10      	subs	r2, #16
 8000fa0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000fa4:	4904      	ldr	r1, [pc, #16]	; (8000fb8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8000fa6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000fa8:	bf88      	it	hi
 8000faa:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000fac:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000fae:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000fb0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8000fb2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	0800500c 	.word	0x0800500c

08000fbc <HAL_DMA_Init>:
{
 8000fbc:	b570      	push	{r4, r5, r6, lr}
 8000fbe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000fc0:	f7ff ff62 	bl	8000e88 <HAL_GetTick>
 8000fc4:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000fc6:	2c00      	cmp	r4, #0
 8000fc8:	d071      	beq.n	80010ae <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8000fd0:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8000fd8:	6813      	ldr	r3, [r2, #0]
 8000fda:	f023 0301 	bic.w	r3, r3, #1
 8000fde:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fe0:	6821      	ldr	r1, [r4, #0]
 8000fe2:	680b      	ldr	r3, [r1, #0]
 8000fe4:	07d8      	lsls	r0, r3, #31
 8000fe6:	d43c      	bmi.n	8001062 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8000fe8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000fea:	4d32      	ldr	r5, [pc, #200]	; (80010b4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000fec:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fee:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000ff0:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000ff2:	68a3      	ldr	r3, [r4, #8]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	68e2      	ldr	r2, [r4, #12]
 8000ff8:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ffa:	6922      	ldr	r2, [r4, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	6962      	ldr	r2, [r4, #20]
 8001000:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001002:	69e2      	ldr	r2, [r4, #28]
 8001004:	4303      	orrs	r3, r0
 8001006:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001008:	6a22      	ldr	r2, [r4, #32]
 800100a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800100c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800100e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001010:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001014:	bf01      	itttt	eq
 8001016:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001018:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800101a:	4335      	orreq	r5, r6
 800101c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800101e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001020:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001022:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001024:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001028:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800102c:	d10b      	bne.n	8001046 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800102e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001030:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001032:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001034:	b13d      	cbz	r5, 8001046 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001036:	b9f8      	cbnz	r0, 8001078 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001038:	2a01      	cmp	r2, #1
 800103a:	d02d      	beq.n	8001098 <HAL_DMA_Init+0xdc>
 800103c:	d301      	bcc.n	8001042 <HAL_DMA_Init+0x86>
 800103e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001040:	d101      	bne.n	8001046 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001042:	01ea      	lsls	r2, r5, #7
 8001044:	d42b      	bmi.n	800109e <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001046:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001048:	4620      	mov	r0, r4
 800104a:	f7ff ffa1 	bl	8000f90 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800104e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001050:	233f      	movs	r3, #63	; 0x3f
 8001052:	4093      	lsls	r3, r2
 8001054:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001056:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001058:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800105a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800105c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001060:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001062:	f7ff ff11 	bl	8000e88 <HAL_GetTick>
 8001066:	1b40      	subs	r0, r0, r5
 8001068:	2805      	cmp	r0, #5
 800106a:	d9b9      	bls.n	8000fe0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800106c:	2320      	movs	r3, #32
 800106e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001070:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001072:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001076:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001078:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800107c:	d113      	bne.n	80010a6 <HAL_DMA_Init+0xea>
    switch (tmp)
 800107e:	2a03      	cmp	r2, #3
 8001080:	d8e1      	bhi.n	8001046 <HAL_DMA_Init+0x8a>
 8001082:	a001      	add	r0, pc, #4	; (adr r0, 8001088 <HAL_DMA_Init+0xcc>)
 8001084:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001088:	0800109f 	.word	0x0800109f
 800108c:	08001043 	.word	0x08001043
 8001090:	0800109f 	.word	0x0800109f
 8001094:	08001099 	.word	0x08001099
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001098:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800109c:	d1d3      	bne.n	8001046 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800109e:	2340      	movs	r3, #64	; 0x40
 80010a0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80010a2:	2001      	movs	r0, #1
 80010a4:	e7e5      	b.n	8001072 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80010a6:	2a02      	cmp	r2, #2
 80010a8:	d9f9      	bls.n	800109e <HAL_DMA_Init+0xe2>
 80010aa:	2a03      	cmp	r2, #3
 80010ac:	e7c8      	b.n	8001040 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80010ae:	2001      	movs	r0, #1
 80010b0:	bd70      	pop	{r4, r5, r6, pc}
 80010b2:	bf00      	nop
 80010b4:	f010803f 	.word	0xf010803f

080010b8 <HAL_DMA_Start_IT>:
{
 80010b8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80010ba:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80010be:	2c01      	cmp	r4, #1
 80010c0:	d036      	beq.n	8001130 <HAL_DMA_Start_IT+0x78>
 80010c2:	2401      	movs	r4, #1
 80010c4:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80010c8:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010cc:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80010ce:	2c01      	cmp	r4, #1
 80010d0:	f04f 0500 	mov.w	r5, #0
 80010d4:	f04f 0402 	mov.w	r4, #2
 80010d8:	d128      	bne.n	800112c <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 80010da:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80010de:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010e0:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80010e2:	6825      	ldr	r5, [r4, #0]
 80010e4:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80010e8:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80010ea:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010ec:	6883      	ldr	r3, [r0, #8]
 80010ee:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80010f0:	bf0e      	itee	eq
 80010f2:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80010f4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80010f6:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010f8:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80010fa:	bf08      	it	eq
 80010fc:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010fe:	233f      	movs	r3, #63	; 0x3f
 8001100:	4093      	lsls	r3, r2
 8001102:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	f043 0316 	orr.w	r3, r3, #22
 800110a:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800110c:	6963      	ldr	r3, [r4, #20]
 800110e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001112:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001114:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001116:	b11b      	cbz	r3, 8001120 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001118:	6823      	ldr	r3, [r4, #0]
 800111a:	f043 0308 	orr.w	r3, r3, #8
 800111e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001120:	6823      	ldr	r3, [r4, #0]
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001128:	2000      	movs	r0, #0
 800112a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 800112c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001130:	2002      	movs	r0, #2
}
 8001132:	bd70      	pop	{r4, r5, r6, pc}

08001134 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001134:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001138:	2b02      	cmp	r3, #2
 800113a:	d003      	beq.n	8001144 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001140:	2001      	movs	r0, #1
 8001142:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001144:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001146:	2305      	movs	r3, #5
 8001148:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800114c:	6813      	ldr	r3, [r2, #0]
 800114e:	f023 0301 	bic.w	r3, r3, #1
 8001152:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001154:	2000      	movs	r0, #0
}
 8001156:	4770      	bx	lr

08001158 <HAL_DMA_IRQHandler>:
{
 8001158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 800115a:	2300      	movs	r3, #0
 800115c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800115e:	4b5a      	ldr	r3, [pc, #360]	; (80012c8 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001160:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001162:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001164:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001166:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001168:	2208      	movs	r2, #8
 800116a:	409a      	lsls	r2, r3
 800116c:	4216      	tst	r6, r2
{
 800116e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001170:	d00c      	beq.n	800118c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001172:	6801      	ldr	r1, [r0, #0]
 8001174:	6808      	ldr	r0, [r1, #0]
 8001176:	0740      	lsls	r0, r0, #29
 8001178:	d508      	bpl.n	800118c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800117a:	6808      	ldr	r0, [r1, #0]
 800117c:	f020 0004 	bic.w	r0, r0, #4
 8001180:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001182:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001184:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001186:	f042 0201 	orr.w	r2, r2, #1
 800118a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800118c:	2201      	movs	r2, #1
 800118e:	409a      	lsls	r2, r3
 8001190:	4216      	tst	r6, r2
 8001192:	d008      	beq.n	80011a6 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001194:	6821      	ldr	r1, [r4, #0]
 8001196:	6949      	ldr	r1, [r1, #20]
 8001198:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800119a:	bf41      	itttt	mi
 800119c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800119e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80011a0:	f042 0202 	orrmi.w	r2, r2, #2
 80011a4:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80011a6:	2204      	movs	r2, #4
 80011a8:	409a      	lsls	r2, r3
 80011aa:	4216      	tst	r6, r2
 80011ac:	d008      	beq.n	80011c0 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80011ae:	6821      	ldr	r1, [r4, #0]
 80011b0:	6809      	ldr	r1, [r1, #0]
 80011b2:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80011b4:	bf41      	itttt	mi
 80011b6:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80011b8:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80011ba:	f042 0204 	orrmi.w	r2, r2, #4
 80011be:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80011c0:	2210      	movs	r2, #16
 80011c2:	409a      	lsls	r2, r3
 80011c4:	4216      	tst	r6, r2
 80011c6:	d010      	beq.n	80011ea <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80011c8:	6823      	ldr	r3, [r4, #0]
 80011ca:	6819      	ldr	r1, [r3, #0]
 80011cc:	0709      	lsls	r1, r1, #28
 80011ce:	d50c      	bpl.n	80011ea <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80011d0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	0350      	lsls	r0, r2, #13
 80011d6:	d535      	bpl.n	8001244 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	0319      	lsls	r1, r3, #12
 80011dc:	d401      	bmi.n	80011e2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80011de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011e0:	e000      	b.n	80011e4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80011e2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80011e4:	b10b      	cbz	r3, 80011ea <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80011e6:	4620      	mov	r0, r4
 80011e8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80011ea:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80011ec:	2220      	movs	r2, #32
 80011ee:	408a      	lsls	r2, r1
 80011f0:	4216      	tst	r6, r2
 80011f2:	d038      	beq.n	8001266 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80011f4:	6823      	ldr	r3, [r4, #0]
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	06c6      	lsls	r6, r0, #27
 80011fa:	d534      	bpl.n	8001266 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80011fc:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80011fe:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001202:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001204:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001206:	d125      	bne.n	8001254 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001208:	f022 0216 	bic.w	r2, r2, #22
 800120c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800120e:	695a      	ldr	r2, [r3, #20]
 8001210:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001214:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001216:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001218:	b90a      	cbnz	r2, 800121e <HAL_DMA_IRQHandler+0xc6>
 800121a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800121c:	b11a      	cbz	r2, 8001226 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	f022 0208 	bic.w	r2, r2, #8
 8001224:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001226:	233f      	movs	r3, #63	; 0x3f
 8001228:	408b      	lsls	r3, r1
 800122a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800122c:	2300      	movs	r3, #0
 800122e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001232:	2301      	movs	r3, #1
 8001234:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001238:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800123a:	b10b      	cbz	r3, 8001240 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 800123c:	4620      	mov	r0, r4
 800123e:	4798      	blx	r3
}
 8001240:	b003      	add	sp, #12
 8001242:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001248:	bf5e      	ittt	pl
 800124a:	681a      	ldrpl	r2, [r3, #0]
 800124c:	f022 0208 	bicpl.w	r2, r2, #8
 8001250:	601a      	strpl	r2, [r3, #0]
 8001252:	e7c4      	b.n	80011de <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001254:	0350      	lsls	r0, r2, #13
 8001256:	d528      	bpl.n	80012aa <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	0319      	lsls	r1, r3, #12
 800125c:	d432      	bmi.n	80012c4 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 800125e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001260:	b10b      	cbz	r3, 8001266 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001262:	4620      	mov	r0, r4
 8001264:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001266:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0e9      	beq.n	8001240 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800126c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800126e:	07da      	lsls	r2, r3, #31
 8001270:	d519      	bpl.n	80012a6 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001272:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001274:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001276:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800127a:	6813      	ldr	r3, [r2, #0]
 800127c:	f023 0301 	bic.w	r3, r3, #1
 8001280:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001282:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001286:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 800128a:	9b01      	ldr	r3, [sp, #4]
 800128c:	3301      	adds	r3, #1
 800128e:	429f      	cmp	r7, r3
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	d302      	bcc.n	800129a <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001294:	6813      	ldr	r3, [r2, #0]
 8001296:	07db      	lsls	r3, r3, #31
 8001298:	d4f7      	bmi.n	800128a <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 800129a:	2300      	movs	r3, #0
 800129c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80012a0:	2301      	movs	r3, #1
 80012a2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80012a6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80012a8:	e7c7      	b.n	800123a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80012b0:	d108      	bne.n	80012c4 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80012b2:	6819      	ldr	r1, [r3, #0]
 80012b4:	f021 0110 	bic.w	r1, r1, #16
 80012b8:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80012ba:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80012bc:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80012c0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80012c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80012c6:	e7cb      	b.n	8001260 <HAL_DMA_IRQHandler+0x108>
 80012c8:	20000028 	.word	0x20000028

080012cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012d0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012d2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d4:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001478 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012d8:	4a65      	ldr	r2, [pc, #404]	; (8001470 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012da:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 800147c <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012de:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012e0:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80012e2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012e6:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80012e8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ec:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80012f0:	45b6      	cmp	lr, r6
 80012f2:	f040 80aa 	bne.w	800144a <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012f6:	684c      	ldr	r4, [r1, #4]
 80012f8:	f024 0710 	bic.w	r7, r4, #16
 80012fc:	2f02      	cmp	r7, #2
 80012fe:	d116      	bne.n	800132e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001300:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001304:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001308:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800130c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001310:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001314:	f04f 0c0f 	mov.w	ip, #15
 8001318:	fa0c fc0b 	lsl.w	ip, ip, fp
 800131c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001320:	690d      	ldr	r5, [r1, #16]
 8001322:	fa05 f50b 	lsl.w	r5, r5, fp
 8001326:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800132a:	f8ca 5020 	str.w	r5, [sl, #32]
 800132e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001332:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001334:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001338:	fa05 f50a 	lsl.w	r5, r5, sl
 800133c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800133e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001342:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001346:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800134a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800134c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001350:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001352:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001356:	d811      	bhi.n	800137c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001358:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800135a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800135e:	68cf      	ldr	r7, [r1, #12]
 8001360:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001364:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001368:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800136a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800136c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001370:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001374:	409f      	lsls	r7, r3
 8001376:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800137a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800137c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800137e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001380:	688f      	ldr	r7, [r1, #8]
 8001382:	fa07 f70a 	lsl.w	r7, r7, sl
 8001386:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001388:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800138a:	00e5      	lsls	r5, r4, #3
 800138c:	d55d      	bpl.n	800144a <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138e:	f04f 0b00 	mov.w	fp, #0
 8001392:	f8cd b00c 	str.w	fp, [sp, #12]
 8001396:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800139a:	4d36      	ldr	r5, [pc, #216]	; (8001474 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80013a0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80013a4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80013a8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80013ac:	9703      	str	r7, [sp, #12]
 80013ae:	9f03      	ldr	r7, [sp, #12]
 80013b0:	f023 0703 	bic.w	r7, r3, #3
 80013b4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80013b8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013bc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80013c0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013c4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80013c8:	f04f 0e0f 	mov.w	lr, #15
 80013cc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013d0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013d2:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013d6:	d03f      	beq.n	8001458 <HAL_GPIO_Init+0x18c>
 80013d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013dc:	42a8      	cmp	r0, r5
 80013de:	d03d      	beq.n	800145c <HAL_GPIO_Init+0x190>
 80013e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013e4:	42a8      	cmp	r0, r5
 80013e6:	d03b      	beq.n	8001460 <HAL_GPIO_Init+0x194>
 80013e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013ec:	42a8      	cmp	r0, r5
 80013ee:	d039      	beq.n	8001464 <HAL_GPIO_Init+0x198>
 80013f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013f4:	42a8      	cmp	r0, r5
 80013f6:	d037      	beq.n	8001468 <HAL_GPIO_Init+0x19c>
 80013f8:	4548      	cmp	r0, r9
 80013fa:	d037      	beq.n	800146c <HAL_GPIO_Init+0x1a0>
 80013fc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001400:	42a8      	cmp	r0, r5
 8001402:	bf14      	ite	ne
 8001404:	2507      	movne	r5, #7
 8001406:	2506      	moveq	r5, #6
 8001408:	fa05 f50c 	lsl.w	r5, r5, ip
 800140c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001410:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001412:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001414:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001416:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800141a:	bf0c      	ite	eq
 800141c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800141e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001420:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001422:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001424:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001428:	bf0c      	ite	eq
 800142a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800142c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800142e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001430:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001432:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001436:	bf0c      	ite	eq
 8001438:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800143a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800143c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800143e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001440:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001442:	bf54      	ite	pl
 8001444:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001446:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001448:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144a:	3301      	adds	r3, #1
 800144c:	2b10      	cmp	r3, #16
 800144e:	f47f af48 	bne.w	80012e2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001452:	b005      	add	sp, #20
 8001454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001458:	465d      	mov	r5, fp
 800145a:	e7d5      	b.n	8001408 <HAL_GPIO_Init+0x13c>
 800145c:	2501      	movs	r5, #1
 800145e:	e7d3      	b.n	8001408 <HAL_GPIO_Init+0x13c>
 8001460:	2502      	movs	r5, #2
 8001462:	e7d1      	b.n	8001408 <HAL_GPIO_Init+0x13c>
 8001464:	2503      	movs	r5, #3
 8001466:	e7cf      	b.n	8001408 <HAL_GPIO_Init+0x13c>
 8001468:	2504      	movs	r5, #4
 800146a:	e7cd      	b.n	8001408 <HAL_GPIO_Init+0x13c>
 800146c:	2505      	movs	r5, #5
 800146e:	e7cb      	b.n	8001408 <HAL_GPIO_Init+0x13c>
 8001470:	40013c00 	.word	0x40013c00
 8001474:	40020000 	.word	0x40020000
 8001478:	40023800 	.word	0x40023800
 800147c:	40021400 	.word	0x40021400

08001480 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001480:	6903      	ldr	r3, [r0, #16]
 8001482:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001484:	bf14      	ite	ne
 8001486:	2001      	movne	r0, #1
 8001488:	2000      	moveq	r0, #0
 800148a:	4770      	bx	lr

0800148c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800148c:	b10a      	cbz	r2, 8001492 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800148e:	6181      	str	r1, [r0, #24]
 8001490:	4770      	bx	lr
 8001492:	0409      	lsls	r1, r1, #16
 8001494:	e7fb      	b.n	800148e <HAL_GPIO_WritePin+0x2>
	...

08001498 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001498:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800149a:	4b04      	ldr	r3, [pc, #16]	; (80014ac <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800149c:	6959      	ldr	r1, [r3, #20]
 800149e:	4201      	tst	r1, r0
 80014a0:	d002      	beq.n	80014a8 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80014a2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80014a4:	f002 fd92 	bl	8003fcc <HAL_GPIO_EXTI_Callback>
 80014a8:	bd08      	pop	{r3, pc}
 80014aa:	bf00      	nop
 80014ac:	40013c00 	.word	0x40013c00

080014b0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80014b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	4b18      	ldr	r3, [pc, #96]	; (8001518 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014b8:	4c18      	ldr	r4, [pc, #96]	; (800151c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014c0:	641a      	str	r2, [r3, #64]	; 0x40
 80014c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <HAL_PWREx_EnableOverDrive+0x70>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80014d2:	f7ff fcd9 	bl	8000e88 <HAL_GetTick>
 80014d6:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014d8:	6863      	ldr	r3, [r4, #4]
 80014da:	03da      	lsls	r2, r3, #15
 80014dc:	d50b      	bpl.n	80014f6 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014e0:	4c0e      	ldr	r4, [pc, #56]	; (800151c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014e2:	2201      	movs	r2, #1
 80014e4:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80014e6:	f7ff fccf 	bl	8000e88 <HAL_GetTick>
 80014ea:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014ec:	6863      	ldr	r3, [r4, #4]
 80014ee:	039b      	lsls	r3, r3, #14
 80014f0:	d50a      	bpl.n	8001508 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80014f2:	2000      	movs	r0, #0
 80014f4:	e006      	b.n	8001504 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014f6:	f7ff fcc7 	bl	8000e88 <HAL_GetTick>
 80014fa:	1b40      	subs	r0, r0, r5
 80014fc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001500:	d9ea      	bls.n	80014d8 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8001502:	2003      	movs	r0, #3
}
 8001504:	b003      	add	sp, #12
 8001506:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001508:	f7ff fcbe 	bl	8000e88 <HAL_GetTick>
 800150c:	1b40      	subs	r0, r0, r5
 800150e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001512:	d9eb      	bls.n	80014ec <HAL_PWREx_EnableOverDrive+0x3c>
 8001514:	e7f5      	b.n	8001502 <HAL_PWREx_EnableOverDrive+0x52>
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800
 800151c:	40007000 	.word	0x40007000
 8001520:	420e0040 	.word	0x420e0040
 8001524:	420e0044 	.word	0x420e0044

08001528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800152c:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800152e:	4604      	mov	r4, r0
 8001530:	b910      	cbnz	r0, 8001538 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8001532:	2001      	movs	r0, #1
 8001534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001538:	4b44      	ldr	r3, [pc, #272]	; (800164c <HAL_RCC_ClockConfig+0x124>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	f002 020f 	and.w	r2, r2, #15
 8001540:	428a      	cmp	r2, r1
 8001542:	d328      	bcc.n	8001596 <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001544:	6821      	ldr	r1, [r4, #0]
 8001546:	078f      	lsls	r7, r1, #30
 8001548:	d42d      	bmi.n	80015a6 <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800154a:	07c8      	lsls	r0, r1, #31
 800154c:	d440      	bmi.n	80015d0 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800154e:	4b3f      	ldr	r3, [pc, #252]	; (800164c <HAL_RCC_ClockConfig+0x124>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	f002 020f 	and.w	r2, r2, #15
 8001556:	4295      	cmp	r5, r2
 8001558:	d366      	bcc.n	8001628 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800155a:	6822      	ldr	r2, [r4, #0]
 800155c:	0751      	lsls	r1, r2, #29
 800155e:	d46c      	bmi.n	800163a <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001560:	0713      	lsls	r3, r2, #28
 8001562:	d507      	bpl.n	8001574 <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001564:	4a3a      	ldr	r2, [pc, #232]	; (8001650 <HAL_RCC_ClockConfig+0x128>)
 8001566:	6921      	ldr	r1, [r4, #16]
 8001568:	6893      	ldr	r3, [r2, #8]
 800156a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800156e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001572:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001574:	f000 f892 	bl	800169c <HAL_RCC_GetSysClockFreq>
 8001578:	4b35      	ldr	r3, [pc, #212]	; (8001650 <HAL_RCC_ClockConfig+0x128>)
 800157a:	4a36      	ldr	r2, [pc, #216]	; (8001654 <HAL_RCC_ClockConfig+0x12c>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001582:	5cd3      	ldrb	r3, [r2, r3]
 8001584:	40d8      	lsrs	r0, r3
 8001586:	4b34      	ldr	r3, [pc, #208]	; (8001658 <HAL_RCC_ClockConfig+0x130>)
 8001588:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800158a:	2000      	movs	r0, #0
 800158c:	f7ff fc32 	bl	8000df4 <HAL_InitTick>

  return HAL_OK;
 8001590:	2000      	movs	r0, #0
 8001592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001596:	b2ca      	uxtb	r2, r1
 8001598:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 030f 	and.w	r3, r3, #15
 80015a0:	4299      	cmp	r1, r3
 80015a2:	d1c6      	bne.n	8001532 <HAL_RCC_ClockConfig+0xa>
 80015a4:	e7ce      	b.n	8001544 <HAL_RCC_ClockConfig+0x1c>
 80015a6:	4b2a      	ldr	r3, [pc, #168]	; (8001650 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015a8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015ac:	bf1e      	ittt	ne
 80015ae:	689a      	ldrne	r2, [r3, #8]
 80015b0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80015b4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015b8:	bf42      	ittt	mi
 80015ba:	689a      	ldrmi	r2, [r3, #8]
 80015bc:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80015c0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	68a0      	ldr	r0, [r4, #8]
 80015c6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80015ca:	4302      	orrs	r2, r0
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	e7bc      	b.n	800154a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015d0:	6862      	ldr	r2, [r4, #4]
 80015d2:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <HAL_RCC_ClockConfig+0x128>)
 80015d4:	2a01      	cmp	r2, #1
 80015d6:	d11d      	bne.n	8001614 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015de:	d0a8      	beq.n	8001532 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015e0:	4e1b      	ldr	r6, [pc, #108]	; (8001650 <HAL_RCC_ClockConfig+0x128>)
 80015e2:	68b3      	ldr	r3, [r6, #8]
 80015e4:	f023 0303 	bic.w	r3, r3, #3
 80015e8:	4313      	orrs	r3, r2
 80015ea:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80015ec:	f7ff fc4c 	bl	8000e88 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80015f4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015f6:	68b3      	ldr	r3, [r6, #8]
 80015f8:	6862      	ldr	r2, [r4, #4]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001602:	d0a4      	beq.n	800154e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001604:	f7ff fc40 	bl	8000e88 <HAL_GetTick>
 8001608:	1bc0      	subs	r0, r0, r7
 800160a:	4540      	cmp	r0, r8
 800160c:	d9f3      	bls.n	80015f6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800160e:	2003      	movs	r0, #3
}
 8001610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001614:	1e91      	subs	r1, r2, #2
 8001616:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001618:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161a:	d802      	bhi.n	8001622 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800161c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001620:	e7dd      	b.n	80015de <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001622:	f013 0f02 	tst.w	r3, #2
 8001626:	e7da      	b.n	80015de <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001628:	b2ea      	uxtb	r2, r5
 800162a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 030f 	and.w	r3, r3, #15
 8001632:	429d      	cmp	r5, r3
 8001634:	f47f af7d 	bne.w	8001532 <HAL_RCC_ClockConfig+0xa>
 8001638:	e78f      	b.n	800155a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800163a:	4905      	ldr	r1, [pc, #20]	; (8001650 <HAL_RCC_ClockConfig+0x128>)
 800163c:	68e0      	ldr	r0, [r4, #12]
 800163e:	688b      	ldr	r3, [r1, #8]
 8001640:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001644:	4303      	orrs	r3, r0
 8001646:	608b      	str	r3, [r1, #8]
 8001648:	e78a      	b.n	8001560 <HAL_RCC_ClockConfig+0x38>
 800164a:	bf00      	nop
 800164c:	40023c00 	.word	0x40023c00
 8001650:	40023800 	.word	0x40023800
 8001654:	080050cf 	.word	0x080050cf
 8001658:	20000028 	.word	0x20000028

0800165c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800165c:	4b04      	ldr	r3, [pc, #16]	; (8001670 <HAL_RCC_GetPCLK1Freq+0x14>)
 800165e:	4a05      	ldr	r2, [pc, #20]	; (8001674 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001666:	5cd3      	ldrb	r3, [r2, r3]
 8001668:	4a03      	ldr	r2, [pc, #12]	; (8001678 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800166a:	6810      	ldr	r0, [r2, #0]
}
 800166c:	40d8      	lsrs	r0, r3
 800166e:	4770      	bx	lr
 8001670:	40023800 	.word	0x40023800
 8001674:	080050df 	.word	0x080050df
 8001678:	20000028 	.word	0x20000028

0800167c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <HAL_RCC_GetPCLK2Freq+0x14>)
 800167e:	4a05      	ldr	r2, [pc, #20]	; (8001694 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001686:	5cd3      	ldrb	r3, [r2, r3]
 8001688:	4a03      	ldr	r2, [pc, #12]	; (8001698 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800168a:	6810      	ldr	r0, [r2, #0]
}
 800168c:	40d8      	lsrs	r0, r3
 800168e:	4770      	bx	lr
 8001690:	40023800 	.word	0x40023800
 8001694:	080050df 	.word	0x080050df
 8001698:	20000028 	.word	0x20000028

0800169c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800169c:	4920      	ldr	r1, [pc, #128]	; (8001720 <HAL_RCC_GetSysClockFreq+0x84>)
{
 800169e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016a0:	688b      	ldr	r3, [r1, #8]
 80016a2:	f003 030c 	and.w	r3, r3, #12
 80016a6:	2b08      	cmp	r3, #8
 80016a8:	d007      	beq.n	80016ba <HAL_RCC_GetSysClockFreq+0x1e>
 80016aa:	2b0c      	cmp	r3, #12
 80016ac:	d020      	beq.n	80016f0 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016ae:	4a1d      	ldr	r2, [pc, #116]	; (8001724 <HAL_RCC_GetSysClockFreq+0x88>)
 80016b0:	481d      	ldr	r0, [pc, #116]	; (8001728 <HAL_RCC_GetSysClockFreq+0x8c>)
 80016b2:	2b04      	cmp	r3, #4
 80016b4:	bf18      	it	ne
 80016b6:	4610      	movne	r0, r2
 80016b8:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016ba:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016bc:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016be:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016c0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016c4:	bf14      	ite	ne
 80016c6:	4818      	ldrne	r0, [pc, #96]	; (8001728 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016c8:	4816      	ldreq	r0, [pc, #88]	; (8001724 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016ca:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80016ce:	bf18      	it	ne
 80016d0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016d2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d6:	fba1 0100 	umull	r0, r1, r1, r0
 80016da:	f7ff fa03 	bl	8000ae4 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <HAL_RCC_GetSysClockFreq+0x84>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80016e6:	3301      	adds	r3, #1
 80016e8:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 80016ea:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80016ee:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016f0:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016f2:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016f4:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016f6:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016fa:	bf14      	ite	ne
 80016fc:	480a      	ldrne	r0, [pc, #40]	; (8001728 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016fe:	4809      	ldreq	r0, [pc, #36]	; (8001724 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001700:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001704:	bf18      	it	ne
 8001706:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001708:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800170c:	fba1 0100 	umull	r0, r1, r1, r0
 8001710:	f7ff f9e8 	bl	8000ae4 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001714:	4b02      	ldr	r3, [pc, #8]	; (8001720 <HAL_RCC_GetSysClockFreq+0x84>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f3c3 7302 	ubfx	r3, r3, #28, #3
 800171c:	e7e5      	b.n	80016ea <HAL_RCC_GetSysClockFreq+0x4e>
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	00f42400 	.word	0x00f42400
 8001728:	007a1200 	.word	0x007a1200

0800172c <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800172c:	6803      	ldr	r3, [r0, #0]
{
 800172e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001732:	07df      	lsls	r7, r3, #31
{
 8001734:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001736:	d410      	bmi.n	800175a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001738:	6823      	ldr	r3, [r4, #0]
 800173a:	079e      	lsls	r6, r3, #30
 800173c:	d467      	bmi.n	800180e <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800173e:	6823      	ldr	r3, [r4, #0]
 8001740:	071a      	lsls	r2, r3, #28
 8001742:	f100 80b2 	bmi.w	80018aa <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001746:	6823      	ldr	r3, [r4, #0]
 8001748:	075b      	lsls	r3, r3, #29
 800174a:	f100 80d0 	bmi.w	80018ee <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800174e:	69a2      	ldr	r2, [r4, #24]
 8001750:	2a00      	cmp	r2, #0
 8001752:	f040 8139 	bne.w	80019c8 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001756:	2000      	movs	r0, #0
 8001758:	e01e      	b.n	8001798 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800175a:	4b97      	ldr	r3, [pc, #604]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 800175c:	689a      	ldr	r2, [r3, #8]
 800175e:	f002 020c 	and.w	r2, r2, #12
 8001762:	2a04      	cmp	r2, #4
 8001764:	d010      	beq.n	8001788 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800176c:	2a08      	cmp	r2, #8
 800176e:	d102      	bne.n	8001776 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	025d      	lsls	r5, r3, #9
 8001774:	d408      	bmi.n	8001788 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001776:	4b90      	ldr	r3, [pc, #576]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 8001778:	689a      	ldr	r2, [r3, #8]
 800177a:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800177e:	2a0c      	cmp	r2, #12
 8001780:	d10d      	bne.n	800179e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	0250      	lsls	r0, r2, #9
 8001786:	d50a      	bpl.n	800179e <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001788:	4b8b      	ldr	r3, [pc, #556]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	0399      	lsls	r1, r3, #14
 800178e:	d5d3      	bpl.n	8001738 <HAL_RCC_OscConfig+0xc>
 8001790:	6863      	ldr	r3, [r4, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1d0      	bne.n	8001738 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001796:	2001      	movs	r0, #1
}
 8001798:	b002      	add	sp, #8
 800179a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179e:	6862      	ldr	r2, [r4, #4]
 80017a0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80017a4:	d111      	bne.n	80017ca <HAL_RCC_OscConfig+0x9e>
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80017ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017ae:	f7ff fb6b 	bl	8000e88 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b2:	4d81      	ldr	r5, [pc, #516]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80017b4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b6:	682b      	ldr	r3, [r5, #0]
 80017b8:	039a      	lsls	r2, r3, #14
 80017ba:	d4bd      	bmi.n	8001738 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017bc:	f7ff fb64 	bl	8000e88 <HAL_GetTick>
 80017c0:	1b80      	subs	r0, r0, r6
 80017c2:	2864      	cmp	r0, #100	; 0x64
 80017c4:	d9f7      	bls.n	80017b6 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 80017c6:	2003      	movs	r0, #3
 80017c8:	e7e6      	b.n	8001798 <HAL_RCC_OscConfig+0x6c>
 80017ca:	4d7b      	ldr	r5, [pc, #492]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017cc:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80017d0:	682b      	ldr	r3, [r5, #0]
 80017d2:	d107      	bne.n	80017e4 <HAL_RCC_OscConfig+0xb8>
 80017d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017d8:	602b      	str	r3, [r5, #0]
 80017da:	682b      	ldr	r3, [r5, #0]
 80017dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017e0:	602b      	str	r3, [r5, #0]
 80017e2:	e7e4      	b.n	80017ae <HAL_RCC_OscConfig+0x82>
 80017e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017e8:	602b      	str	r3, [r5, #0]
 80017ea:	682b      	ldr	r3, [r5, #0]
 80017ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017f0:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017f2:	2a00      	cmp	r2, #0
 80017f4:	d1db      	bne.n	80017ae <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80017f6:	f7ff fb47 	bl	8000e88 <HAL_GetTick>
 80017fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017fc:	682b      	ldr	r3, [r5, #0]
 80017fe:	039b      	lsls	r3, r3, #14
 8001800:	d59a      	bpl.n	8001738 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001802:	f7ff fb41 	bl	8000e88 <HAL_GetTick>
 8001806:	1b80      	subs	r0, r0, r6
 8001808:	2864      	cmp	r0, #100	; 0x64
 800180a:	d9f7      	bls.n	80017fc <HAL_RCC_OscConfig+0xd0>
 800180c:	e7db      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800180e:	4b6a      	ldr	r3, [pc, #424]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	f012 0f0c 	tst.w	r2, #12
 8001816:	d010      	beq.n	800183a <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001818:	689a      	ldr	r2, [r3, #8]
 800181a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800181e:	2a08      	cmp	r2, #8
 8001820:	d102      	bne.n	8001828 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	025f      	lsls	r7, r3, #9
 8001826:	d508      	bpl.n	800183a <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001828:	4a63      	ldr	r2, [pc, #396]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 800182a:	6893      	ldr	r3, [r2, #8]
 800182c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001830:	2b0c      	cmp	r3, #12
 8001832:	d111      	bne.n	8001858 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001834:	6853      	ldr	r3, [r2, #4]
 8001836:	025e      	lsls	r6, r3, #9
 8001838:	d40e      	bmi.n	8001858 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800183a:	4b5f      	ldr	r3, [pc, #380]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	0795      	lsls	r5, r2, #30
 8001840:	d502      	bpl.n	8001848 <HAL_RCC_OscConfig+0x11c>
 8001842:	68e2      	ldr	r2, [r4, #12]
 8001844:	2a01      	cmp	r2, #1
 8001846:	d1a6      	bne.n	8001796 <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	6921      	ldr	r1, [r4, #16]
 800184c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001850:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001854:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001856:	e772      	b.n	800173e <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001858:	68e2      	ldr	r2, [r4, #12]
 800185a:	4b58      	ldr	r3, [pc, #352]	; (80019bc <HAL_RCC_OscConfig+0x290>)
 800185c:	b1b2      	cbz	r2, 800188c <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 800185e:	2201      	movs	r2, #1
 8001860:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001862:	f7ff fb11 	bl	8000e88 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001866:	4d54      	ldr	r5, [pc, #336]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001868:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186a:	682b      	ldr	r3, [r5, #0]
 800186c:	0798      	lsls	r0, r3, #30
 800186e:	d507      	bpl.n	8001880 <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001870:	682b      	ldr	r3, [r5, #0]
 8001872:	6922      	ldr	r2, [r4, #16]
 8001874:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001878:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800187c:	602b      	str	r3, [r5, #0]
 800187e:	e75e      	b.n	800173e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001880:	f7ff fb02 	bl	8000e88 <HAL_GetTick>
 8001884:	1b80      	subs	r0, r0, r6
 8001886:	2802      	cmp	r0, #2
 8001888:	d9ef      	bls.n	800186a <HAL_RCC_OscConfig+0x13e>
 800188a:	e79c      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 800188c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800188e:	f7ff fafb 	bl	8000e88 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001892:	4d49      	ldr	r5, [pc, #292]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001894:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001896:	682b      	ldr	r3, [r5, #0]
 8001898:	0799      	lsls	r1, r3, #30
 800189a:	f57f af50 	bpl.w	800173e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800189e:	f7ff faf3 	bl	8000e88 <HAL_GetTick>
 80018a2:	1b80      	subs	r0, r0, r6
 80018a4:	2802      	cmp	r0, #2
 80018a6:	d9f6      	bls.n	8001896 <HAL_RCC_OscConfig+0x16a>
 80018a8:	e78d      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018aa:	6962      	ldr	r2, [r4, #20]
 80018ac:	4b44      	ldr	r3, [pc, #272]	; (80019c0 <HAL_RCC_OscConfig+0x294>)
 80018ae:	b17a      	cbz	r2, 80018d0 <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 80018b0:	2201      	movs	r2, #1
 80018b2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018b4:	f7ff fae8 	bl	8000e88 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b8:	4d3f      	ldr	r5, [pc, #252]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80018ba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018bc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80018be:	079f      	lsls	r7, r3, #30
 80018c0:	f53f af41 	bmi.w	8001746 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018c4:	f7ff fae0 	bl	8000e88 <HAL_GetTick>
 80018c8:	1b80      	subs	r0, r0, r6
 80018ca:	2802      	cmp	r0, #2
 80018cc:	d9f6      	bls.n	80018bc <HAL_RCC_OscConfig+0x190>
 80018ce:	e77a      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 80018d0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018d2:	f7ff fad9 	bl	8000e88 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d6:	4d38      	ldr	r5, [pc, #224]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80018d8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018da:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80018dc:	0798      	lsls	r0, r3, #30
 80018de:	f57f af32 	bpl.w	8001746 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018e2:	f7ff fad1 	bl	8000e88 <HAL_GetTick>
 80018e6:	1b80      	subs	r0, r0, r6
 80018e8:	2802      	cmp	r0, #2
 80018ea:	d9f6      	bls.n	80018da <HAL_RCC_OscConfig+0x1ae>
 80018ec:	e76b      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ee:	4b32      	ldr	r3, [pc, #200]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 80018f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018f2:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80018f6:	d128      	bne.n	800194a <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80018f8:	9201      	str	r2, [sp, #4]
 80018fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001900:	641a      	str	r2, [r3, #64]	; 0x40
 8001902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800190c:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190e:	4d2d      	ldr	r5, [pc, #180]	; (80019c4 <HAL_RCC_OscConfig+0x298>)
 8001910:	682b      	ldr	r3, [r5, #0]
 8001912:	05d9      	lsls	r1, r3, #23
 8001914:	d51b      	bpl.n	800194e <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001916:	68a3      	ldr	r3, [r4, #8]
 8001918:	4d27      	ldr	r5, [pc, #156]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 800191a:	2b01      	cmp	r3, #1
 800191c:	d127      	bne.n	800196e <HAL_RCC_OscConfig+0x242>
 800191e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001926:	f7ff faaf 	bl	8000e88 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192a:	4d23      	ldr	r5, [pc, #140]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 800192c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800192e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001932:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001934:	079b      	lsls	r3, r3, #30
 8001936:	d539      	bpl.n	80019ac <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8001938:	2e00      	cmp	r6, #0
 800193a:	f43f af08 	beq.w	800174e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800193e:	4a1e      	ldr	r2, [pc, #120]	; (80019b8 <HAL_RCC_OscConfig+0x28c>)
 8001940:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001946:	6413      	str	r3, [r2, #64]	; 0x40
 8001948:	e701      	b.n	800174e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800194a:	2600      	movs	r6, #0
 800194c:	e7df      	b.n	800190e <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800194e:	682b      	ldr	r3, [r5, #0]
 8001950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001954:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001956:	f7ff fa97 	bl	8000e88 <HAL_GetTick>
 800195a:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195c:	682b      	ldr	r3, [r5, #0]
 800195e:	05da      	lsls	r2, r3, #23
 8001960:	d4d9      	bmi.n	8001916 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001962:	f7ff fa91 	bl	8000e88 <HAL_GetTick>
 8001966:	1bc0      	subs	r0, r0, r7
 8001968:	2802      	cmp	r0, #2
 800196a:	d9f7      	bls.n	800195c <HAL_RCC_OscConfig+0x230>
 800196c:	e72b      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800196e:	2b05      	cmp	r3, #5
 8001970:	d104      	bne.n	800197c <HAL_RCC_OscConfig+0x250>
 8001972:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001974:	f043 0304 	orr.w	r3, r3, #4
 8001978:	672b      	str	r3, [r5, #112]	; 0x70
 800197a:	e7d0      	b.n	800191e <HAL_RCC_OscConfig+0x1f2>
 800197c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800197e:	f022 0201 	bic.w	r2, r2, #1
 8001982:	672a      	str	r2, [r5, #112]	; 0x70
 8001984:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001986:	f022 0204 	bic.w	r2, r2, #4
 800198a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1ca      	bne.n	8001926 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8001990:	f7ff fa7a 	bl	8000e88 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001994:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001998:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800199a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800199c:	0798      	lsls	r0, r3, #30
 800199e:	d5cb      	bpl.n	8001938 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019a0:	f7ff fa72 	bl	8000e88 <HAL_GetTick>
 80019a4:	1bc0      	subs	r0, r0, r7
 80019a6:	4540      	cmp	r0, r8
 80019a8:	d9f7      	bls.n	800199a <HAL_RCC_OscConfig+0x26e>
 80019aa:	e70c      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ac:	f7ff fa6c 	bl	8000e88 <HAL_GetTick>
 80019b0:	1bc0      	subs	r0, r0, r7
 80019b2:	4540      	cmp	r0, r8
 80019b4:	d9bd      	bls.n	8001932 <HAL_RCC_OscConfig+0x206>
 80019b6:	e706      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
 80019b8:	40023800 	.word	0x40023800
 80019bc:	42470000 	.word	0x42470000
 80019c0:	42470e80 	.word	0x42470e80
 80019c4:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019c8:	4d23      	ldr	r5, [pc, #140]	; (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80019ca:	68ab      	ldr	r3, [r5, #8]
 80019cc:	f003 030c 	and.w	r3, r3, #12
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	f43f aee0 	beq.w	8001796 <HAL_RCC_OscConfig+0x6a>
 80019d6:	4e21      	ldr	r6, [pc, #132]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80019d8:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019da:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80019dc:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019de:	d12d      	bne.n	8001a3c <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 80019e0:	f7ff fa52 	bl	8000e88 <HAL_GetTick>
 80019e4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019e6:	682b      	ldr	r3, [r5, #0]
 80019e8:	0199      	lsls	r1, r3, #6
 80019ea:	d421      	bmi.n	8001a30 <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019ec:	6a22      	ldr	r2, [r4, #32]
 80019ee:	69e3      	ldr	r3, [r4, #28]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80019f4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80019f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80019fa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80019fe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001a00:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001a04:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a06:	4c14      	ldr	r4, [pc, #80]	; (8001a58 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a08:	0852      	lsrs	r2, r2, #1
 8001a0a:	3a01      	subs	r2, #1
 8001a0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001a10:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001a12:	2301      	movs	r3, #1
 8001a14:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001a16:	f7ff fa37 	bl	8000e88 <HAL_GetTick>
 8001a1a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1c:	6823      	ldr	r3, [r4, #0]
 8001a1e:	019a      	lsls	r2, r3, #6
 8001a20:	f53f ae99 	bmi.w	8001756 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a24:	f7ff fa30 	bl	8000e88 <HAL_GetTick>
 8001a28:	1b40      	subs	r0, r0, r5
 8001a2a:	2802      	cmp	r0, #2
 8001a2c:	d9f6      	bls.n	8001a1c <HAL_RCC_OscConfig+0x2f0>
 8001a2e:	e6ca      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a30:	f7ff fa2a 	bl	8000e88 <HAL_GetTick>
 8001a34:	1bc0      	subs	r0, r0, r7
 8001a36:	2802      	cmp	r0, #2
 8001a38:	d9d5      	bls.n	80019e6 <HAL_RCC_OscConfig+0x2ba>
 8001a3a:	e6c4      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fa24 	bl	8000e88 <HAL_GetTick>
 8001a40:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a42:	682b      	ldr	r3, [r5, #0]
 8001a44:	019b      	lsls	r3, r3, #6
 8001a46:	f57f ae86 	bpl.w	8001756 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a4a:	f7ff fa1d 	bl	8000e88 <HAL_GetTick>
 8001a4e:	1b00      	subs	r0, r0, r4
 8001a50:	2802      	cmp	r0, #2
 8001a52:	d9f6      	bls.n	8001a42 <HAL_RCC_OscConfig+0x316>
 8001a54:	e6b7      	b.n	80017c6 <HAL_RCC_OscConfig+0x9a>
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	42470060 	.word	0x42470060

08001a60 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a60:	6a03      	ldr	r3, [r0, #32]
 8001a62:	f023 0301 	bic.w	r3, r3, #1
 8001a66:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a68:	6a03      	ldr	r3, [r0, #32]
{
 8001a6a:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a6c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a6e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001a72:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001a76:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001a78:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001a7a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001a7e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001a80:	4d0e      	ldr	r5, [pc, #56]	; (8001abc <TIM_OC1_SetConfig+0x5c>)
 8001a82:	42a8      	cmp	r0, r5
 8001a84:	d002      	beq.n	8001a8c <TIM_OC1_SetConfig+0x2c>
 8001a86:	4e0e      	ldr	r6, [pc, #56]	; (8001ac0 <TIM_OC1_SetConfig+0x60>)
 8001a88:	42b0      	cmp	r0, r6
 8001a8a:	d110      	bne.n	8001aae <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001a8c:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001a8e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001a92:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a94:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a96:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a9a:	d002      	beq.n	8001aa2 <TIM_OC1_SetConfig+0x42>
 8001a9c:	4d08      	ldr	r5, [pc, #32]	; (8001ac0 <TIM_OC1_SetConfig+0x60>)
 8001a9e:	42a8      	cmp	r0, r5
 8001aa0:	d105      	bne.n	8001aae <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001aa2:	694d      	ldr	r5, [r1, #20]
 8001aa4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001aa6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001aaa:	4335      	orrs	r5, r6
 8001aac:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001aae:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ab0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001ab2:	684a      	ldr	r2, [r1, #4]
 8001ab4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ab6:	6203      	str	r3, [r0, #32]
 8001ab8:	bd70      	pop	{r4, r5, r6, pc}
 8001aba:	bf00      	nop
 8001abc:	40010000 	.word	0x40010000
 8001ac0:	40010400 	.word	0x40010400

08001ac4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001ac4:	6a03      	ldr	r3, [r0, #32]
 8001ac6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001aca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001acc:	6a03      	ldr	r3, [r0, #32]
{
 8001ace:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ad0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001ad2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ad4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ad6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001ada:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001adc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001ade:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001ae2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001ae6:	4d11      	ldr	r5, [pc, #68]	; (8001b2c <TIM_OC3_SetConfig+0x68>)
 8001ae8:	42a8      	cmp	r0, r5
 8001aea:	d003      	beq.n	8001af4 <TIM_OC3_SetConfig+0x30>
 8001aec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001af0:	42a8      	cmp	r0, r5
 8001af2:	d114      	bne.n	8001b1e <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001af4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001af6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001afa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001afe:	4d0b      	ldr	r5, [pc, #44]	; (8001b2c <TIM_OC3_SetConfig+0x68>)
 8001b00:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001b02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b06:	d003      	beq.n	8001b10 <TIM_OC3_SetConfig+0x4c>
 8001b08:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b0c:	42a8      	cmp	r0, r5
 8001b0e:	d106      	bne.n	8001b1e <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001b10:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001b12:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001b14:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001b18:	4335      	orrs	r5, r6
 8001b1a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b1e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001b20:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001b22:	684a      	ldr	r2, [r1, #4]
 8001b24:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b26:	6203      	str	r3, [r0, #32]
 8001b28:	bd70      	pop	{r4, r5, r6, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40010000 	.word	0x40010000

08001b30 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001b30:	6a03      	ldr	r3, [r0, #32]
 8001b32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001b36:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b38:	6a03      	ldr	r3, [r0, #32]
{
 8001b3a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b3c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b3e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b40:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001b42:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b46:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001b4a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001b4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001b50:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b54:	4d08      	ldr	r5, [pc, #32]	; (8001b78 <TIM_OC4_SetConfig+0x48>)
 8001b56:	42a8      	cmp	r0, r5
 8001b58:	d003      	beq.n	8001b62 <TIM_OC4_SetConfig+0x32>
 8001b5a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b5e:	42a8      	cmp	r0, r5
 8001b60:	d104      	bne.n	8001b6c <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001b62:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001b64:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001b68:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b6c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001b6e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001b70:	684a      	ldr	r2, [r1, #4]
 8001b72:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b74:	6203      	str	r3, [r0, #32]
 8001b76:	bd30      	pop	{r4, r5, pc}
 8001b78:	40010000 	.word	0x40010000

08001b7c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b7c:	6803      	ldr	r3, [r0, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	f042 0201 	orr.w	r2, r2, #1
 8001b84:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8c:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001b8e:	bf1e      	ittt	ne
 8001b90:	681a      	ldrne	r2, [r3, #0]
 8001b92:	f042 0201 	orrne.w	r2, r2, #1
 8001b96:	601a      	strne	r2, [r3, #0]
}
 8001b98:	2000      	movs	r0, #0
 8001b9a:	4770      	bx	lr

08001b9c <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001b9c:	6803      	ldr	r3, [r0, #0]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	f022 0201 	bic.w	r2, r2, #1
 8001ba4:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8001ba6:	6a19      	ldr	r1, [r3, #32]
 8001ba8:	f241 1211 	movw	r2, #4369	; 0x1111
 8001bac:	4211      	tst	r1, r2
 8001bae:	d108      	bne.n	8001bc2 <HAL_TIM_Base_Stop_IT+0x26>
 8001bb0:	6a19      	ldr	r1, [r3, #32]
 8001bb2:	f240 4244 	movw	r2, #1092	; 0x444
 8001bb6:	4211      	tst	r1, r2
 8001bb8:	bf02      	ittt	eq
 8001bba:	681a      	ldreq	r2, [r3, #0]
 8001bbc:	f022 0201 	biceq.w	r2, r2, #1
 8001bc0:	601a      	streq	r2, [r3, #0]
}
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	4770      	bx	lr

08001bc6 <HAL_TIM_PeriodElapsedCallback>:
 8001bc6:	4770      	bx	lr

08001bc8 <HAL_TIM_OC_DelayElapsedCallback>:
 8001bc8:	4770      	bx	lr

08001bca <HAL_TIM_IC_CaptureCallback>:
 8001bca:	4770      	bx	lr

08001bcc <TIM_DMADelayPulseCplt>:
{
 8001bcc:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bce:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001bd0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 8001bd2:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001bd4:	4290      	cmp	r0, r2
  htim->State = HAL_TIM_STATE_READY;
 8001bd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001bda:	d106      	bne.n	8001bea <TIM_DMADelayPulseCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bdc:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bde:	4620      	mov	r0, r4
 8001be0:	f002 f94e 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001be4:	2300      	movs	r3, #0
 8001be6:	7723      	strb	r3, [r4, #28]
 8001be8:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001bea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bec:	4298      	cmp	r0, r3
 8001bee:	d101      	bne.n	8001bf4 <TIM_DMADelayPulseCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	e7f3      	b.n	8001bdc <TIM_DMADelayPulseCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001bf4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bf6:	4298      	cmp	r0, r3
 8001bf8:	d101      	bne.n	8001bfe <TIM_DMADelayPulseCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bfa:	2304      	movs	r3, #4
 8001bfc:	e7ee      	b.n	8001bdc <TIM_DMADelayPulseCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001bfe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c00:	4298      	cmp	r0, r3
 8001c02:	d1ec      	bne.n	8001bde <TIM_DMADelayPulseCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c04:	2308      	movs	r3, #8
 8001c06:	e7e9      	b.n	8001bdc <TIM_DMADelayPulseCplt+0x10>

08001c08 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
 8001c08:	4770      	bx	lr

08001c0a <TIM_DMADelayPulseHalfCplt>:
{
 8001c0a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c0c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001c0e:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 8001c10:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001c12:	4290      	cmp	r0, r2
  htim->State = HAL_TIM_STATE_READY;
 8001c14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001c18:	d106      	bne.n	8001c28 <TIM_DMADelayPulseHalfCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c1a:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	f7ff fff3 	bl	8001c08 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c22:	2300      	movs	r3, #0
 8001c24:	7723      	strb	r3, [r4, #28]
 8001c26:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001c28:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c2a:	4298      	cmp	r0, r3
 8001c2c:	d101      	bne.n	8001c32 <TIM_DMADelayPulseHalfCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	e7f3      	b.n	8001c1a <TIM_DMADelayPulseHalfCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001c32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001c34:	4298      	cmp	r0, r3
 8001c36:	d101      	bne.n	8001c3c <TIM_DMADelayPulseHalfCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c38:	2304      	movs	r3, #4
 8001c3a:	e7ee      	b.n	8001c1a <TIM_DMADelayPulseHalfCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001c3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c3e:	4298      	cmp	r0, r3
 8001c40:	d1ec      	bne.n	8001c1c <TIM_DMADelayPulseHalfCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c42:	2308      	movs	r3, #8
 8001c44:	e7e9      	b.n	8001c1a <TIM_DMADelayPulseHalfCplt+0x10>

08001c46 <HAL_TIM_TriggerCallback>:
 8001c46:	4770      	bx	lr

08001c48 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c48:	6803      	ldr	r3, [r0, #0]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	0791      	lsls	r1, r2, #30
{
 8001c4e:	b510      	push	{r4, lr}
 8001c50:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c52:	d50e      	bpl.n	8001c72 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c54:	68da      	ldr	r2, [r3, #12]
 8001c56:	0792      	lsls	r2, r2, #30
 8001c58:	d50b      	bpl.n	8001c72 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c5a:	f06f 0202 	mvn.w	r2, #2
 8001c5e:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c60:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c62:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c64:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c66:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c68:	d077      	beq.n	8001d5a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001c6a:	f7ff ffae 	bl	8001bca <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c72:	6823      	ldr	r3, [r4, #0]
 8001c74:	691a      	ldr	r2, [r3, #16]
 8001c76:	0750      	lsls	r0, r2, #29
 8001c78:	d510      	bpl.n	8001c9c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c7a:	68da      	ldr	r2, [r3, #12]
 8001c7c:	0751      	lsls	r1, r2, #29
 8001c7e:	d50d      	bpl.n	8001c9c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c80:	f06f 0204 	mvn.w	r2, #4
 8001c84:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c86:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c88:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c8a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c8e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001c90:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c92:	d068      	beq.n	8001d66 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001c94:	f7ff ff99 	bl	8001bca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c9c:	6823      	ldr	r3, [r4, #0]
 8001c9e:	691a      	ldr	r2, [r3, #16]
 8001ca0:	0712      	lsls	r2, r2, #28
 8001ca2:	d50f      	bpl.n	8001cc4 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ca4:	68da      	ldr	r2, [r3, #12]
 8001ca6:	0710      	lsls	r0, r2, #28
 8001ca8:	d50c      	bpl.n	8001cc4 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001caa:	f06f 0208 	mvn.w	r2, #8
 8001cae:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cb0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cb2:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cb4:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cb6:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001cb8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cba:	d05a      	beq.n	8001d72 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001cbc:	f7ff ff85 	bl	8001bca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cc4:	6823      	ldr	r3, [r4, #0]
 8001cc6:	691a      	ldr	r2, [r3, #16]
 8001cc8:	06d2      	lsls	r2, r2, #27
 8001cca:	d510      	bpl.n	8001cee <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ccc:	68da      	ldr	r2, [r3, #12]
 8001cce:	06d0      	lsls	r0, r2, #27
 8001cd0:	d50d      	bpl.n	8001cee <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cd2:	f06f 0210 	mvn.w	r2, #16
 8001cd6:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cd8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cda:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cdc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ce0:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001ce2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ce4:	d04b      	beq.n	8001d7e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ce6:	f7ff ff70 	bl	8001bca <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cea:	2300      	movs	r3, #0
 8001cec:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001cee:	6823      	ldr	r3, [r4, #0]
 8001cf0:	691a      	ldr	r2, [r3, #16]
 8001cf2:	07d1      	lsls	r1, r2, #31
 8001cf4:	d508      	bpl.n	8001d08 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001cf6:	68da      	ldr	r2, [r3, #12]
 8001cf8:	07d2      	lsls	r2, r2, #31
 8001cfa:	d505      	bpl.n	8001d08 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001cfc:	f06f 0201 	mvn.w	r2, #1
 8001d00:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d02:	4620      	mov	r0, r4
 8001d04:	f7ff ff5f 	bl	8001bc6 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d08:	6823      	ldr	r3, [r4, #0]
 8001d0a:	691a      	ldr	r2, [r3, #16]
 8001d0c:	0610      	lsls	r0, r2, #24
 8001d0e:	d508      	bpl.n	8001d22 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d10:	68da      	ldr	r2, [r3, #12]
 8001d12:	0611      	lsls	r1, r2, #24
 8001d14:	d505      	bpl.n	8001d22 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d16:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d1a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001d1c:	4620      	mov	r0, r4
 8001d1e:	f000 fbda 	bl	80024d6 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d22:	6823      	ldr	r3, [r4, #0]
 8001d24:	691a      	ldr	r2, [r3, #16]
 8001d26:	0652      	lsls	r2, r2, #25
 8001d28:	d508      	bpl.n	8001d3c <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	0650      	lsls	r0, r2, #25
 8001d2e:	d505      	bpl.n	8001d3c <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001d34:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001d36:	4620      	mov	r0, r4
 8001d38:	f7ff ff85 	bl	8001c46 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d3c:	6823      	ldr	r3, [r4, #0]
 8001d3e:	691a      	ldr	r2, [r3, #16]
 8001d40:	0691      	lsls	r1, r2, #26
 8001d42:	d522      	bpl.n	8001d8a <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d44:	68da      	ldr	r2, [r3, #12]
 8001d46:	0692      	lsls	r2, r2, #26
 8001d48:	d51f      	bpl.n	8001d8a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d4a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8001d4e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d50:	611a      	str	r2, [r3, #16]
}
 8001d52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001d56:	f000 bbbd 	b.w	80024d4 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d5a:	f7ff ff35 	bl	8001bc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d5e:	4620      	mov	r0, r4
 8001d60:	f002 f88e 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001d64:	e783      	b.n	8001c6e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d66:	f7ff ff2f 	bl	8001bc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d6a:	4620      	mov	r0, r4
 8001d6c:	f002 f888 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001d70:	e792      	b.n	8001c98 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d72:	f7ff ff29 	bl	8001bc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d76:	4620      	mov	r0, r4
 8001d78:	f002 f882 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001d7c:	e7a0      	b.n	8001cc0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d7e:	f7ff ff23 	bl	8001bc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d82:	4620      	mov	r0, r4
 8001d84:	f002 f87c 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001d88:	e7af      	b.n	8001cea <HAL_TIM_IRQHandler+0xa2>
 8001d8a:	bd10      	pop	{r4, pc}

08001d8c <HAL_TIM_ErrorCallback>:
{
 8001d8c:	4770      	bx	lr

08001d8e <TIM_DMAError>:
{
 8001d8e:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d90:	6b80      	ldr	r0, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 8001d92:	2301      	movs	r3, #1
 8001d94:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 8001d98:	f7ff fff8 	bl	8001d8c <HAL_TIM_ErrorCallback>
 8001d9c:	bd08      	pop	{r3, pc}
	...

08001da0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001da0:	4a30      	ldr	r2, [pc, #192]	; (8001e64 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001da2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001da4:	4290      	cmp	r0, r2
 8001da6:	d012      	beq.n	8001dce <TIM_Base_SetConfig+0x2e>
 8001da8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001dac:	d00f      	beq.n	8001dce <TIM_Base_SetConfig+0x2e>
 8001dae:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001db2:	4290      	cmp	r0, r2
 8001db4:	d00b      	beq.n	8001dce <TIM_Base_SetConfig+0x2e>
 8001db6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001dba:	4290      	cmp	r0, r2
 8001dbc:	d007      	beq.n	8001dce <TIM_Base_SetConfig+0x2e>
 8001dbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001dc2:	4290      	cmp	r0, r2
 8001dc4:	d003      	beq.n	8001dce <TIM_Base_SetConfig+0x2e>
 8001dc6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001dca:	4290      	cmp	r0, r2
 8001dcc:	d119      	bne.n	8001e02 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8001dce:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001dd4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dd6:	4a23      	ldr	r2, [pc, #140]	; (8001e64 <TIM_Base_SetConfig+0xc4>)
 8001dd8:	4290      	cmp	r0, r2
 8001dda:	d029      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001ddc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001de0:	d026      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001de2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001de6:	4290      	cmp	r0, r2
 8001de8:	d022      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001dea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001dee:	4290      	cmp	r0, r2
 8001df0:	d01e      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001df2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001df6:	4290      	cmp	r0, r2
 8001df8:	d01a      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001dfa:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001dfe:	4290      	cmp	r0, r2
 8001e00:	d016      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001e02:	4a19      	ldr	r2, [pc, #100]	; (8001e68 <TIM_Base_SetConfig+0xc8>)
 8001e04:	4290      	cmp	r0, r2
 8001e06:	d013      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001e08:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e0c:	4290      	cmp	r0, r2
 8001e0e:	d00f      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001e10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e14:	4290      	cmp	r0, r2
 8001e16:	d00b      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001e18:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001e1c:	4290      	cmp	r0, r2
 8001e1e:	d007      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001e20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e24:	4290      	cmp	r0, r2
 8001e26:	d003      	beq.n	8001e30 <TIM_Base_SetConfig+0x90>
 8001e28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e2c:	4290      	cmp	r0, r2
 8001e2e:	d103      	bne.n	8001e38 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e30:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e36:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e38:	694a      	ldr	r2, [r1, #20]
 8001e3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e3e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001e40:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e42:	688b      	ldr	r3, [r1, #8]
 8001e44:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001e46:	680b      	ldr	r3, [r1, #0]
 8001e48:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <TIM_Base_SetConfig+0xc4>)
 8001e4c:	4298      	cmp	r0, r3
 8001e4e:	d003      	beq.n	8001e58 <TIM_Base_SetConfig+0xb8>
 8001e50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e54:	4298      	cmp	r0, r3
 8001e56:	d101      	bne.n	8001e5c <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8001e58:	690b      	ldr	r3, [r1, #16]
 8001e5a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	6143      	str	r3, [r0, #20]
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40010000 	.word	0x40010000
 8001e68:	40014000 	.word	0x40014000

08001e6c <HAL_TIM_Base_Init>:
{
 8001e6c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001e6e:	4604      	mov	r4, r0
 8001e70:	b1a0      	cbz	r0, 8001e9c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001e72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e7a:	b91b      	cbnz	r3, 8001e84 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001e80:	f002 f980 	bl	8004184 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001e84:	2302      	movs	r3, #2
 8001e86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e8a:	6820      	ldr	r0, [r4, #0]
 8001e8c:	1d21      	adds	r1, r4, #4
 8001e8e:	f7ff ff87 	bl	8001da0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001e92:	2301      	movs	r3, #1
 8001e94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001e98:	2000      	movs	r0, #0
 8001e9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e9c:	2001      	movs	r0, #1
}
 8001e9e:	bd10      	pop	{r4, pc}

08001ea0 <HAL_TIM_PWM_Init>:
{
 8001ea0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	b1a0      	cbz	r0, 8001ed0 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001ea6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001eaa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001eae:	b91b      	cbnz	r3, 8001eb8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001eb0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001eb4:	f002 f930 	bl	8004118 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ebe:	6820      	ldr	r0, [r4, #0]
 8001ec0:	1d21      	adds	r1, r4, #4
 8001ec2:	f7ff ff6d 	bl	8001da0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001ecc:	2000      	movs	r0, #0
 8001ece:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ed0:	2001      	movs	r0, #1
}
 8001ed2:	bd10      	pop	{r4, pc}

08001ed4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ed4:	6a03      	ldr	r3, [r0, #32]
 8001ed6:	f023 0310 	bic.w	r3, r3, #16
 8001eda:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001edc:	6a03      	ldr	r3, [r0, #32]
{
 8001ede:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8001ee0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001ee2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ee4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001ee6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001eee:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001ef0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ef4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001ef8:	4d10      	ldr	r5, [pc, #64]	; (8001f3c <TIM_OC2_SetConfig+0x68>)
 8001efa:	42a8      	cmp	r0, r5
 8001efc:	d003      	beq.n	8001f06 <TIM_OC2_SetConfig+0x32>
 8001efe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001f02:	42a8      	cmp	r0, r5
 8001f04:	d114      	bne.n	8001f30 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001f06:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001f08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001f0c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f10:	4d0a      	ldr	r5, [pc, #40]	; (8001f3c <TIM_OC2_SetConfig+0x68>)
 8001f12:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8001f14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f18:	d003      	beq.n	8001f22 <TIM_OC2_SetConfig+0x4e>
 8001f1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001f1e:	42a8      	cmp	r0, r5
 8001f20:	d106      	bne.n	8001f30 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001f22:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f24:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001f26:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f2a:	4335      	orrs	r5, r6
 8001f2c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001f30:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001f32:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001f34:	684a      	ldr	r2, [r1, #4]
 8001f36:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001f38:	6203      	str	r3, [r0, #32]
 8001f3a:	bd70      	pop	{r4, r5, r6, pc}
 8001f3c:	40010000 	.word	0x40010000

08001f40 <HAL_TIM_PWM_ConfigChannel>:
{
 8001f40:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001f42:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f46:	2b01      	cmp	r3, #1
{
 8001f48:	4604      	mov	r4, r0
 8001f4a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001f4e:	d025      	beq.n	8001f9c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001f50:	2301      	movs	r3, #1
 8001f52:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001f56:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8001f5a:	2a0c      	cmp	r2, #12
 8001f5c:	d818      	bhi.n	8001f90 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001f5e:	e8df f002 	tbb	[pc, r2]
 8001f62:	1707      	.short	0x1707
 8001f64:	171e1717 	.word	0x171e1717
 8001f68:	172f1717 	.word	0x172f1717
 8001f6c:	1717      	.short	0x1717
 8001f6e:	40          	.byte	0x40
 8001f6f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f70:	6820      	ldr	r0, [r4, #0]
 8001f72:	f7ff fd75 	bl	8001a60 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f76:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f78:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f7a:	699a      	ldr	r2, [r3, #24]
 8001f7c:	f042 0208 	orr.w	r2, r2, #8
 8001f80:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f82:	699a      	ldr	r2, [r3, #24]
 8001f84:	f022 0204 	bic.w	r2, r2, #4
 8001f88:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f8a:	699a      	ldr	r2, [r3, #24]
 8001f8c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f8e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001f90:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001f92:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001f94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001f98:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001f9c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f9e:	6820      	ldr	r0, [r4, #0]
 8001fa0:	f7ff ff98 	bl	8001ed4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fa4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fa6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fa8:	699a      	ldr	r2, [r3, #24]
 8001faa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fb0:	699a      	ldr	r2, [r3, #24]
 8001fb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fb8:	699a      	ldr	r2, [r3, #24]
 8001fba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001fbe:	e7e6      	b.n	8001f8e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001fc0:	6820      	ldr	r0, [r4, #0]
 8001fc2:	f7ff fd7f 	bl	8001ac4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001fc6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001fc8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001fca:	69da      	ldr	r2, [r3, #28]
 8001fcc:	f042 0208 	orr.w	r2, r2, #8
 8001fd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001fd2:	69da      	ldr	r2, [r3, #28]
 8001fd4:	f022 0204 	bic.w	r2, r2, #4
 8001fd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001fda:	69da      	ldr	r2, [r3, #28]
 8001fdc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001fde:	61da      	str	r2, [r3, #28]
      break;
 8001fe0:	e7d6      	b.n	8001f90 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001fe2:	6820      	ldr	r0, [r4, #0]
 8001fe4:	f7ff fda4 	bl	8001b30 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001fe8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001fea:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001fec:	69da      	ldr	r2, [r3, #28]
 8001fee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ff2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001ff4:	69da      	ldr	r2, [r3, #28]
 8001ff6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ffa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001ffc:	69da      	ldr	r2, [r3, #28]
 8001ffe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002002:	e7ec      	b.n	8001fde <HAL_TIM_PWM_ConfigChannel+0x9e>

08002004 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002004:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002006:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002008:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800200a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800200e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002012:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002014:	6083      	str	r3, [r0, #8]
 8002016:	bd10      	pop	{r4, pc}

08002018 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002018:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800201c:	2b01      	cmp	r3, #1
{
 800201e:	b570      	push	{r4, r5, r6, lr}
 8002020:	4604      	mov	r4, r0
 8002022:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002026:	d019      	beq.n	800205c <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8002028:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800202c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800202e:	2301      	movs	r3, #1
 8002030:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002034:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002036:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800203a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800203e:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002040:	680b      	ldr	r3, [r1, #0]
 8002042:	2b40      	cmp	r3, #64	; 0x40
 8002044:	d065      	beq.n	8002112 <HAL_TIM_ConfigClockSource+0xfa>
 8002046:	d815      	bhi.n	8002074 <HAL_TIM_ConfigClockSource+0x5c>
 8002048:	2b10      	cmp	r3, #16
 800204a:	d00c      	beq.n	8002066 <HAL_TIM_ConfigClockSource+0x4e>
 800204c:	d807      	bhi.n	800205e <HAL_TIM_ConfigClockSource+0x46>
 800204e:	b153      	cbz	r3, 8002066 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8002050:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002052:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002054:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002058:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800205c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800205e:	2b20      	cmp	r3, #32
 8002060:	d001      	beq.n	8002066 <HAL_TIM_ConfigClockSource+0x4e>
 8002062:	2b30      	cmp	r3, #48	; 0x30
 8002064:	d1f4      	bne.n	8002050 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8002066:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002068:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 800206c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002070:	4313      	orrs	r3, r2
 8002072:	e01a      	b.n	80020aa <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8002074:	2b60      	cmp	r3, #96	; 0x60
 8002076:	d034      	beq.n	80020e2 <HAL_TIM_ConfigClockSource+0xca>
 8002078:	d819      	bhi.n	80020ae <HAL_TIM_ConfigClockSource+0x96>
 800207a:	2b50      	cmp	r3, #80	; 0x50
 800207c:	d1e8      	bne.n	8002050 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800207e:	684a      	ldr	r2, [r1, #4]
 8002080:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002082:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002084:	6a05      	ldr	r5, [r0, #32]
 8002086:	f025 0501 	bic.w	r5, r5, #1
 800208a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800208c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800208e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002092:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002096:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800209a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800209c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800209e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80020a0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80020a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020a6:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80020aa:	6083      	str	r3, [r0, #8]
 80020ac:	e7d0      	b.n	8002050 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 80020ae:	2b70      	cmp	r3, #112	; 0x70
 80020b0:	d00c      	beq.n	80020cc <HAL_TIM_ConfigClockSource+0xb4>
 80020b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020b6:	d1cb      	bne.n	8002050 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 80020b8:	68cb      	ldr	r3, [r1, #12]
 80020ba:	684a      	ldr	r2, [r1, #4]
 80020bc:	6889      	ldr	r1, [r1, #8]
 80020be:	f7ff ffa1 	bl	8002004 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020c2:	6822      	ldr	r2, [r4, #0]
 80020c4:	6893      	ldr	r3, [r2, #8]
 80020c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020ca:	e008      	b.n	80020de <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 80020cc:	68cb      	ldr	r3, [r1, #12]
 80020ce:	684a      	ldr	r2, [r1, #4]
 80020d0:	6889      	ldr	r1, [r1, #8]
 80020d2:	f7ff ff97 	bl	8002004 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80020d6:	6822      	ldr	r2, [r4, #0]
 80020d8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80020da:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020de:	6093      	str	r3, [r2, #8]
      break;
 80020e0:	e7b6      	b.n	8002050 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020e2:	684d      	ldr	r5, [r1, #4]
 80020e4:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020e6:	6a01      	ldr	r1, [r0, #32]
 80020e8:	f021 0110 	bic.w	r1, r1, #16
 80020ec:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020ee:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80020f0:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020f2:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80020fa:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020fe:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002102:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002104:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002106:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800210c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002110:	e7cb      	b.n	80020aa <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002112:	684a      	ldr	r2, [r1, #4]
 8002114:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002116:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002118:	6a05      	ldr	r5, [r0, #32]
 800211a:	f025 0501 	bic.w	r5, r5, #1
 800211e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002120:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002122:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002126:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800212a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800212e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002130:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002132:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002134:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800213a:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 800213e:	e7b4      	b.n	80020aa <HAL_TIM_ConfigClockSource+0x92>

08002140 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002140:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002142:	f001 011f 	and.w	r1, r1, #31
{
 8002146:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002148:	2401      	movs	r4, #1
 800214a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800214c:	ea23 0304 	bic.w	r3, r3, r4
 8002150:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002152:	6a03      	ldr	r3, [r0, #32]
 8002154:	408a      	lsls	r2, r1
 8002156:	431a      	orrs	r2, r3
 8002158:	6202      	str	r2, [r0, #32]
 800215a:	bd10      	pop	{r4, pc}

0800215c <HAL_TIM_PWM_Start_IT>:
{
 800215c:	b510      	push	{r4, lr}
 800215e:	4604      	mov	r4, r0
  switch (Channel)
 8002160:	290c      	cmp	r1, #12
 8002162:	d80d      	bhi.n	8002180 <HAL_TIM_PWM_Start_IT+0x24>
 8002164:	e8df f001 	tbb	[pc, r1]
 8002168:	0c0c0c07 	.word	0x0c0c0c07
 800216c:	0c0c0c23 	.word	0x0c0c0c23
 8002170:	0c0c0c28 	.word	0x0c0c0c28
 8002174:	2d          	.byte	0x2d
 8002175:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002176:	6802      	ldr	r2, [r0, #0]
 8002178:	68d3      	ldr	r3, [r2, #12]
 800217a:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800217e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002180:	2201      	movs	r2, #1
 8002182:	6820      	ldr	r0, [r4, #0]
 8002184:	f7ff ffdc 	bl	8002140 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	4a13      	ldr	r2, [pc, #76]	; (80021d8 <HAL_TIM_PWM_Start_IT+0x7c>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d01d      	beq.n	80021cc <HAL_TIM_PWM_Start_IT+0x70>
 8002190:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002194:	4293      	cmp	r3, r2
 8002196:	d019      	beq.n	80021cc <HAL_TIM_PWM_Start_IT+0x70>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800219e:	2a06      	cmp	r2, #6
 80021a0:	d003      	beq.n	80021aa <HAL_TIM_PWM_Start_IT+0x4e>
    __HAL_TIM_ENABLE(htim);
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	f042 0201 	orr.w	r2, r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
}
 80021aa:	2000      	movs	r0, #0
 80021ac:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80021ae:	6802      	ldr	r2, [r0, #0]
 80021b0:	68d3      	ldr	r3, [r2, #12]
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	e7e2      	b.n	800217e <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80021b8:	6802      	ldr	r2, [r0, #0]
 80021ba:	68d3      	ldr	r3, [r2, #12]
 80021bc:	f043 0308 	orr.w	r3, r3, #8
 80021c0:	e7dd      	b.n	800217e <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80021c2:	6802      	ldr	r2, [r0, #0]
 80021c4:	68d3      	ldr	r3, [r2, #12]
 80021c6:	f043 0310 	orr.w	r3, r3, #16
 80021ca:	e7d8      	b.n	800217e <HAL_TIM_PWM_Start_IT+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 80021cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021d2:	645a      	str	r2, [r3, #68]	; 0x44
 80021d4:	e7e0      	b.n	8002198 <HAL_TIM_PWM_Start_IT+0x3c>
 80021d6:	bf00      	nop
 80021d8:	40010000 	.word	0x40010000

080021dc <HAL_TIM_PWM_Stop_IT>:
{
 80021dc:	b510      	push	{r4, lr}
 80021de:	4604      	mov	r4, r0
  switch (Channel)
 80021e0:	290c      	cmp	r1, #12
 80021e2:	d80d      	bhi.n	8002200 <HAL_TIM_PWM_Stop_IT+0x24>
 80021e4:	e8df f001 	tbb	[pc, r1]
 80021e8:	0c0c0c07 	.word	0x0c0c0c07
 80021ec:	0c0c0c36 	.word	0x0c0c0c36
 80021f0:	0c0c0c3b 	.word	0x0c0c0c3b
 80021f4:	40          	.byte	0x40
 80021f5:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80021f6:	6802      	ldr	r2, [r0, #0]
 80021f8:	68d3      	ldr	r3, [r2, #12]
 80021fa:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80021fe:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002200:	2200      	movs	r2, #0
 8002202:	6820      	ldr	r0, [r4, #0]
 8002204:	f7ff ff9c 	bl	8002140 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002208:	6823      	ldr	r3, [r4, #0]
 800220a:	4a1a      	ldr	r2, [pc, #104]	; (8002274 <HAL_TIM_PWM_Stop_IT+0x98>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d003      	beq.n	8002218 <HAL_TIM_PWM_Stop_IT+0x3c>
 8002210:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002214:	4293      	cmp	r3, r2
 8002216:	d10d      	bne.n	8002234 <HAL_TIM_PWM_Stop_IT+0x58>
    __HAL_TIM_MOE_DISABLE(htim);
 8002218:	6a19      	ldr	r1, [r3, #32]
 800221a:	f241 1211 	movw	r2, #4369	; 0x1111
 800221e:	4211      	tst	r1, r2
 8002220:	d108      	bne.n	8002234 <HAL_TIM_PWM_Stop_IT+0x58>
 8002222:	6a19      	ldr	r1, [r3, #32]
 8002224:	f240 4244 	movw	r2, #1092	; 0x444
 8002228:	4211      	tst	r1, r2
 800222a:	bf02      	ittt	eq
 800222c:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 800222e:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8002232:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002234:	6a19      	ldr	r1, [r3, #32]
 8002236:	f241 1211 	movw	r2, #4369	; 0x1111
 800223a:	4211      	tst	r1, r2
 800223c:	d108      	bne.n	8002250 <HAL_TIM_PWM_Stop_IT+0x74>
 800223e:	6a19      	ldr	r1, [r3, #32]
 8002240:	f240 4244 	movw	r2, #1092	; 0x444
 8002244:	4211      	tst	r1, r2
 8002246:	d103      	bne.n	8002250 <HAL_TIM_PWM_Stop_IT+0x74>
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	f022 0201 	bic.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]
}
 8002250:	2000      	movs	r0, #0
 8002252:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8002254:	6802      	ldr	r2, [r0, #0]
 8002256:	68d3      	ldr	r3, [r2, #12]
 8002258:	f023 0304 	bic.w	r3, r3, #4
 800225c:	e7cf      	b.n	80021fe <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800225e:	6802      	ldr	r2, [r0, #0]
 8002260:	68d3      	ldr	r3, [r2, #12]
 8002262:	f023 0308 	bic.w	r3, r3, #8
 8002266:	e7ca      	b.n	80021fe <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002268:	6802      	ldr	r2, [r0, #0]
 800226a:	68d3      	ldr	r3, [r2, #12]
 800226c:	f023 0310 	bic.w	r3, r3, #16
 8002270:	e7c5      	b.n	80021fe <HAL_TIM_PWM_Stop_IT+0x22>
 8002272:	bf00      	nop
 8002274:	40010000 	.word	0x40010000

08002278 <HAL_TIM_PWM_Start_DMA>:
{
 8002278:	b538      	push	{r3, r4, r5, lr}
 800227a:	4604      	mov	r4, r0
  if ((htim->State == HAL_TIM_STATE_BUSY))
 800227c:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8002280:	b2c0      	uxtb	r0, r0
 8002282:	2802      	cmp	r0, #2
{
 8002284:	460d      	mov	r5, r1
 8002286:	4611      	mov	r1, r2
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8002288:	d07a      	beq.n	8002380 <HAL_TIM_PWM_Start_DMA+0x108>
  else if ((htim->State == HAL_TIM_STATE_READY))
 800228a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800228e:	2a01      	cmp	r2, #1
 8002290:	d106      	bne.n	80022a0 <HAL_TIM_PWM_Start_DMA+0x28>
    if ((pData == NULL) && (Length > 0U))
 8002292:	b911      	cbnz	r1, 800229a <HAL_TIM_PWM_Start_DMA+0x22>
 8002294:	b10b      	cbz	r3, 800229a <HAL_TIM_PWM_Start_DMA+0x22>
      return HAL_ERROR;
 8002296:	2001      	movs	r0, #1
 8002298:	bd38      	pop	{r3, r4, r5, pc}
      htim->State = HAL_TIM_STATE_BUSY;
 800229a:	2202      	movs	r2, #2
 800229c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  switch (Channel)
 80022a0:	2d0c      	cmp	r5, #12
 80022a2:	d81a      	bhi.n	80022da <HAL_TIM_PWM_Start_DMA+0x62>
 80022a4:	e8df f005 	tbb	[pc, r5]
 80022a8:	19191907 	.word	0x19191907
 80022ac:	19191931 	.word	0x19191931
 80022b0:	19191943 	.word	0x19191943
 80022b4:	55          	.byte	0x55
 80022b5:	00          	.byte	0x00
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80022b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80022b8:	4a32      	ldr	r2, [pc, #200]	; (8002384 <HAL_TIM_PWM_Start_DMA+0x10c>)
 80022ba:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80022bc:	4a32      	ldr	r2, [pc, #200]	; (8002388 <HAL_TIM_PWM_Start_DMA+0x110>)
 80022be:	6402      	str	r2, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80022c0:	4a32      	ldr	r2, [pc, #200]	; (800238c <HAL_TIM_PWM_Start_DMA+0x114>)
 80022c2:	64c2      	str	r2, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80022c4:	6822      	ldr	r2, [r4, #0]
 80022c6:	3234      	adds	r2, #52	; 0x34
 80022c8:	f7fe fef6 	bl	80010b8 <HAL_DMA_Start_IT>
 80022cc:	2800      	cmp	r0, #0
 80022ce:	d1e2      	bne.n	8002296 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80022d0:	6822      	ldr	r2, [r4, #0]
 80022d2:	68d3      	ldr	r3, [r2, #12]
 80022d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80022d8:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80022da:	2201      	movs	r2, #1
 80022dc:	4629      	mov	r1, r5
 80022de:	6820      	ldr	r0, [r4, #0]
 80022e0:	f7ff ff2e 	bl	8002140 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80022e4:	6823      	ldr	r3, [r4, #0]
 80022e6:	4a2a      	ldr	r2, [pc, #168]	; (8002390 <HAL_TIM_PWM_Start_DMA+0x118>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d044      	beq.n	8002376 <HAL_TIM_PWM_Start_DMA+0xfe>
 80022ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d040      	beq.n	8002376 <HAL_TIM_PWM_Start_DMA+0xfe>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022fa:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80022fc:	bf1e      	ittt	ne
 80022fe:	681a      	ldrne	r2, [r3, #0]
 8002300:	f042 0201 	orrne.w	r2, r2, #1
 8002304:	601a      	strne	r2, [r3, #0]
  return HAL_OK;
 8002306:	2000      	movs	r0, #0
 8002308:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800230a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800230c:	4a1d      	ldr	r2, [pc, #116]	; (8002384 <HAL_TIM_PWM_Start_DMA+0x10c>)
 800230e:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002310:	4a1d      	ldr	r2, [pc, #116]	; (8002388 <HAL_TIM_PWM_Start_DMA+0x110>)
 8002312:	6402      	str	r2, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002314:	4a1d      	ldr	r2, [pc, #116]	; (800238c <HAL_TIM_PWM_Start_DMA+0x114>)
 8002316:	64c2      	str	r2, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8002318:	6822      	ldr	r2, [r4, #0]
 800231a:	3238      	adds	r2, #56	; 0x38
 800231c:	f7fe fecc 	bl	80010b8 <HAL_DMA_Start_IT>
 8002320:	2800      	cmp	r0, #0
 8002322:	d1b8      	bne.n	8002296 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002324:	6822      	ldr	r2, [r4, #0]
 8002326:	68d3      	ldr	r3, [r2, #12]
 8002328:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800232c:	e7d4      	b.n	80022d8 <HAL_TIM_PWM_Start_DMA+0x60>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800232e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002330:	4a14      	ldr	r2, [pc, #80]	; (8002384 <HAL_TIM_PWM_Start_DMA+0x10c>)
 8002332:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002334:	4a14      	ldr	r2, [pc, #80]	; (8002388 <HAL_TIM_PWM_Start_DMA+0x110>)
 8002336:	6402      	str	r2, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002338:	4a14      	ldr	r2, [pc, #80]	; (800238c <HAL_TIM_PWM_Start_DMA+0x114>)
 800233a:	64c2      	str	r2, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800233c:	6822      	ldr	r2, [r4, #0]
 800233e:	323c      	adds	r2, #60	; 0x3c
 8002340:	f7fe feba 	bl	80010b8 <HAL_DMA_Start_IT>
 8002344:	2800      	cmp	r0, #0
 8002346:	d1a6      	bne.n	8002296 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002348:	6822      	ldr	r2, [r4, #0]
 800234a:	68d3      	ldr	r3, [r2, #12]
 800234c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002350:	e7c2      	b.n	80022d8 <HAL_TIM_PWM_Start_DMA+0x60>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002352:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002354:	4a0b      	ldr	r2, [pc, #44]	; (8002384 <HAL_TIM_PWM_Start_DMA+0x10c>)
 8002356:	63c2      	str	r2, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002358:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <HAL_TIM_PWM_Start_DMA+0x110>)
 800235a:	6402      	str	r2, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800235c:	4a0b      	ldr	r2, [pc, #44]	; (800238c <HAL_TIM_PWM_Start_DMA+0x114>)
 800235e:	64c2      	str	r2, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8002360:	6822      	ldr	r2, [r4, #0]
 8002362:	3240      	adds	r2, #64	; 0x40
 8002364:	f7fe fea8 	bl	80010b8 <HAL_DMA_Start_IT>
 8002368:	2800      	cmp	r0, #0
 800236a:	d194      	bne.n	8002296 <HAL_TIM_PWM_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800236c:	6822      	ldr	r2, [r4, #0]
 800236e:	68d3      	ldr	r3, [r2, #12]
 8002370:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002374:	e7b0      	b.n	80022d8 <HAL_TIM_PWM_Start_DMA+0x60>
    __HAL_TIM_MOE_ENABLE(htim);
 8002376:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002378:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800237c:	645a      	str	r2, [r3, #68]	; 0x44
 800237e:	e7b9      	b.n	80022f4 <HAL_TIM_PWM_Start_DMA+0x7c>
}
 8002380:	bd38      	pop	{r3, r4, r5, pc}
 8002382:	bf00      	nop
 8002384:	08001bcd 	.word	0x08001bcd
 8002388:	08001c0b 	.word	0x08001c0b
 800238c:	08001d8f 	.word	0x08001d8f
 8002390:	40010000 	.word	0x40010000

08002394 <HAL_TIM_PWM_Stop_DMA>:
{
 8002394:	b538      	push	{r3, r4, r5, lr}
 8002396:	4604      	mov	r4, r0
 8002398:	460d      	mov	r5, r1
  switch (Channel)
 800239a:	290c      	cmp	r1, #12
 800239c:	d810      	bhi.n	80023c0 <HAL_TIM_PWM_Stop_DMA+0x2c>
 800239e:	e8df f001 	tbb	[pc, r1]
 80023a2:	0f07      	.short	0x0f07
 80023a4:	0f3d0f0f 	.word	0x0f3d0f0f
 80023a8:	0f440f0f 	.word	0x0f440f0f
 80023ac:	0f0f      	.short	0x0f0f
 80023ae:	4b          	.byte	0x4b
 80023af:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80023b0:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80023b2:	6a40      	ldr	r0, [r0, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80023b4:	68d3      	ldr	r3, [r2, #12]
 80023b6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023ba:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80023bc:	f7fe feba 	bl	8001134 <HAL_DMA_Abort_IT>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80023c0:	2200      	movs	r2, #0
 80023c2:	4629      	mov	r1, r5
 80023c4:	6820      	ldr	r0, [r4, #0]
 80023c6:	f7ff febb 	bl	8002140 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80023ca:	6823      	ldr	r3, [r4, #0]
 80023cc:	4a1e      	ldr	r2, [pc, #120]	; (8002448 <HAL_TIM_PWM_Stop_DMA+0xb4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d003      	beq.n	80023da <HAL_TIM_PWM_Stop_DMA+0x46>
 80023d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d10d      	bne.n	80023f6 <HAL_TIM_PWM_Stop_DMA+0x62>
    __HAL_TIM_MOE_DISABLE(htim);
 80023da:	6a19      	ldr	r1, [r3, #32]
 80023dc:	f241 1211 	movw	r2, #4369	; 0x1111
 80023e0:	4211      	tst	r1, r2
 80023e2:	d108      	bne.n	80023f6 <HAL_TIM_PWM_Stop_DMA+0x62>
 80023e4:	6a19      	ldr	r1, [r3, #32]
 80023e6:	f240 4244 	movw	r2, #1092	; 0x444
 80023ea:	4211      	tst	r1, r2
 80023ec:	bf02      	ittt	eq
 80023ee:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80023f0:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80023f4:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80023f6:	6a19      	ldr	r1, [r3, #32]
 80023f8:	f241 1211 	movw	r2, #4369	; 0x1111
 80023fc:	4211      	tst	r1, r2
 80023fe:	d108      	bne.n	8002412 <HAL_TIM_PWM_Stop_DMA+0x7e>
 8002400:	6a19      	ldr	r1, [r3, #32]
 8002402:	f240 4244 	movw	r2, #1092	; 0x444
 8002406:	4211      	tst	r1, r2
 8002408:	d103      	bne.n	8002412 <HAL_TIM_PWM_Stop_DMA+0x7e>
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	f022 0201 	bic.w	r2, r2, #1
 8002410:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002412:	2301      	movs	r3, #1
 8002414:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002418:	2000      	movs	r0, #0
 800241a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800241c:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800241e:	6a80      	ldr	r0, [r0, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002420:	68d3      	ldr	r3, [r2, #12]
 8002422:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002426:	60d3      	str	r3, [r2, #12]
 8002428:	e7c8      	b.n	80023bc <HAL_TIM_PWM_Stop_DMA+0x28>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800242a:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800242c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800242e:	68d3      	ldr	r3, [r2, #12]
 8002430:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002434:	60d3      	str	r3, [r2, #12]
 8002436:	e7c1      	b.n	80023bc <HAL_TIM_PWM_Stop_DMA+0x28>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002438:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800243a:	6b00      	ldr	r0, [r0, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800243c:	68d3      	ldr	r3, [r2, #12]
 800243e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002442:	60d3      	str	r3, [r2, #12]
 8002444:	e7ba      	b.n	80023bc <HAL_TIM_PWM_Stop_DMA+0x28>
 8002446:	bf00      	nop
 8002448:	40010000 	.word	0x40010000

0800244c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800244c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002450:	2b01      	cmp	r3, #1
{
 8002452:	b530      	push	{r4, r5, lr}
 8002454:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002458:	d014      	beq.n	8002484 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800245a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800245c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002460:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002462:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002464:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002466:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002468:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800246c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002470:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002472:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002474:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002476:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002478:	2301      	movs	r3, #1
 800247a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800247e:	2300      	movs	r3, #0
 8002480:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002484:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002486:	bd30      	pop	{r4, r5, pc}

08002488 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002488:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800248c:	2b01      	cmp	r3, #1
 800248e:	d01f      	beq.n	80024d0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002490:	68cb      	ldr	r3, [r1, #12]
 8002492:	688a      	ldr	r2, [r1, #8]
 8002494:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002498:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800249a:	684a      	ldr	r2, [r1, #4]
 800249c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80024a0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80024a2:	680a      	ldr	r2, [r1, #0]
 80024a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80024a8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80024aa:	690a      	ldr	r2, [r1, #16]
 80024ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024b0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80024b2:	694a      	ldr	r2, [r1, #20]
 80024b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80024b8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80024ba:	69ca      	ldr	r2, [r1, #28]
 80024bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024c0:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80024c2:	6802      	ldr	r2, [r0, #0]
 80024c4:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80024c6:	2300      	movs	r3, #0
 80024c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80024cc:	4618      	mov	r0, r3
 80024ce:	4770      	bx	lr
  __HAL_LOCK(htim);
 80024d0:	2002      	movs	r0, #2
}
 80024d2:	4770      	bx	lr

080024d4 <HAL_TIMEx_CommutCallback>:
 80024d4:	4770      	bx	lr

080024d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024d6:	4770      	bx	lr

080024d8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024d8:	6803      	ldr	r3, [r0, #0]
 80024da:	68da      	ldr	r2, [r3, #12]
 80024dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80024e0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	f022 0201 	bic.w	r2, r2, #1
 80024e8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024ea:	2320      	movs	r3, #32
 80024ec:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80024f0:	4770      	bx	lr
	...

080024f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024f8:	6806      	ldr	r6, [r0, #0]
 80024fa:	68c2      	ldr	r2, [r0, #12]
 80024fc:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024fe:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002500:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002504:	4313      	orrs	r3, r2
 8002506:	6133      	str	r3, [r6, #16]
{
 8002508:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800250a:	6883      	ldr	r3, [r0, #8]
 800250c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800250e:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002510:	4303      	orrs	r3, r0
 8002512:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002514:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002518:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800251a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800251e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8002520:	4313      	orrs	r3, r2
 8002522:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002524:	6973      	ldr	r3, [r6, #20]
 8002526:	69a2      	ldr	r2, [r4, #24]
 8002528:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800252c:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800252e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002532:	6173      	str	r3, [r6, #20]
 8002534:	4b7a      	ldr	r3, [pc, #488]	; (8002720 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002536:	d17c      	bne.n	8002632 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002538:	429e      	cmp	r6, r3
 800253a:	d003      	beq.n	8002544 <UART_SetConfig+0x50>
 800253c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002540:	429e      	cmp	r6, r3
 8002542:	d144      	bne.n	80025ce <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002544:	f7ff f89a 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 8002548:	2519      	movs	r5, #25
 800254a:	fb05 f300 	mul.w	r3, r5, r0
 800254e:	6860      	ldr	r0, [r4, #4]
 8002550:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002554:	0040      	lsls	r0, r0, #1
 8002556:	fbb3 f3f0 	udiv	r3, r3, r0
 800255a:	fbb3 f3f9 	udiv	r3, r3, r9
 800255e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002562:	f7ff f88b 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 8002566:	6863      	ldr	r3, [r4, #4]
 8002568:	4368      	muls	r0, r5
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	fbb0 f7f3 	udiv	r7, r0, r3
 8002570:	f7ff f884 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 8002574:	6863      	ldr	r3, [r4, #4]
 8002576:	4368      	muls	r0, r5
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	fbb0 f3f3 	udiv	r3, r0, r3
 800257e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002582:	fb09 7313 	mls	r3, r9, r3, r7
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	3332      	adds	r3, #50	; 0x32
 800258a:	fbb3 f3f9 	udiv	r3, r3, r9
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002594:	f7ff f872 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 8002598:	6862      	ldr	r2, [r4, #4]
 800259a:	4368      	muls	r0, r5
 800259c:	0052      	lsls	r2, r2, #1
 800259e:	fbb0 faf2 	udiv	sl, r0, r2
 80025a2:	f7ff f86b 	bl	800167c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80025a6:	6863      	ldr	r3, [r4, #4]
 80025a8:	4368      	muls	r0, r5
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80025b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80025b4:	fb09 a313 	mls	r3, r9, r3, sl
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	3332      	adds	r3, #50	; 0x32
 80025bc:	fbb3 f3f9 	udiv	r3, r3, r9
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80025c6:	443b      	add	r3, r7
 80025c8:	60b3      	str	r3, [r6, #8]
 80025ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80025ce:	f7ff f845 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 80025d2:	2519      	movs	r5, #25
 80025d4:	fb05 f300 	mul.w	r3, r5, r0
 80025d8:	6860      	ldr	r0, [r4, #4]
 80025da:	f04f 0964 	mov.w	r9, #100	; 0x64
 80025de:	0040      	lsls	r0, r0, #1
 80025e0:	fbb3 f3f0 	udiv	r3, r3, r0
 80025e4:	fbb3 f3f9 	udiv	r3, r3, r9
 80025e8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80025ec:	f7ff f836 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 80025f0:	6863      	ldr	r3, [r4, #4]
 80025f2:	4368      	muls	r0, r5
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	fbb0 f7f3 	udiv	r7, r0, r3
 80025fa:	f7ff f82f 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 80025fe:	6863      	ldr	r3, [r4, #4]
 8002600:	4368      	muls	r0, r5
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	fbb0 f3f3 	udiv	r3, r0, r3
 8002608:	fbb3 f3f9 	udiv	r3, r3, r9
 800260c:	fb09 7313 	mls	r3, r9, r3, r7
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	3332      	adds	r3, #50	; 0x32
 8002614:	fbb3 f3f9 	udiv	r3, r3, r9
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800261e:	f7ff f81d 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 8002622:	6862      	ldr	r2, [r4, #4]
 8002624:	4368      	muls	r0, r5
 8002626:	0052      	lsls	r2, r2, #1
 8002628:	fbb0 faf2 	udiv	sl, r0, r2
 800262c:	f7ff f816 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 8002630:	e7b9      	b.n	80025a6 <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002632:	429e      	cmp	r6, r3
 8002634:	d002      	beq.n	800263c <UART_SetConfig+0x148>
 8002636:	4b3b      	ldr	r3, [pc, #236]	; (8002724 <UART_SetConfig+0x230>)
 8002638:	429e      	cmp	r6, r3
 800263a:	d140      	bne.n	80026be <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800263c:	f7ff f81e 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 8002640:	6867      	ldr	r7, [r4, #4]
 8002642:	2519      	movs	r5, #25
 8002644:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002648:	fb05 f300 	mul.w	r3, r5, r0
 800264c:	00bf      	lsls	r7, r7, #2
 800264e:	fbb3 f3f7 	udiv	r3, r3, r7
 8002652:	fbb3 f3f9 	udiv	r3, r3, r9
 8002656:	011f      	lsls	r7, r3, #4
 8002658:	f7ff f810 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 800265c:	6863      	ldr	r3, [r4, #4]
 800265e:	4368      	muls	r0, r5
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	fbb0 f8f3 	udiv	r8, r0, r3
 8002666:	f7ff f809 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 800266a:	6863      	ldr	r3, [r4, #4]
 800266c:	4368      	muls	r0, r5
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	fbb0 f3f3 	udiv	r3, r0, r3
 8002674:	fbb3 f3f9 	udiv	r3, r3, r9
 8002678:	fb09 8313 	mls	r3, r9, r3, r8
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	3332      	adds	r3, #50	; 0x32
 8002680:	fbb3 f3f9 	udiv	r3, r3, r9
 8002684:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002688:	f7fe fff8 	bl	800167c <HAL_RCC_GetPCLK2Freq>
 800268c:	6862      	ldr	r2, [r4, #4]
 800268e:	4368      	muls	r0, r5
 8002690:	0092      	lsls	r2, r2, #2
 8002692:	fbb0 faf2 	udiv	sl, r0, r2
 8002696:	f7fe fff1 	bl	800167c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800269a:	6863      	ldr	r3, [r4, #4]
 800269c:	4368      	muls	r0, r5
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80026a4:	fbb3 f3f9 	udiv	r3, r3, r9
 80026a8:	fb09 a313 	mls	r3, r9, r3, sl
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	3332      	adds	r3, #50	; 0x32
 80026b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80026b4:	f003 030f 	and.w	r3, r3, #15
 80026b8:	ea43 0308 	orr.w	r3, r3, r8
 80026bc:	e783      	b.n	80025c6 <UART_SetConfig+0xd2>
 80026be:	f7fe ffcd 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 80026c2:	6867      	ldr	r7, [r4, #4]
 80026c4:	2519      	movs	r5, #25
 80026c6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80026ca:	fb05 f300 	mul.w	r3, r5, r0
 80026ce:	00bf      	lsls	r7, r7, #2
 80026d0:	fbb3 f3f7 	udiv	r3, r3, r7
 80026d4:	fbb3 f3f9 	udiv	r3, r3, r9
 80026d8:	011f      	lsls	r7, r3, #4
 80026da:	f7fe ffbf 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 80026de:	6863      	ldr	r3, [r4, #4]
 80026e0:	4368      	muls	r0, r5
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	fbb0 f8f3 	udiv	r8, r0, r3
 80026e8:	f7fe ffb8 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 80026ec:	6863      	ldr	r3, [r4, #4]
 80026ee:	4368      	muls	r0, r5
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80026f6:	fbb3 f3f9 	udiv	r3, r3, r9
 80026fa:	fb09 8313 	mls	r3, r9, r3, r8
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	3332      	adds	r3, #50	; 0x32
 8002702:	fbb3 f3f9 	udiv	r3, r3, r9
 8002706:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800270a:	f7fe ffa7 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 800270e:	6862      	ldr	r2, [r4, #4]
 8002710:	4368      	muls	r0, r5
 8002712:	0092      	lsls	r2, r2, #2
 8002714:	fbb0 faf2 	udiv	sl, r0, r2
 8002718:	f7fe ffa0 	bl	800165c <HAL_RCC_GetPCLK1Freq>
 800271c:	e7bd      	b.n	800269a <UART_SetConfig+0x1a6>
 800271e:	bf00      	nop
 8002720:	40011000 	.word	0x40011000
 8002724:	40011400 	.word	0x40011400

08002728 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272a:	4604      	mov	r4, r0
 800272c:	460e      	mov	r6, r1
 800272e:	4617      	mov	r7, r2
 8002730:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002732:	6821      	ldr	r1, [r4, #0]
 8002734:	680b      	ldr	r3, [r1, #0]
 8002736:	ea36 0303 	bics.w	r3, r6, r3
 800273a:	d101      	bne.n	8002740 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800273c:	2000      	movs	r0, #0
}
 800273e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002740:	1c6b      	adds	r3, r5, #1
 8002742:	d0f7      	beq.n	8002734 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002744:	b995      	cbnz	r5, 800276c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800274e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002750:	695a      	ldr	r2, [r3, #20]
 8002752:	f022 0201 	bic.w	r2, r2, #1
 8002756:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002758:	2320      	movs	r3, #32
 800275a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800275e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002762:	2300      	movs	r3, #0
 8002764:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002768:	2003      	movs	r0, #3
 800276a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800276c:	f7fe fb8c 	bl	8000e88 <HAL_GetTick>
 8002770:	1bc0      	subs	r0, r0, r7
 8002772:	4285      	cmp	r5, r0
 8002774:	d2dd      	bcs.n	8002732 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002776:	e7e6      	b.n	8002746 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002778 <HAL_UART_Init>:
{
 8002778:	b510      	push	{r4, lr}
  if (huart == NULL)
 800277a:	4604      	mov	r4, r0
 800277c:	b340      	cbz	r0, 80027d0 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800277e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002782:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002786:	b91b      	cbnz	r3, 8002790 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002788:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800278c:	f001 ff04 	bl	8004598 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002790:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002792:	2324      	movs	r3, #36	; 0x24
 8002794:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002798:	68d3      	ldr	r3, [r2, #12]
 800279a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800279e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80027a0:	4620      	mov	r0, r4
 80027a2:	f7ff fea7 	bl	80024f4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	691a      	ldr	r2, [r3, #16]
 80027aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027b0:	695a      	ldr	r2, [r3, #20]
 80027b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027b6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027be:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80027c2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80027c6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80027ca:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80027ce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80027d0:	2001      	movs	r0, #1
}
 80027d2:	bd10      	pop	{r4, pc}

080027d4 <HAL_UART_Transmit>:
{
 80027d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027d8:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80027da:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80027de:	2b20      	cmp	r3, #32
{
 80027e0:	4604      	mov	r4, r0
 80027e2:	460d      	mov	r5, r1
 80027e4:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80027e6:	d14f      	bne.n	8002888 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 80027e8:	2900      	cmp	r1, #0
 80027ea:	d04a      	beq.n	8002882 <HAL_UART_Transmit+0xae>
 80027ec:	2a00      	cmp	r2, #0
 80027ee:	d048      	beq.n	8002882 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80027f0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d047      	beq.n	8002888 <HAL_UART_Transmit+0xb4>
 80027f8:	2301      	movs	r3, #1
 80027fa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fe:	2300      	movs	r3, #0
 8002800:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002802:	2321      	movs	r3, #33	; 0x21
 8002804:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002808:	f7fe fb3e 	bl	8000e88 <HAL_GetTick>
    huart->TxXferSize = Size;
 800280c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8002810:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002812:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002816:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002818:	b29b      	uxth	r3, r3
 800281a:	b96b      	cbnz	r3, 8002838 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800281c:	463b      	mov	r3, r7
 800281e:	4632      	mov	r2, r6
 8002820:	2140      	movs	r1, #64	; 0x40
 8002822:	4620      	mov	r0, r4
 8002824:	f7ff ff80 	bl	8002728 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002828:	b9b0      	cbnz	r0, 8002858 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 800282a:	2320      	movs	r3, #32
 800282c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002830:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8002834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002838:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800283a:	3b01      	subs	r3, #1
 800283c:	b29b      	uxth	r3, r3
 800283e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002840:	68a3      	ldr	r3, [r4, #8]
 8002842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002846:	4632      	mov	r2, r6
 8002848:	463b      	mov	r3, r7
 800284a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800284e:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002850:	d10e      	bne.n	8002870 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002852:	f7ff ff69 	bl	8002728 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002856:	b110      	cbz	r0, 800285e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8002858:	2003      	movs	r0, #3
 800285a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800285e:	882b      	ldrh	r3, [r5, #0]
 8002860:	6822      	ldr	r2, [r4, #0]
 8002862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002866:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002868:	6923      	ldr	r3, [r4, #16]
 800286a:	b943      	cbnz	r3, 800287e <HAL_UART_Transmit+0xaa>
          pData += 2U;
 800286c:	3502      	adds	r5, #2
 800286e:	e7d2      	b.n	8002816 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002870:	f7ff ff5a 	bl	8002728 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002874:	2800      	cmp	r0, #0
 8002876:	d1ef      	bne.n	8002858 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002878:	6823      	ldr	r3, [r4, #0]
 800287a:	782a      	ldrb	r2, [r5, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	3501      	adds	r5, #1
 8002880:	e7c9      	b.n	8002816 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002882:	2001      	movs	r0, #1
 8002884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002888:	2002      	movs	r0, #2
}
 800288a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800288e <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800288e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002892:	2b20      	cmp	r3, #32
 8002894:	d118      	bne.n	80028c8 <HAL_UART_Transmit_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 8002896:	b1a9      	cbz	r1, 80028c4 <HAL_UART_Transmit_IT+0x36>
 8002898:	b1a2      	cbz	r2, 80028c4 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 800289a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d012      	beq.n	80028c8 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80028a2:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80028a4:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80028a6:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a8:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80028aa:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ac:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028ae:	2221      	movs	r2, #33	; 0x21
 80028b0:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80028b4:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80028b6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80028ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028be:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80028c0:	4618      	mov	r0, r3
 80028c2:	4770      	bx	lr
      return HAL_ERROR;
 80028c4:	2001      	movs	r0, #1
 80028c6:	4770      	bx	lr
    return HAL_BUSY;
 80028c8:	2002      	movs	r0, #2
}
 80028ca:	4770      	bx	lr

080028cc <HAL_UART_Receive_DMA>:
{
 80028cc:	4613      	mov	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 80028ce:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 80028d2:	2a20      	cmp	r2, #32
{
 80028d4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80028d6:	4605      	mov	r5, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 80028d8:	d138      	bne.n	800294c <HAL_UART_Receive_DMA+0x80>
    if ((pData == NULL) || (Size == 0U))
 80028da:	2900      	cmp	r1, #0
 80028dc:	d034      	beq.n	8002948 <HAL_UART_Receive_DMA+0x7c>
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d032      	beq.n	8002948 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 80028e2:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 80028e6:	2a01      	cmp	r2, #1
 80028e8:	d030      	beq.n	800294c <HAL_UART_Receive_DMA+0x80>
 80028ea:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 80028ee:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028f2:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028f4:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->pRxBuffPtr = pData;
 80028f6:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 80028f8:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028fa:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80028fe:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002900:	4a13      	ldr	r2, [pc, #76]	; (8002950 <HAL_UART_Receive_DMA+0x84>)
 8002902:	63c2      	str	r2, [r0, #60]	; 0x3c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002904:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002906:	4a13      	ldr	r2, [pc, #76]	; (8002954 <HAL_UART_Receive_DMA+0x88>)
 8002908:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800290a:	4a13      	ldr	r2, [pc, #76]	; (8002958 <HAL_UART_Receive_DMA+0x8c>)
 800290c:	64c2      	str	r2, [r0, #76]	; 0x4c
    huart->hdmarx->XferAbortCallback = NULL;
 800290e:	6504      	str	r4, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002910:	460a      	mov	r2, r1
 8002912:	1d31      	adds	r1, r6, #4
 8002914:	f7fe fbd0 	bl	80010b8 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002918:	682b      	ldr	r3, [r5, #0]
 800291a:	9401      	str	r4, [sp, #4]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	9201      	str	r2, [sp, #4]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	9201      	str	r2, [sp, #4]
 8002924:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002926:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 8002928:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800292c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002930:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	f042 0201 	orr.w	r2, r2, #1
 8002938:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800293a:	695a      	ldr	r2, [r3, #20]
 800293c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002940:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8002942:	4620      	mov	r0, r4
}
 8002944:	b002      	add	sp, #8
 8002946:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002948:	2001      	movs	r0, #1
 800294a:	e7fb      	b.n	8002944 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 800294c:	2002      	movs	r0, #2
 800294e:	e7f9      	b.n	8002944 <HAL_UART_Receive_DMA+0x78>
 8002950:	08002961 	.word	0x08002961
 8002954:	08002a17 	.word	0x08002a17
 8002958:	08002a23 	.word	0x08002a23

0800295c <HAL_UART_TxCpltCallback>:
 800295c:	4770      	bx	lr

0800295e <HAL_UART_RxCpltCallback>:
 800295e:	4770      	bx	lr

08002960 <UART_DMAReceiveCplt>:
{
 8002960:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002962:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002964:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800296c:	d110      	bne.n	8002990 <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 800296e:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002970:	6813      	ldr	r3, [r2, #0]
 8002972:	68d9      	ldr	r1, [r3, #12]
 8002974:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002978:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800297a:	6959      	ldr	r1, [r3, #20]
 800297c:	f021 0101 	bic.w	r1, r1, #1
 8002980:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002982:	6959      	ldr	r1, [r3, #20]
 8002984:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002988:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 800298a:	2320      	movs	r3, #32
 800298c:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8002990:	4610      	mov	r0, r2
 8002992:	f7ff ffe4 	bl	800295e <HAL_UART_RxCpltCallback>
 8002996:	bd08      	pop	{r3, pc}

08002998 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002998:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800299c:	2b22      	cmp	r3, #34	; 0x22
{
 800299e:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80029a0:	d136      	bne.n	8002a10 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029a2:	6883      	ldr	r3, [r0, #8]
 80029a4:	6901      	ldr	r1, [r0, #16]
 80029a6:	6802      	ldr	r2, [r0, #0]
 80029a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ac:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80029ae:	d123      	bne.n	80029f8 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80029b0:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80029b2:	b9e9      	cbnz	r1, 80029f0 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80029b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029b8:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80029bc:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80029be:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80029c0:	3c01      	subs	r4, #1
 80029c2:	b2a4      	uxth	r4, r4
 80029c4:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80029c6:	b98c      	cbnz	r4, 80029ec <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80029c8:	6803      	ldr	r3, [r0, #0]
 80029ca:	68da      	ldr	r2, [r3, #12]
 80029cc:	f022 0220 	bic.w	r2, r2, #32
 80029d0:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80029d2:	68da      	ldr	r2, [r3, #12]
 80029d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029d8:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80029da:	695a      	ldr	r2, [r3, #20]
 80029dc:	f022 0201 	bic.w	r2, r2, #1
 80029e0:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80029e2:	2320      	movs	r3, #32
 80029e4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80029e8:	f7ff ffb9 	bl	800295e <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80029ec:	2000      	movs	r0, #0
}
 80029ee:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	f823 2b01 	strh.w	r2, [r3], #1
 80029f6:	e7e1      	b.n	80029bc <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80029f8:	b921      	cbnz	r1, 8002a04 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80029fa:	1c59      	adds	r1, r3, #1
 80029fc:	6852      	ldr	r2, [r2, #4]
 80029fe:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a00:	701a      	strb	r2, [r3, #0]
 8002a02:	e7dc      	b.n	80029be <UART_Receive_IT+0x26>
 8002a04:	6852      	ldr	r2, [r2, #4]
 8002a06:	1c59      	adds	r1, r3, #1
 8002a08:	6281      	str	r1, [r0, #40]	; 0x28
 8002a0a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a0e:	e7f7      	b.n	8002a00 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002a10:	2002      	movs	r0, #2
 8002a12:	bd10      	pop	{r4, pc}

08002a14 <HAL_UART_RxHalfCpltCallback>:
 8002a14:	4770      	bx	lr

08002a16 <UART_DMARxHalfCplt>:
{
 8002a16:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8002a18:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002a1a:	f7ff fffb 	bl	8002a14 <HAL_UART_RxHalfCpltCallback>
 8002a1e:	bd08      	pop	{r3, pc}

08002a20 <HAL_UART_ErrorCallback>:
 8002a20:	4770      	bx	lr

08002a22 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a22:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8002a24:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002a26:	680b      	ldr	r3, [r1, #0]
 8002a28:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002a2a:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8002a2e:	2821      	cmp	r0, #33	; 0x21
 8002a30:	d10a      	bne.n	8002a48 <UART_DMAError+0x26>
 8002a32:	0612      	lsls	r2, r2, #24
 8002a34:	d508      	bpl.n	8002a48 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8002a36:	2200      	movs	r2, #0
 8002a38:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002a3a:	68da      	ldr	r2, [r3, #12]
 8002a3c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002a40:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002a42:	2220      	movs	r2, #32
 8002a44:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a48:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002a4a:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8002a4e:	2a22      	cmp	r2, #34	; 0x22
 8002a50:	d106      	bne.n	8002a60 <UART_DMAError+0x3e>
 8002a52:	065b      	lsls	r3, r3, #25
 8002a54:	d504      	bpl.n	8002a60 <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002a5a:	4608      	mov	r0, r1
 8002a5c:	f7ff fd3c 	bl	80024d8 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002a60:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8002a62:	f043 0310 	orr.w	r3, r3, #16
 8002a66:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002a68:	4608      	mov	r0, r1
 8002a6a:	f7ff ffd9 	bl	8002a20 <HAL_UART_ErrorCallback>
 8002a6e:	bd08      	pop	{r3, pc}

08002a70 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a70:	6803      	ldr	r3, [r0, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a74:	68d9      	ldr	r1, [r3, #12]
{
 8002a76:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002a78:	0716      	lsls	r6, r2, #28
{
 8002a7a:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a7c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8002a7e:	d107      	bne.n	8002a90 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a80:	0696      	lsls	r6, r2, #26
 8002a82:	d55a      	bpl.n	8002b3a <HAL_UART_IRQHandler+0xca>
 8002a84:	068d      	lsls	r5, r1, #26
 8002a86:	d558      	bpl.n	8002b3a <HAL_UART_IRQHandler+0xca>
}
 8002a88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002a8c:	f7ff bf84 	b.w	8002998 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a90:	f015 0501 	ands.w	r5, r5, #1
 8002a94:	d102      	bne.n	8002a9c <HAL_UART_IRQHandler+0x2c>
 8002a96:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002a9a:	d04e      	beq.n	8002b3a <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a9c:	07d3      	lsls	r3, r2, #31
 8002a9e:	d505      	bpl.n	8002aac <HAL_UART_IRQHandler+0x3c>
 8002aa0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002aa2:	bf42      	ittt	mi
 8002aa4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002aa6:	f043 0301 	orrmi.w	r3, r3, #1
 8002aaa:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002aac:	0750      	lsls	r0, r2, #29
 8002aae:	d504      	bpl.n	8002aba <HAL_UART_IRQHandler+0x4a>
 8002ab0:	b11d      	cbz	r5, 8002aba <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ab2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002aba:	0793      	lsls	r3, r2, #30
 8002abc:	d504      	bpl.n	8002ac8 <HAL_UART_IRQHandler+0x58>
 8002abe:	b11d      	cbz	r5, 8002ac8 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ac0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ac2:	f043 0304 	orr.w	r3, r3, #4
 8002ac6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ac8:	0716      	lsls	r6, r2, #28
 8002aca:	d504      	bpl.n	8002ad6 <HAL_UART_IRQHandler+0x66>
 8002acc:	b11d      	cbz	r5, 8002ad6 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ace:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ad0:	f043 0308 	orr.w	r3, r3, #8
 8002ad4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ad6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d066      	beq.n	8002baa <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002adc:	0695      	lsls	r5, r2, #26
 8002ade:	d504      	bpl.n	8002aea <HAL_UART_IRQHandler+0x7a>
 8002ae0:	0688      	lsls	r0, r1, #26
 8002ae2:	d502      	bpl.n	8002aea <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002ae4:	4620      	mov	r0, r4
 8002ae6:	f7ff ff57 	bl	8002998 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002aea:	6823      	ldr	r3, [r4, #0]
 8002aec:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002aee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002af0:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8002af2:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002af4:	d402      	bmi.n	8002afc <HAL_UART_IRQHandler+0x8c>
 8002af6:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002afa:	d01a      	beq.n	8002b32 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002afc:	f7ff fcec 	bl	80024d8 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b00:	6823      	ldr	r3, [r4, #0]
 8002b02:	695a      	ldr	r2, [r3, #20]
 8002b04:	0652      	lsls	r2, r2, #25
 8002b06:	d510      	bpl.n	8002b2a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b08:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002b0a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b10:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002b12:	b150      	cbz	r0, 8002b2a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b14:	4b25      	ldr	r3, [pc, #148]	; (8002bac <HAL_UART_IRQHandler+0x13c>)
 8002b16:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b18:	f7fe fb0c 	bl	8001134 <HAL_DMA_Abort_IT>
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	d044      	beq.n	8002baa <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b20:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002b22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b26:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002b28:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002b2a:	4620      	mov	r0, r4
 8002b2c:	f7ff ff78 	bl	8002a20 <HAL_UART_ErrorCallback>
 8002b30:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002b32:	f7ff ff75 	bl	8002a20 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b36:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002b38:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b3a:	0616      	lsls	r6, r2, #24
 8002b3c:	d527      	bpl.n	8002b8e <HAL_UART_IRQHandler+0x11e>
 8002b3e:	060d      	lsls	r5, r1, #24
 8002b40:	d525      	bpl.n	8002b8e <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b42:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002b46:	2a21      	cmp	r2, #33	; 0x21
 8002b48:	d12f      	bne.n	8002baa <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b4a:	68a2      	ldr	r2, [r4, #8]
 8002b4c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002b50:	6a22      	ldr	r2, [r4, #32]
 8002b52:	d117      	bne.n	8002b84 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b54:	8811      	ldrh	r1, [r2, #0]
 8002b56:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002b5a:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002b5c:	6921      	ldr	r1, [r4, #16]
 8002b5e:	b979      	cbnz	r1, 8002b80 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002b60:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002b62:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8002b64:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002b66:	3a01      	subs	r2, #1
 8002b68:	b292      	uxth	r2, r2
 8002b6a:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002b6c:	b9ea      	cbnz	r2, 8002baa <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b6e:	68da      	ldr	r2, [r3, #12]
 8002b70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b74:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002b80:	3201      	adds	r2, #1
 8002b82:	e7ee      	b.n	8002b62 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b84:	1c51      	adds	r1, r2, #1
 8002b86:	6221      	str	r1, [r4, #32]
 8002b88:	7812      	ldrb	r2, [r2, #0]
 8002b8a:	605a      	str	r2, [r3, #4]
 8002b8c:	e7ea      	b.n	8002b64 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b8e:	0650      	lsls	r0, r2, #25
 8002b90:	d50b      	bpl.n	8002baa <HAL_UART_IRQHandler+0x13a>
 8002b92:	064a      	lsls	r2, r1, #25
 8002b94:	d509      	bpl.n	8002baa <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b96:	68da      	ldr	r2, [r3, #12]
 8002b98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b9c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002b9e:	2320      	movs	r3, #32
 8002ba0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002ba4:	4620      	mov	r0, r4
 8002ba6:	f7ff fed9 	bl	800295c <HAL_UART_TxCpltCallback>
 8002baa:	bd70      	pop	{r4, r5, r6, pc}
 8002bac:	08002bb1 	.word	0x08002bb1

08002bb0 <UART_DMAAbortOnError>:
{
 8002bb0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bb2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002bb8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002bba:	f7ff ff31 	bl	8002a20 <HAL_UART_ErrorCallback>
 8002bbe:	bd08      	pop	{r3, pc}

08002bc0 <startHGCode>:

extern STMotorHandle_t STMotorDevices[1];
extern HGCodeControl_t HGCodeControl;
extern DMA_HandleTypeDef hdma_tim1_ch4_trig_com;

void startHGCode(TIM_HandleTypeDef* timHandler,UART_HandleTypeDef* HGCodeUsartHandle,DMA_HandleTypeDef* HGCodeDmaHandle){
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	4608      	mov	r0, r1

	HGCodeInit(HGCodeUsartHandle,HGCodeDmaHandle);
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	f000 f986 	bl	8002ed8 <HGCodeInit>
	HGCodeDMAStart();
 8002bcc:	f000 f9a0 	bl	8002f10 <HGCodeDMAStart>
	HAL_TIM_Base_Start_IT(timHandler);
 8002bd0:	4620      	mov	r0, r4

}
 8002bd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Start_IT(timHandler);
 8002bd6:	f7fe bfd1 	b.w	8001b7c <HAL_TIM_Base_Start_IT>
	...

08002bdc <G01>:
void G01(HGCodeDataControl_t* temp){
	if(temp->HGCodeParameter.A){
 8002bdc:	6843      	ldr	r3, [r0, #4]
void G01(HGCodeDataControl_t* temp){
 8002bde:	b510      	push	{r4, lr}
 8002be0:	4604      	mov	r4, r0
	if(temp->HGCodeParameter.A){
 8002be2:	b153      	cbz	r3, 8002bfa <G01+0x1e>
		if(!STMotorIsActivate(&STMotorDevices[0])){
 8002be4:	4805      	ldr	r0, [pc, #20]	; (8002bfc <G01+0x20>)
 8002be6:	f000 fca5 	bl	8003534 <STMotorIsActivate>
 8002bea:	b920      	cbnz	r0, 8002bf6 <G01+0x1a>
			STMotorGoMicro(&STMotorDevices[0],temp->HGCodeParameter.A,temp->HGCodeParameter.M);
 8002bec:	7e22      	ldrb	r2, [r4, #24]
 8002bee:	6861      	ldr	r1, [r4, #4]
 8002bf0:	4802      	ldr	r0, [pc, #8]	; (8002bfc <G01+0x20>)
 8002bf2:	f000 fc89 	bl	8003508 <STMotorGoMicro>
		}else{
//			HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 A 1 FAIL",12);
		}
		temp->HGCodeParameter.A = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	6063      	str	r3, [r4, #4]
 8002bfa:	bd10      	pop	{r4, pc}
 8002bfc:	20000520 	.word	0x20000520

08002c00 <G02>:
	}
	//HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 OK",6);
}
void G02(HGCodeDataControl_t* temp){
 8002c00:	b538      	push	{r3, r4, r5, lr}
	if(temp->HGCodeParameter.A){
 8002c02:	6843      	ldr	r3, [r0, #4]
void G02(HGCodeDataControl_t* temp){
 8002c04:	4604      	mov	r4, r0
	if(temp->HGCodeParameter.A){
 8002c06:	b17b      	cbz	r3, 8002c28 <G02+0x28>
			if(!STMotorIsActivate(&STMotorDevices[0])){
 8002c08:	4d08      	ldr	r5, [pc, #32]	; (8002c2c <G02+0x2c>)
 8002c0a:	4628      	mov	r0, r5
 8002c0c:	f000 fc92 	bl	8003534 <STMotorIsActivate>
 8002c10:	b940      	cbnz	r0, 8002c24 <G02+0x24>
				STMotorGoStep(&STMotorDevices[0],STMotorCalcMicroToStep(temp->HGCodeParameter.A) - STMotorDevices[0].motorParam.curPosition,temp->HGCodeParameter.M);
 8002c12:	6860      	ldr	r0, [r4, #4]
 8002c14:	f000 fca2 	bl	800355c <STMotorCalcMicroToStep>
 8002c18:	6a29      	ldr	r1, [r5, #32]
 8002c1a:	7e22      	ldrb	r2, [r4, #24]
 8002c1c:	1a41      	subs	r1, r0, r1
 8002c1e:	4628      	mov	r0, r5
 8002c20:	f000 fbda 	bl	80033d8 <STMotorGoStep>
//				STMotorGoMilli(&STMotorDevices[0],temp->HGCodeParameter.A);
			}else{
//				HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 A 1 FAIL",12);
		}
		temp->HGCodeParameter.A = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	6063      	str	r3, [r4, #4]
 8002c28:	bd38      	pop	{r3, r4, r5, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000520 	.word	0x20000520

08002c30 <G03>:
	}
	return;
}
void G03(HGCodeDataControl_t* temp){
	if(temp->HGCodeParameter.A){
 8002c30:	6843      	ldr	r3, [r0, #4]
void G03(HGCodeDataControl_t* temp){
 8002c32:	b510      	push	{r4, lr}
 8002c34:	4604      	mov	r4, r0
	if(temp->HGCodeParameter.A){
 8002c36:	b153      	cbz	r3, 8002c4e <G03+0x1e>
			if(!STMotorIsActivate(&STMotorDevices[0])){
 8002c38:	4805      	ldr	r0, [pc, #20]	; (8002c50 <G03+0x20>)
 8002c3a:	f000 fc7b 	bl	8003534 <STMotorIsActivate>
 8002c3e:	b920      	cbnz	r0, 8002c4a <G03+0x1a>
				STMotorGoStep(&STMotorDevices[0],temp->HGCodeParameter.A,temp->HGCodeParameter.M);
 8002c40:	7e22      	ldrb	r2, [r4, #24]
 8002c42:	6861      	ldr	r1, [r4, #4]
 8002c44:	4802      	ldr	r0, [pc, #8]	; (8002c50 <G03+0x20>)
 8002c46:	f000 fbc7 	bl	80033d8 <STMotorGoStep>
			}else{
//				HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G01 A 1 FAIL",12);
		}
		temp->HGCodeParameter.A = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	6063      	str	r3, [r4, #4]
 8002c4e:	bd10      	pop	{r4, pc}
 8002c50:	20000520 	.word	0x20000520

08002c54 <G27>:
}
void G05(HGCodeDataControl_t* temp){
	return;
}
void G27(HGCodeDataControl_t* temp){
	STMotorGoHome(&STMotorDevices[0]);
 8002c54:	4801      	ldr	r0, [pc, #4]	; (8002c5c <G27+0x8>)
 8002c56:	f000 bc6f 	b.w	8003538 <STMotorGoHome>
 8002c5a:	bf00      	nop
 8002c5c:	20000520 	.word	0x20000520

08002c60 <G28>:
//	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"G27 OK",6);
}
void G28(HGCodeDataControl_t* temp){
 8002c60:	b510      	push	{r4, lr}
 8002c62:	4604      	mov	r4, r0
//	STMotorGoMilli(&STMotorDevices[0],5);
	if(!STMotorIsActivate(&STMotorDevices[0])){
 8002c64:	4812      	ldr	r0, [pc, #72]	; (8002cb0 <G28+0x50>)
 8002c66:	f000 fc65 	bl	8003534 <STMotorIsActivate>
 8002c6a:	b9a0      	cbnz	r0, 8002c96 <G28+0x36>
		if(temp->HGCodeParameter.A == 0)
 8002c6c:	6861      	ldr	r1, [r4, #4]
 8002c6e:	b921      	cbnz	r1, 8002c7a <G28+0x1a>
			STMotorAutoHome(&STMotorDevices[0],0);
		else
			STMotorAutoHome(&STMotorDevices[0],(int32_t)((temp->HGCodeParameter.A / 60 ) / ((double)MOTOR_SCREW_PITCH_MIL / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP))));
 8002c70:	480f      	ldr	r0, [pc, #60]	; (8002cb0 <G28+0x50>)
	}else
		HAL_UART_Transmit(&huart3,"is activate\r\n",14,1000);
}
 8002c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			STMotorAutoHome(&STMotorDevices[0],(int32_t)((temp->HGCodeParameter.A / 60 ) / ((double)MOTOR_SCREW_PITCH_MIL / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP))));
 8002c76:	f000 bbff 	b.w	8003478 <STMotorAutoHome>
 8002c7a:	203c      	movs	r0, #60	; 0x3c
 8002c7c:	fb91 f0f0 	sdiv	r0, r1, r0
 8002c80:	f7fd fc70 	bl	8000564 <__aeabi_i2d>
 8002c84:	a308      	add	r3, pc, #32	; (adr r3, 8002ca8 <G28+0x48>)
 8002c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8a:	f7fd fdfb 	bl	8000884 <__aeabi_ddiv>
 8002c8e:	f7fd fee1 	bl	8000a54 <__aeabi_d2iz>
 8002c92:	4601      	mov	r1, r0
 8002c94:	e7ec      	b.n	8002c70 <G28+0x10>
		HAL_UART_Transmit(&huart3,"is activate\r\n",14,1000);
 8002c96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c9a:	220e      	movs	r2, #14
 8002c9c:	4905      	ldr	r1, [pc, #20]	; (8002cb4 <G28+0x54>)
 8002c9e:	4806      	ldr	r0, [pc, #24]	; (8002cb8 <G28+0x58>)
}
 8002ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Transmit(&huart3,"is activate\r\n",14,1000);
 8002ca4:	f7ff bd96 	b.w	80027d4 <HAL_UART_Transmit>
 8002ca8:	47ae147b 	.word	0x47ae147b
 8002cac:	3f447ae1 	.word	0x3f447ae1
 8002cb0:	20000520 	.word	0x20000520
 8002cb4:	08005014 	.word	0x08005014
 8002cb8:	200008c0 	.word	0x200008c0

08002cbc <H10>:
void H05(HGCodeDataControl_t* temp){
	return;
}

void H10(HGCodeDataControl_t* temp){ //UV LED OFF
	HAL_GPIO_WritePin(UV_LED_MIDDLE_GPIO_Port,UV_LED_MIDDLE_Pin,GPIO_PIN_RESET);
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cc2:	4801      	ldr	r0, [pc, #4]	; (8002cc8 <H10+0xc>)
 8002cc4:	f7fe bbe2 	b.w	800148c <HAL_GPIO_WritePin>
 8002cc8:	40020400 	.word	0x40020400

08002ccc <H11>:
//	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H10 OK",6);
}
void H11(HGCodeDataControl_t* temp){ //UV LED ON
	HAL_GPIO_WritePin(UV_LED_MIDDLE_GPIO_Port,UV_LED_MIDDLE_Pin,GPIO_PIN_SET);
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cd2:	4801      	ldr	r0, [pc, #4]	; (8002cd8 <H11+0xc>)
 8002cd4:	f7fe bbda 	b.w	800148c <HAL_GPIO_WritePin>
 8002cd8:	40020400 	.word	0x40020400

08002cdc <H20>:
 8002cdc:	4770      	bx	lr

08002cde <H21>:
 8002cde:	4770      	bx	lr

08002ce0 <H30>:
//	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H21 OK",6);
}

//H3x :   

void H30(HGCodeDataControl_t* temp){ //SET MAX SPEED
 8002ce0:	b538      	push	{r3, r4, r5, lr}
 8002ce2:	4604      	mov	r4, r0
	if(temp->HGCodeParameter.A){
 8002ce4:	6840      	ldr	r0, [r0, #4]
 8002ce6:	b1a0      	cbz	r0, 8002d12 <H30+0x32>
//		STMotorSetMaxSpeed(&STMotorDevices[0],temp->HGCodeParameter.A);
		STMotorSetMaxSpeed(&STMotorDevices[0],(uint32_t)(((double)temp->HGCodeParameter.A / 60 ) / ((double)MOTOR_SCREW_PITCH_MIL / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP))),temp->HGCodeParameter.M);
 8002ce8:	f7fd fc3c 	bl	8000564 <__aeabi_i2d>
 8002cec:	2200      	movs	r2, #0
 8002cee:	4b0e      	ldr	r3, [pc, #56]	; (8002d28 <H30+0x48>)
 8002cf0:	7e25      	ldrb	r5, [r4, #24]
 8002cf2:	f7fd fdc7 	bl	8000884 <__aeabi_ddiv>
 8002cf6:	a30a      	add	r3, pc, #40	; (adr r3, 8002d20 <H30+0x40>)
 8002cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfc:	f7fd fdc2 	bl	8000884 <__aeabi_ddiv>
 8002d00:	f7fd fed0 	bl	8000aa4 <__aeabi_d2uiz>
 8002d04:	462a      	mov	r2, r5
 8002d06:	4601      	mov	r1, r0
 8002d08:	4808      	ldr	r0, [pc, #32]	; (8002d2c <H30+0x4c>)
 8002d0a:	f000 facb 	bl	80032a4 <STMotorSetMaxSpeed>
		temp->HGCodeParameter.A = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	6063      	str	r3, [r4, #4]
	}
	HAL_Delay(5);
 8002d12:	2005      	movs	r0, #5
//	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H30 OK",6);
}
 8002d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(5);
 8002d18:	f7fe b8bc 	b.w	8000e94 <HAL_Delay>
 8002d1c:	f3af 8000 	nop.w
 8002d20:	47ae147b 	.word	0x47ae147b
 8002d24:	3f447ae1 	.word	0x3f447ae1
 8002d28:	404e0000 	.word	0x404e0000
 8002d2c:	20000520 	.word	0x20000520

08002d30 <H31>:
void H31(HGCodeDataControl_t* temp){ //SET MIN SPEED
 8002d30:	b538      	push	{r3, r4, r5, lr}
 8002d32:	4604      	mov	r4, r0
	if(temp->HGCodeParameter.A){
 8002d34:	6840      	ldr	r0, [r0, #4]
 8002d36:	b1a0      	cbz	r0, 8002d62 <H31+0x32>
//		STMotorSetMinSpeed(&STMotorDevices[0],temp->HGCodeParameter.A);
		STMotorSetMinSpeed(&STMotorDevices[0],(uint32_t)(((double)temp->HGCodeParameter.A / 60 ) / ((double)MOTOR_SCREW_PITCH_MIL / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP))),temp->HGCodeParameter.M);
 8002d38:	f7fd fc14 	bl	8000564 <__aeabi_i2d>
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	4b0e      	ldr	r3, [pc, #56]	; (8002d78 <H31+0x48>)
 8002d40:	7e25      	ldrb	r5, [r4, #24]
 8002d42:	f7fd fd9f 	bl	8000884 <__aeabi_ddiv>
 8002d46:	a30a      	add	r3, pc, #40	; (adr r3, 8002d70 <H31+0x40>)
 8002d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d4c:	f7fd fd9a 	bl	8000884 <__aeabi_ddiv>
 8002d50:	f7fd fea8 	bl	8000aa4 <__aeabi_d2uiz>
 8002d54:	462a      	mov	r2, r5
 8002d56:	4601      	mov	r1, r0
 8002d58:	4808      	ldr	r0, [pc, #32]	; (8002d7c <H31+0x4c>)
 8002d5a:	f000 faa6 	bl	80032aa <STMotorSetMinSpeed>

		temp->HGCodeParameter.A = 0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	6063      	str	r3, [r4, #4]
	}
	HAL_Delay(5);
 8002d62:	2005      	movs	r0, #5
//	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H31 OK",6);
}
 8002d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(5);
 8002d68:	f7fe b894 	b.w	8000e94 <HAL_Delay>
 8002d6c:	f3af 8000 	nop.w
 8002d70:	47ae147b 	.word	0x47ae147b
 8002d74:	3f447ae1 	.word	0x3f447ae1
 8002d78:	404e0000 	.word	0x404e0000
 8002d7c:	20000520 	.word	0x20000520

08002d80 <H32>:
void H32(HGCodeDataControl_t* temp){ //SET ACCEL SPEED
 8002d80:	b538      	push	{r3, r4, r5, lr}
 8002d82:	4604      	mov	r4, r0
	if(temp->HGCodeParameter.A){
 8002d84:	6840      	ldr	r0, [r0, #4]
 8002d86:	b1a0      	cbz	r0, 8002db2 <H32+0x32>
//		STMotorSetAccelSpeed(&STMotorDevices[0],temp->HGCodeParameter.A);
		STMotorSetAccelSpeed(&STMotorDevices[0],(uint32_t)(((double)temp->HGCodeParameter.A / 60 ) / ((double)MOTOR_SCREW_PITCH_MIL / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP))),temp->HGCodeParameter.M);
 8002d88:	f7fd fbec 	bl	8000564 <__aeabi_i2d>
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	4b0e      	ldr	r3, [pc, #56]	; (8002dc8 <H32+0x48>)
 8002d90:	7e25      	ldrb	r5, [r4, #24]
 8002d92:	f7fd fd77 	bl	8000884 <__aeabi_ddiv>
 8002d96:	a30a      	add	r3, pc, #40	; (adr r3, 8002dc0 <H32+0x40>)
 8002d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9c:	f7fd fd72 	bl	8000884 <__aeabi_ddiv>
 8002da0:	f7fd fe80 	bl	8000aa4 <__aeabi_d2uiz>
 8002da4:	462a      	mov	r2, r5
 8002da6:	4601      	mov	r1, r0
 8002da8:	4808      	ldr	r0, [pc, #32]	; (8002dcc <H32+0x4c>)
 8002daa:	f000 fa81 	bl	80032b0 <STMotorSetAccelSpeed>

		temp->HGCodeParameter.A = 0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	6063      	str	r3, [r4, #4]
	}
	HAL_Delay(5);
 8002db2:	2005      	movs	r0, #5
//	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H32 OK",6);
}
 8002db4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(5);
 8002db8:	f7fe b86c 	b.w	8000e94 <HAL_Delay>
 8002dbc:	f3af 8000 	nop.w
 8002dc0:	47ae147b 	.word	0x47ae147b
 8002dc4:	3f447ae1 	.word	0x3f447ae1
 8002dc8:	404e0000 	.word	0x404e0000
 8002dcc:	20000520 	.word	0x20000520

08002dd0 <H33>:
void H33(HGCodeDataControl_t* temp){ //SET DECEL SPEED
 8002dd0:	b538      	push	{r3, r4, r5, lr}
 8002dd2:	4604      	mov	r4, r0
	if(temp->HGCodeParameter.A){
 8002dd4:	6840      	ldr	r0, [r0, #4]
 8002dd6:	b1a0      	cbz	r0, 8002e02 <H33+0x32>
//		STMotorSetDecelSpeed(&STMotorDevices[0],temp->HGCodeParameter.A);
		STMotorSetDecelSpeed(&STMotorDevices[0],(uint32_t)(((double)temp->HGCodeParameter.A / 60 ) / ((double)MOTOR_SCREW_PITCH_MIL / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP))),temp->HGCodeParameter.M);
 8002dd8:	f7fd fbc4 	bl	8000564 <__aeabi_i2d>
 8002ddc:	2200      	movs	r2, #0
 8002dde:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <H33+0x48>)
 8002de0:	7e25      	ldrb	r5, [r4, #24]
 8002de2:	f7fd fd4f 	bl	8000884 <__aeabi_ddiv>
 8002de6:	a30a      	add	r3, pc, #40	; (adr r3, 8002e10 <H33+0x40>)
 8002de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dec:	f7fd fd4a 	bl	8000884 <__aeabi_ddiv>
 8002df0:	f7fd fe58 	bl	8000aa4 <__aeabi_d2uiz>
 8002df4:	462a      	mov	r2, r5
 8002df6:	4601      	mov	r1, r0
 8002df8:	4808      	ldr	r0, [pc, #32]	; (8002e1c <H33+0x4c>)
 8002dfa:	f000 fa5f 	bl	80032bc <STMotorSetDecelSpeed>
		temp->HGCodeParameter.A = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	6063      	str	r3, [r4, #4]
	}
	HAL_Delay(5);
 8002e02:	2005      	movs	r0, #5
//	HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,(uint8_t*)"H33 OK",6);
}
 8002e04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(5);
 8002e08:	f7fe b844 	b.w	8000e94 <HAL_Delay>
 8002e0c:	f3af 8000 	nop.w
 8002e10:	47ae147b 	.word	0x47ae147b
 8002e14:	3f447ae1 	.word	0x3f447ae1
 8002e18:	404e0000 	.word	0x404e0000
 8002e1c:	20000520 	.word	0x20000520

08002e20 <H40>:
 8002e20:	4770      	bx	lr

08002e22 <H41>:
 8002e22:	4770      	bx	lr

08002e24 <H42>:
 8002e24:	4770      	bx	lr

08002e26 <H43>:
 8002e26:	4770      	bx	lr

08002e28 <H50>:
//		sprintf(buff,"current position %lu\r\n",	STMotorDevices[0].motorParam.curPosition);
//		HAL_UART_Transmit(HGCodeControl.HGCodeUartHandle,(uint8_t*)buff,20,1000);
//	}
}

void H50(HGCodeDataControl_t* temp,WS2812BControl_p neoPixel_P){
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	4606      	mov	r6, r0
 8002e2c:	460d      	mov	r5, r1

	for(int i = 0 ; i < neoPixel_P->ledCount; i++){
 8002e2e:	2400      	movs	r4, #0
 8002e30:	89ab      	ldrh	r3, [r5, #12]
 8002e32:	429c      	cmp	r4, r3
 8002e34:	db05      	blt.n	8002e42 <H50+0x1a>
		setColor(neoPixel_P,converColorTo32((uint8_t)temp->HGCodeParameter.B,(uint8_t)temp->HGCodeParameter.A,(uint8_t)temp->HGCodeParameter.C),i);
	}
	updateColor(neoPixel_P,0);
 8002e36:	4628      	mov	r0, r5
 8002e38:	2100      	movs	r1, #0
}
 8002e3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	updateColor(neoPixel_P,0);
 8002e3e:	f000 bf88 	b.w	8003d52 <updateColor>
		setColor(neoPixel_P,converColorTo32((uint8_t)temp->HGCodeParameter.B,(uint8_t)temp->HGCodeParameter.A,(uint8_t)temp->HGCodeParameter.C),i);
 8002e42:	7b32      	ldrb	r2, [r6, #12]
 8002e44:	7931      	ldrb	r1, [r6, #4]
 8002e46:	7a30      	ldrb	r0, [r6, #8]
 8002e48:	f000 ff50 	bl	8003cec <converColorTo32>
 8002e4c:	b2a2      	uxth	r2, r4
 8002e4e:	4601      	mov	r1, r0
 8002e50:	4628      	mov	r0, r5
 8002e52:	f000 ff50 	bl	8003cf6 <setColor>
	for(int i = 0 ; i < neoPixel_P->ledCount; i++){
 8002e56:	3401      	adds	r4, #1
 8002e58:	e7ea      	b.n	8002e30 <H50+0x8>

08002e5a <H51>:
void H51(HGCodeDataControl_t* temp,WS2812BControl_p neoPixel_P){
 8002e5a:	b570      	push	{r4, r5, r6, lr}
 8002e5c:	4606      	mov	r6, r0
 8002e5e:	460d      	mov	r5, r1
//	uint32_t buff[10 + 2 * 24] = { 0 };
	for(int i = 0 ; i < neoPixel_P->ledCount; i++){
 8002e60:	2400      	movs	r4, #0
 8002e62:	89ab      	ldrh	r3, [r5, #12]
 8002e64:	429c      	cmp	r4, r3
 8002e66:	db05      	blt.n	8002e74 <H51+0x1a>
//		setColorArr(&buff[24],converColorTo32((uint8_t)temp->HGCodeParameter.B,(uint8_t)temp->HGCodeParameter.A,(uint8_t)temp->HGCodeParameter.C),i);
		setColor(neoPixel_P,converColorTo32((uint8_t)temp->HGCodeParameter.B,(uint8_t)temp->HGCodeParameter.A,(uint8_t)temp->HGCodeParameter.C),i);
	}
	updateColor(neoPixel_P,1);
 8002e68:	4628      	mov	r0, r5
 8002e6a:	2101      	movs	r1, #1
}
 8002e6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	updateColor(neoPixel_P,1);
 8002e70:	f000 bf6f 	b.w	8003d52 <updateColor>
		setColor(neoPixel_P,converColorTo32((uint8_t)temp->HGCodeParameter.B,(uint8_t)temp->HGCodeParameter.A,(uint8_t)temp->HGCodeParameter.C),i);
 8002e74:	7b32      	ldrb	r2, [r6, #12]
 8002e76:	7931      	ldrb	r1, [r6, #4]
 8002e78:	7a30      	ldrb	r0, [r6, #8]
 8002e7a:	f000 ff37 	bl	8003cec <converColorTo32>
 8002e7e:	b2a2      	uxth	r2, r4
 8002e80:	4601      	mov	r1, r0
 8002e82:	4628      	mov	r0, r5
 8002e84:	f000 ff37 	bl	8003cf6 <setColor>
	for(int i = 0 ; i < neoPixel_P->ledCount; i++){
 8002e88:	3401      	adds	r4, #1
 8002e8a:	e7ea      	b.n	8002e62 <H51+0x8>

08002e8c <H60>:
 8002e8c:	4770      	bx	lr

08002e8e <H100>:
void H60(HGCodeDataControl_t* temp){
//	uint8_t buff[50] = {0};
//	sprintf(buff,"current position %ld \r\n",STMotorDevices[0].motorParam.curPosition);
//	HAL_UART_Transmit(HGCodeControl.HGCodeUartHandle,(uint8_t*)buff,20,1000);
}
void H100(HGCodeDataControl_t* temp){
 8002e8e:	4770      	bx	lr

08002e90 <sendResponse>:
//
//	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
//	while(HAL_UART_Transmit_IT(HGCodeControl.HGCodeUartHandle,buff,5) != HAL_OK);
//	HAL_UART_Transmit_IT(&huart3,(uint8_t*)"H100 OK\r\n",9);
}
void sendResponse(uint8_t bed,uint8_t command,uint8_t response){
 8002e90:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	uint8_t buff[10] = {0};
 8002e92:	2300      	movs	r3, #0
 8002e94:	9302      	str	r3, [sp, #8]
 8002e96:	f8ad 300c 	strh.w	r3, [sp, #12]

	buff[0] = 0x02;
	buff[1] = bed;
	buff[2] = command;
 8002e9a:	f88d 1006 	strb.w	r1, [sp, #6]
	buff[0] = 0x02;
 8002e9e:	2302      	movs	r3, #2
	buff[3] = response;
	buff[4] = (uint8_t)(buff[1] + buff[2] + buff[3]);
 8002ea0:	4411      	add	r1, r2
	buff[0] = 0x02;
 8002ea2:	f88d 3004 	strb.w	r3, [sp, #4]
	buff[1] = bed;
 8002ea6:	f88d 0005 	strb.w	r0, [sp, #5]
	buff[5] = 0x03;
 8002eaa:	2303      	movs	r3, #3
	buff[4] = (uint8_t)(buff[1] + buff[2] + buff[3]);
 8002eac:	4408      	add	r0, r1

	while(HAL_UART_Transmit(HGCodeControl.HGCodeUartHandle,buff,6,1000) != HAL_OK);
 8002eae:	4c09      	ldr	r4, [pc, #36]	; (8002ed4 <sendResponse+0x44>)
	buff[3] = response;
 8002eb0:	f88d 2007 	strb.w	r2, [sp, #7]
	buff[4] = (uint8_t)(buff[1] + buff[2] + buff[3]);
 8002eb4:	f88d 0008 	strb.w	r0, [sp, #8]
	buff[5] = 0x03;
 8002eb8:	f88d 3009 	strb.w	r3, [sp, #9]
	while(HAL_UART_Transmit(HGCodeControl.HGCodeUartHandle,buff,6,1000) != HAL_OK);
 8002ebc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ec0:	2206      	movs	r2, #6
 8002ec2:	a901      	add	r1, sp, #4
 8002ec4:	6820      	ldr	r0, [r4, #0]
 8002ec6:	f7ff fc85 	bl	80027d4 <HAL_UART_Transmit>
 8002eca:	2800      	cmp	r0, #0
 8002ecc:	d1f6      	bne.n	8002ebc <sendResponse+0x2c>

}
 8002ece:	b004      	add	sp, #16
 8002ed0:	bd10      	pop	{r4, pc}
 8002ed2:	bf00      	nop
 8002ed4:	200002a0 	.word	0x200002a0

08002ed8 <HGCodeInit>:
uint8_t HGCodeBuffer[MAX_HGCODE_BUFFER] = {0};
HGCodeControl_t HGCodeControl = {0};
uint8_t buff[20] = {0};

void HGCodeInit(UART_HandleTypeDef* HGCodeUsartHandle,DMA_HandleTypeDef* HGCodeDmaHandle){
	HGCodeControl.HGCodeUartHandle = HGCodeUsartHandle;
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	; (8002f08 <HGCodeInit+0x30>)
	HGCodeControl.HGCodeDmaHandle = HGCodeDmaHandle;
	HGCodeControl.HGCodeBufferControl.GHCodeHuffer = HGCodeBuffer;
 8002eda:	4a0c      	ldr	r2, [pc, #48]	; (8002f0c <HGCodeInit+0x34>)
 8002edc:	609a      	str	r2, [r3, #8]
	HGCodeControl.HGCodeBufferControl.bufferSize = MAX_HGCODE_BUFFER;
 8002ede:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
	HGCodeControl.HGCodeDmaHandle = HGCodeDmaHandle;
 8002ee2:	e883 0003 	stmia.w	r3, {r0, r1}
	HGCodeControl.HGCodeBufferControl.bufferSize = MAX_HGCODE_BUFFER;
 8002ee6:	60da      	str	r2, [r3, #12]

	HGCodeControl.commandCount = 0;
 8002ee8:	2100      	movs	r1, #0
	HGCodeControl.HGCodeBufferControl.rear = 0;

	HGCodeControl.dataRear = 0;
	HGCodeControl.dataFront = 0;

	memset(HGCodeControl.HGCodeDataControl,0x00,sizeof(CommandFormat_t)*MAX_COMMAND);
 8002eea:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002eee:	f103 0018 	add.w	r0, r3, #24
	HGCodeControl.commandCount = 0;
 8002ef2:	f883 1248 	strb.w	r1, [r3, #584]	; 0x248
	HGCodeControl.HGCodeBufferControl.front = 0;
 8002ef6:	6119      	str	r1, [r3, #16]
	HGCodeControl.HGCodeBufferControl.rear = 0;
 8002ef8:	6159      	str	r1, [r3, #20]
	HGCodeControl.dataRear = 0;
 8002efa:	f883 124a 	strb.w	r1, [r3, #586]	; 0x24a
	HGCodeControl.dataFront = 0;
 8002efe:	f883 1249 	strb.w	r1, [r3, #585]	; 0x249
	memset(HGCodeControl.HGCodeDataControl,0x00,sizeof(CommandFormat_t)*MAX_COMMAND);
 8002f02:	f001 bc53 	b.w	80047ac <memset>
 8002f06:	bf00      	nop
 8002f08:	200002a0 	.word	0x200002a0
 8002f0c:	200000ac 	.word	0x200000ac

08002f10 <HGCodeDMAStart>:
}

	//void HGCodeDMASetBuffer(int8_t *,uint16_t);

void HGCodeDMAStart(void){
	HAL_UART_Receive_DMA(HGCodeControl.HGCodeUartHandle,HGCodeBuffer,(int)MAX_HGCODE_BUFFER);
 8002f10:	4b03      	ldr	r3, [pc, #12]	; (8002f20 <HGCodeDMAStart+0x10>)
 8002f12:	4904      	ldr	r1, [pc, #16]	; (8002f24 <HGCodeDMAStart+0x14>)
 8002f14:	6818      	ldr	r0, [r3, #0]
 8002f16:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002f1a:	f7ff bcd7 	b.w	80028cc <HAL_UART_Receive_DMA>
 8002f1e:	bf00      	nop
 8002f20:	200002a0 	.word	0x200002a0
 8002f24:	200000ac 	.word	0x200000ac

08002f28 <HGCodeCheckCommandBuffer>:
}

int8_t HGCodeCheckCommandBuffer(void){
	if(HGCodeControl.HGCodeBufferControl.rear == MAX_HGCODE_BUFFER - __HAL_DMA_GET_COUNTER(HGCodeControl.HGCodeDmaHandle)){
 8002f28:	4a05      	ldr	r2, [pc, #20]	; (8002f40 <HGCodeCheckCommandBuffer+0x18>)
 8002f2a:	6853      	ldr	r3, [r2, #4]
 8002f2c:	6950      	ldr	r0, [r2, #20]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
		return 0;
	}else{
		return 1;
	}
}
 8002f36:	1ac0      	subs	r0, r0, r3
 8002f38:	bf18      	it	ne
 8002f3a:	2001      	movne	r0, #1
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	200002a0 	.word	0x200002a0

08002f44 <HGCodeCheckDataBuffer>:
		HGCodeControl.HGCodeBufferControl.rear = (index + 25) % MAX_HGCODE_BUFFER;
	}
}

uint16_t HGCodeGetCommandCount (void){
	return HGCodeControl.commandCount;
 8002f44:	4b03      	ldr	r3, [pc, #12]	; (8002f54 <HGCodeCheckDataBuffer+0x10>)
	if(HGCodeGetCommandCount() > 0){
 8002f46:	f893 0248 	ldrb.w	r0, [r3, #584]	; 0x248
}
 8002f4a:	3000      	adds	r0, #0
 8002f4c:	bf18      	it	ne
 8002f4e:	2001      	movne	r0, #1
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	200002a0 	.word	0x200002a0

08002f58 <HGCodeDecodeCommand>:
void HGCodeDecodeCommand(void){
 8002f58:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t rear = HGCodeControl.HGCodeBufferControl.rear;
 8002f5a:	4e9b      	ldr	r6, [pc, #620]	; (80031c8 <HGCodeDecodeCommand+0x270>)
	uint32_t front = MAX_HGCODE_BUFFER - __HAL_DMA_GET_COUNTER(HGCodeControl.HGCodeDmaHandle);
 8002f5c:	6873      	ldr	r3, [r6, #4]
	uint32_t rear = HGCodeControl.HGCodeBufferControl.rear;
 8002f5e:	6974      	ldr	r4, [r6, #20]
	uint32_t front = MAX_HGCODE_BUFFER - __HAL_DMA_GET_COUNTER(HGCodeControl.HGCodeDmaHandle);
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	685d      	ldr	r5, [r3, #4]
void HGCodeDecodeCommand(void){
 8002f64:	b087      	sub	sp, #28
	uint32_t front = MAX_HGCODE_BUFFER - __HAL_DMA_GET_COUNTER(HGCodeControl.HGCodeDmaHandle);
 8002f66:	f5c5 75fa 	rsb	r5, r5, #500	; 0x1f4
	CommandFormat_t temp = {0};
 8002f6a:	2218      	movs	r2, #24
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	4668      	mov	r0, sp
 8002f70:	f001 fc1c 	bl	80047ac <memset>
	if( rear < front){
 8002f74:	42ac      	cmp	r4, r5
 8002f76:	d241      	bcs.n	8002ffc <HGCodeDecodeCommand+0xa4>
		receiveDataSize = front - rear;
 8002f78:	1b2d      	subs	r5, r5, r4
	if(receiveDataSize < 25){
 8002f7a:	2d18      	cmp	r5, #24
 8002f7c:	d93c      	bls.n	8002ff8 <HGCodeDecodeCommand+0xa0>
			if(HGCodeBuffer[index] == 0x02 && HGCodeBuffer[(index + 24) % MAX_HGCODE_BUFFER] == 0x03){
 8002f7e:	4a93      	ldr	r2, [pc, #588]	; (80031cc <HGCodeDecodeCommand+0x274>)
 8002f80:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
		for(int i = receiveDataSize; i > 0; i--,index = (index + 1) % MAX_HGCODE_BUFFER){
 8002f84:	2d00      	cmp	r5, #0
 8002f86:	dd2f      	ble.n	8002fe8 <HGCodeDecodeCommand+0x90>
			if(HGCodeBuffer[index] == 0x02 && HGCodeBuffer[(index + 24) % MAX_HGCODE_BUFFER] == 0x03){
 8002f88:	5d11      	ldrb	r1, [r2, r4]
 8002f8a:	2902      	cmp	r1, #2
 8002f8c:	f040 8115 	bne.w	80031ba <HGCodeDecodeCommand+0x262>
 8002f90:	f104 0018 	add.w	r0, r4, #24
 8002f94:	fb90 f1f3 	sdiv	r1, r0, r3
 8002f98:	fb03 0111 	mls	r1, r3, r1, r0
 8002f9c:	5c51      	ldrb	r1, [r2, r1]
 8002f9e:	2903      	cmp	r1, #3
 8002fa0:	f040 810b 	bne.w	80031ba <HGCodeDecodeCommand+0x262>
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	2100      	movs	r1, #0
					checksum += HGCodeBuffer[(index + j) % MAX_HGCODE_BUFFER];
 8002fa8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002fac:	1827      	adds	r7, r4, r0
 8002fae:	fb97 f5f3 	sdiv	r5, r7, r3
 8002fb2:	fb03 7515 	mls	r5, r3, r5, r7
				for(int j = 1; j < 23; j++){
 8002fb6:	3001      	adds	r0, #1
					checksum += HGCodeBuffer[(index + j) % MAX_HGCODE_BUFFER];
 8002fb8:	5d55      	ldrb	r5, [r2, r5]
				for(int j = 1; j < 23; j++){
 8002fba:	2817      	cmp	r0, #23
					checksum += HGCodeBuffer[(index + j) % MAX_HGCODE_BUFFER];
 8002fbc:	4429      	add	r1, r5
 8002fbe:	b2c9      	uxtb	r1, r1
				for(int j = 1; j < 23; j++){
 8002fc0:	d1f4      	bne.n	8002fac <HGCodeDecodeCommand+0x54>
				if(checksum != HGCodeBuffer[(index + 23) % MAX_HGCODE_BUFFER]){
 8002fc2:	f104 0517 	add.w	r5, r4, #23
 8002fc6:	fb95 f0f3 	sdiv	r0, r5, r3
 8002fca:	fb03 5010 	mls	r0, r3, r0, r5
 8002fce:	5c10      	ldrb	r0, [r2, r0]
 8002fd0:	4288      	cmp	r0, r1
 8002fd2:	d018      	beq.n	8003006 <HGCodeDecodeCommand+0xae>
					HAL_UART_Transmit_IT(&huart3,"transmit error\r\n",16);
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	497e      	ldr	r1, [pc, #504]	; (80031d0 <HGCodeDecodeCommand+0x278>)
 8002fd8:	487e      	ldr	r0, [pc, #504]	; (80031d4 <HGCodeDecodeCommand+0x27c>)
 8002fda:	f7ff fc58 	bl	800288e <HAL_UART_Transmit_IT>
					sendResponse(0,100,0);
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2164      	movs	r1, #100	; 0x64
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	f7ff ff54 	bl	8002e90 <sendResponse>
		HGCodeControl.HGCodeBufferControl.rear = (index + 25) % MAX_HGCODE_BUFFER;
 8002fe8:	3419      	adds	r4, #25
 8002fea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002fee:	fb94 f3f2 	sdiv	r3, r4, r2
 8002ff2:	fb02 4413 	mls	r4, r2, r3, r4
 8002ff6:	6174      	str	r4, [r6, #20]
}
 8002ff8:	b007      	add	sp, #28
 8002ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	}else if(rear > front){
 8002ffc:	d9fc      	bls.n	8002ff8 <HGCodeDecodeCommand+0xa0>
		receiveDataSize = front + (MAX_HGCODE_BUFFER - rear);
 8002ffe:	f5c4 73fa 	rsb	r3, r4, #500	; 0x1f4
 8003002:	441d      	add	r5, r3
 8003004:	e7b9      	b.n	8002f7a <HGCodeDecodeCommand+0x22>
					temp.G = (uint8_t)HGCodeBuffer[(index + 1) % MAX_HGCODE_BUFFER];
 8003006:	1c60      	adds	r0, r4, #1
 8003008:	fb90 f1f3 	sdiv	r1, r0, r3
 800300c:	fb03 0111 	mls	r1, r3, r1, r0
					temp.H = (uint8_t)HGCodeBuffer[(index + 2) % MAX_HGCODE_BUFFER];
 8003010:	1ca0      	adds	r0, r4, #2
					temp.G = (uint8_t)HGCodeBuffer[(index + 1) % MAX_HGCODE_BUFFER];
 8003012:	5c55      	ldrb	r5, [r2, r1]
					temp.H = (uint8_t)HGCodeBuffer[(index + 2) % MAX_HGCODE_BUFFER];
 8003014:	fb90 f1f3 	sdiv	r1, r0, r3
 8003018:	fb03 0111 	mls	r1, r3, r1, r0
					temp.A.ch[0] = HGCodeBuffer[(index + 3) % MAX_HGCODE_BUFFER];
 800301c:	1ce7      	adds	r7, r4, #3
					temp.H = (uint8_t)HGCodeBuffer[(index + 2) % MAX_HGCODE_BUFFER];
 800301e:	5c50      	ldrb	r0, [r2, r1]
					temp.A.ch[0] = HGCodeBuffer[(index + 3) % MAX_HGCODE_BUFFER];
 8003020:	fb97 f1f3 	sdiv	r1, r7, r3
 8003024:	fb03 7111 	mls	r1, r3, r1, r7
					temp.A.ch[1] = HGCodeBuffer[(index + 4) % MAX_HGCODE_BUFFER];
 8003028:	1d27      	adds	r7, r4, #4
					temp.A.ch[0] = HGCodeBuffer[(index + 3) % MAX_HGCODE_BUFFER];
 800302a:	5c51      	ldrb	r1, [r2, r1]
 800302c:	f88d 1004 	strb.w	r1, [sp, #4]
					temp.A.ch[1] = HGCodeBuffer[(index + 4) % MAX_HGCODE_BUFFER];
 8003030:	fb97 f1f3 	sdiv	r1, r7, r3
 8003034:	fb03 7111 	mls	r1, r3, r1, r7
					temp.A.ch[2] = HGCodeBuffer[(index + 5) % MAX_HGCODE_BUFFER];
 8003038:	1d67      	adds	r7, r4, #5
					temp.A.ch[1] = HGCodeBuffer[(index + 4) % MAX_HGCODE_BUFFER];
 800303a:	5c51      	ldrb	r1, [r2, r1]
 800303c:	f88d 1005 	strb.w	r1, [sp, #5]
					temp.A.ch[2] = HGCodeBuffer[(index + 5) % MAX_HGCODE_BUFFER];
 8003040:	fb97 f1f3 	sdiv	r1, r7, r3
 8003044:	fb03 7111 	mls	r1, r3, r1, r7
					temp.A.ch[3] = HGCodeBuffer[(index + 6) % MAX_HGCODE_BUFFER];
 8003048:	1da7      	adds	r7, r4, #6
					temp.A.ch[2] = HGCodeBuffer[(index + 5) % MAX_HGCODE_BUFFER];
 800304a:	5c51      	ldrb	r1, [r2, r1]
 800304c:	f88d 1006 	strb.w	r1, [sp, #6]
					temp.A.ch[3] = HGCodeBuffer[(index + 6) % MAX_HGCODE_BUFFER];
 8003050:	fb97 f1f3 	sdiv	r1, r7, r3
 8003054:	fb03 7111 	mls	r1, r3, r1, r7
					temp.B.ch[0] = HGCodeBuffer[(index + 7) % MAX_HGCODE_BUFFER];
 8003058:	1de7      	adds	r7, r4, #7
					temp.A.ch[3] = HGCodeBuffer[(index + 6) % MAX_HGCODE_BUFFER];
 800305a:	5c51      	ldrb	r1, [r2, r1]
 800305c:	f88d 1007 	strb.w	r1, [sp, #7]
					temp.B.ch[0] = HGCodeBuffer[(index + 7) % MAX_HGCODE_BUFFER];
 8003060:	fb97 f1f3 	sdiv	r1, r7, r3
 8003064:	fb03 7111 	mls	r1, r3, r1, r7
					temp.B.ch[1] = HGCodeBuffer[(index + 8) % MAX_HGCODE_BUFFER];
 8003068:	f104 0708 	add.w	r7, r4, #8
					temp.B.ch[0] = HGCodeBuffer[(index + 7) % MAX_HGCODE_BUFFER];
 800306c:	5c51      	ldrb	r1, [r2, r1]
 800306e:	f88d 1008 	strb.w	r1, [sp, #8]
					temp.B.ch[1] = HGCodeBuffer[(index + 8) % MAX_HGCODE_BUFFER];
 8003072:	fb97 f1f3 	sdiv	r1, r7, r3
 8003076:	fb03 7111 	mls	r1, r3, r1, r7
					temp.B.ch[2] = HGCodeBuffer[(index + 9) % MAX_HGCODE_BUFFER];
 800307a:	f104 0709 	add.w	r7, r4, #9
					temp.B.ch[1] = HGCodeBuffer[(index + 8) % MAX_HGCODE_BUFFER];
 800307e:	5c51      	ldrb	r1, [r2, r1]
 8003080:	f88d 1009 	strb.w	r1, [sp, #9]
					temp.B.ch[2] = HGCodeBuffer[(index + 9) % MAX_HGCODE_BUFFER];
 8003084:	fb97 f1f3 	sdiv	r1, r7, r3
 8003088:	fb03 7111 	mls	r1, r3, r1, r7
					temp.B.ch[3] = HGCodeBuffer[(index + 10) % MAX_HGCODE_BUFFER];
 800308c:	f104 070a 	add.w	r7, r4, #10
					temp.B.ch[2] = HGCodeBuffer[(index + 9) % MAX_HGCODE_BUFFER];
 8003090:	5c51      	ldrb	r1, [r2, r1]
 8003092:	f88d 100a 	strb.w	r1, [sp, #10]
					temp.B.ch[3] = HGCodeBuffer[(index + 10) % MAX_HGCODE_BUFFER];
 8003096:	fb97 f1f3 	sdiv	r1, r7, r3
 800309a:	fb03 7111 	mls	r1, r3, r1, r7
					temp.C.ch[0] = HGCodeBuffer[(index + 11) % MAX_HGCODE_BUFFER];
 800309e:	f104 070b 	add.w	r7, r4, #11
					temp.B.ch[3] = HGCodeBuffer[(index + 10) % MAX_HGCODE_BUFFER];
 80030a2:	5c51      	ldrb	r1, [r2, r1]
 80030a4:	f88d 100b 	strb.w	r1, [sp, #11]
					temp.C.ch[0] = HGCodeBuffer[(index + 11) % MAX_HGCODE_BUFFER];
 80030a8:	fb97 f1f3 	sdiv	r1, r7, r3
 80030ac:	fb03 7111 	mls	r1, r3, r1, r7
					temp.C.ch[1] = HGCodeBuffer[(index + 12) % MAX_HGCODE_BUFFER];
 80030b0:	f104 070c 	add.w	r7, r4, #12
					temp.C.ch[0] = HGCodeBuffer[(index + 11) % MAX_HGCODE_BUFFER];
 80030b4:	5c51      	ldrb	r1, [r2, r1]
 80030b6:	f88d 100c 	strb.w	r1, [sp, #12]
					temp.C.ch[1] = HGCodeBuffer[(index + 12) % MAX_HGCODE_BUFFER];
 80030ba:	fb97 f1f3 	sdiv	r1, r7, r3
 80030be:	fb03 7111 	mls	r1, r3, r1, r7
					temp.C.ch[2] = HGCodeBuffer[(index + 13) % MAX_HGCODE_BUFFER];
 80030c2:	f104 070d 	add.w	r7, r4, #13
					temp.C.ch[1] = HGCodeBuffer[(index + 12) % MAX_HGCODE_BUFFER];
 80030c6:	5c51      	ldrb	r1, [r2, r1]
 80030c8:	f88d 100d 	strb.w	r1, [sp, #13]
					temp.C.ch[2] = HGCodeBuffer[(index + 13) % MAX_HGCODE_BUFFER];
 80030cc:	fb97 f1f3 	sdiv	r1, r7, r3
 80030d0:	fb03 7111 	mls	r1, r3, r1, r7
					temp.C.ch[3] = HGCodeBuffer[(index + 14) % MAX_HGCODE_BUFFER];
 80030d4:	f104 070e 	add.w	r7, r4, #14
					temp.C.ch[2] = HGCodeBuffer[(index + 13) % MAX_HGCODE_BUFFER];
 80030d8:	5c51      	ldrb	r1, [r2, r1]
 80030da:	f88d 100e 	strb.w	r1, [sp, #14]
					temp.C.ch[3] = HGCodeBuffer[(index + 14) % MAX_HGCODE_BUFFER];
 80030de:	fb97 f1f3 	sdiv	r1, r7, r3
 80030e2:	fb03 7111 	mls	r1, r3, r1, r7
					temp.M.ch[0] = HGCodeBuffer[(index + 15) % MAX_HGCODE_BUFFER];
 80030e6:	f104 070f 	add.w	r7, r4, #15
					temp.C.ch[3] = HGCodeBuffer[(index + 14) % MAX_HGCODE_BUFFER];
 80030ea:	5c51      	ldrb	r1, [r2, r1]
 80030ec:	f88d 100f 	strb.w	r1, [sp, #15]
					temp.M.ch[0] = HGCodeBuffer[(index + 15) % MAX_HGCODE_BUFFER];
 80030f0:	fb97 f1f3 	sdiv	r1, r7, r3
 80030f4:	fb03 7111 	mls	r1, r3, r1, r7
					temp.M.ch[1] = HGCodeBuffer[(index + 16) % MAX_HGCODE_BUFFER];
 80030f8:	f104 0710 	add.w	r7, r4, #16
					temp.M.ch[0] = HGCodeBuffer[(index + 15) % MAX_HGCODE_BUFFER];
 80030fc:	5c51      	ldrb	r1, [r2, r1]
 80030fe:	f88d 1010 	strb.w	r1, [sp, #16]
					temp.M.ch[1] = HGCodeBuffer[(index + 16) % MAX_HGCODE_BUFFER];
 8003102:	fb97 f1f3 	sdiv	r1, r7, r3
 8003106:	fb03 7111 	mls	r1, r3, r1, r7
					temp.M.ch[2] = HGCodeBuffer[(index + 17) % MAX_HGCODE_BUFFER];
 800310a:	f104 0711 	add.w	r7, r4, #17
					temp.M.ch[1] = HGCodeBuffer[(index + 16) % MAX_HGCODE_BUFFER];
 800310e:	5c51      	ldrb	r1, [r2, r1]
 8003110:	f88d 1011 	strb.w	r1, [sp, #17]
					temp.M.ch[2] = HGCodeBuffer[(index + 17) % MAX_HGCODE_BUFFER];
 8003114:	fb97 f1f3 	sdiv	r1, r7, r3
 8003118:	fb03 7111 	mls	r1, r3, r1, r7
					temp.M.ch[3] = HGCodeBuffer[(index + 18) % MAX_HGCODE_BUFFER];
 800311c:	f104 0712 	add.w	r7, r4, #18
					temp.M.ch[2] = HGCodeBuffer[(index + 17) % MAX_HGCODE_BUFFER];
 8003120:	5c51      	ldrb	r1, [r2, r1]
 8003122:	f88d 1012 	strb.w	r1, [sp, #18]
					temp.M.ch[3] = HGCodeBuffer[(index + 18) % MAX_HGCODE_BUFFER];
 8003126:	fb97 f1f3 	sdiv	r1, r7, r3
 800312a:	fb03 7111 	mls	r1, r3, r1, r7
					temp.P.ch[0] = HGCodeBuffer[(index + 19) % MAX_HGCODE_BUFFER];
 800312e:	f104 0713 	add.w	r7, r4, #19
					temp.M.ch[3] = HGCodeBuffer[(index + 18) % MAX_HGCODE_BUFFER];
 8003132:	5c51      	ldrb	r1, [r2, r1]
 8003134:	f88d 1013 	strb.w	r1, [sp, #19]
					temp.P.ch[0] = HGCodeBuffer[(index + 19) % MAX_HGCODE_BUFFER];
 8003138:	fb97 f1f3 	sdiv	r1, r7, r3
 800313c:	fb03 7111 	mls	r1, r3, r1, r7
					temp.P.ch[1] = HGCodeBuffer[(index + 20) % MAX_HGCODE_BUFFER];
 8003140:	f104 0714 	add.w	r7, r4, #20
					temp.P.ch[0] = HGCodeBuffer[(index + 19) % MAX_HGCODE_BUFFER];
 8003144:	5c51      	ldrb	r1, [r2, r1]
 8003146:	f88d 1014 	strb.w	r1, [sp, #20]
					temp.P.ch[1] = HGCodeBuffer[(index + 20) % MAX_HGCODE_BUFFER];
 800314a:	fb97 f1f3 	sdiv	r1, r7, r3
 800314e:	fb03 7111 	mls	r1, r3, r1, r7
					temp.P.ch[2] = HGCodeBuffer[(index + 21) % MAX_HGCODE_BUFFER];
 8003152:	f104 0715 	add.w	r7, r4, #21
					temp.P.ch[1] = HGCodeBuffer[(index + 20) % MAX_HGCODE_BUFFER];
 8003156:	5c51      	ldrb	r1, [r2, r1]
 8003158:	f88d 1015 	strb.w	r1, [sp, #21]
					temp.P.ch[2] = HGCodeBuffer[(index + 21) % MAX_HGCODE_BUFFER];
 800315c:	fb97 f1f3 	sdiv	r1, r7, r3
 8003160:	fb03 7111 	mls	r1, r3, r1, r7
					temp.P.ch[3] = HGCodeBuffer[(index + 22) % MAX_HGCODE_BUFFER];
 8003164:	f104 0716 	add.w	r7, r4, #22
					temp.P.ch[2] = HGCodeBuffer[(index + 21) % MAX_HGCODE_BUFFER];
 8003168:	5c51      	ldrb	r1, [r2, r1]
 800316a:	f88d 1016 	strb.w	r1, [sp, #22]
					temp.P.ch[3] = HGCodeBuffer[(index + 22) % MAX_HGCODE_BUFFER];
 800316e:	fb97 f1f3 	sdiv	r1, r7, r3
 8003172:	fb03 7311 	mls	r3, r3, r1, r7
}
void HGCodePutSubCommand(int32_t data, uint8_t flag){

	switch(flag){
	case HGCODE_A:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.A = data;
 8003176:	9901      	ldr	r1, [sp, #4]
					temp.P.ch[3] = HGCodeBuffer[(index + 22) % MAX_HGCODE_BUFFER];
 8003178:	5cd3      	ldrb	r3, [r2, r3]
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeCommand.G = data;
 800317a:	f896 2249 	ldrb.w	r2, [r6, #585]	; 0x249
					temp.P.ch[3] = HGCodeBuffer[(index + 22) % MAX_HGCODE_BUFFER];
 800317e:	f88d 3017 	strb.w	r3, [sp, #23]
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeCommand.G = data;
 8003182:	231c      	movs	r3, #28
 8003184:	fb03 6302 	mla	r3, r3, r2, r6
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.A = data;
 8003188:	61d9      	str	r1, [r3, #28]
		break;
	case HGCODE_B:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.B = data;
 800318a:	9902      	ldr	r1, [sp, #8]
 800318c:	6219      	str	r1, [r3, #32]
		break;
	case HGCODE_C:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.C = data;
 800318e:	9903      	ldr	r1, [sp, #12]
 8003190:	6259      	str	r1, [r3, #36]	; 0x24
		break;
	case HGCODE_P:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.P = data;
		break;
	case HGCODE_M:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.M = data;
 8003192:	9904      	ldr	r1, [sp, #16]
 8003194:	6319      	str	r1, [r3, #48]	; 0x30
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.P = data;
 8003196:	9905      	ldr	r1, [sp, #20]
 8003198:	6299      	str	r1, [r3, #40]	; 0x28
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeCommand.G = data;
 800319a:	831d      	strh	r5, [r3, #24]
					HGCodeControl.dataFront = (HGCodeControl.dataFront + 1) % MAX_COMMAND;
 800319c:	2114      	movs	r1, #20
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeCommand.H = data;
 800319e:	8358      	strh	r0, [r3, #26]
					HGCodeControl.dataFront = (HGCodeControl.dataFront + 1) % MAX_COMMAND;
 80031a0:	1c53      	adds	r3, r2, #1
 80031a2:	fb93 f2f1 	sdiv	r2, r3, r1
 80031a6:	fb01 3312 	mls	r3, r1, r2, r3
 80031aa:	f886 3249 	strb.w	r3, [r6, #585]	; 0x249
					HGCodeControl.commandCount++;
 80031ae:	f896 3248 	ldrb.w	r3, [r6, #584]	; 0x248
 80031b2:	3301      	adds	r3, #1
 80031b4:	f886 3248 	strb.w	r3, [r6, #584]	; 0x248
					break;
 80031b8:	e716      	b.n	8002fe8 <HGCodeDecodeCommand+0x90>
		for(int i = receiveDataSize; i > 0; i--,index = (index + 1) % MAX_HGCODE_BUFFER){
 80031ba:	3401      	adds	r4, #1
 80031bc:	3d01      	subs	r5, #1
 80031be:	fb94 f1f3 	sdiv	r1, r4, r3
 80031c2:	fb03 4411 	mls	r4, r3, r1, r4
 80031c6:	e6dd      	b.n	8002f84 <HGCodeDecodeCommand+0x2c>
 80031c8:	200002a0 	.word	0x200002a0
 80031cc:	200000ac 	.word	0x200000ac
 80031d0:	08005022 	.word	0x08005022
 80031d4:	200008c0 	.word	0x200008c0

080031d8 <HGCodeGetCommandData>:
HGCodeDataControl_t* HGCodeGetCommandData(void){
 80031d8:	b530      	push	{r4, r5, lr}
	uint8_t rear = HGCodeControl.dataRear;
 80031da:	4b0e      	ldr	r3, [pc, #56]	; (8003214 <HGCodeGetCommandData+0x3c>)
 80031dc:	f893 224a 	ldrb.w	r2, [r3, #586]	; 0x24a
	if(rear == HGCodeControl.dataFront)
 80031e0:	f893 1249 	ldrb.w	r1, [r3, #585]	; 0x249
 80031e4:	4291      	cmp	r1, r2
 80031e6:	d012      	beq.n	800320e <HGCodeGetCommandData+0x36>
	if(HGCodeControl.commandCount == 0)
 80031e8:	f893 0248 	ldrb.w	r0, [r3, #584]	; 0x248
 80031ec:	b180      	cbz	r0, 8003210 <HGCodeGetCommandData+0x38>
	HGCodeControl.dataRear = (HGCodeControl.dataRear + 1) % MAX_COMMAND;
 80031ee:	1c55      	adds	r5, r2, #1
 80031f0:	2414      	movs	r4, #20
	HGCodeControl.commandCount -= 1;
 80031f2:	3801      	subs	r0, #1
	HGCodeControl.dataRear = (HGCodeControl.dataRear + 1) % MAX_COMMAND;
 80031f4:	fb95 f1f4 	sdiv	r1, r5, r4
	HGCodeControl.commandCount -= 1;
 80031f8:	f883 0248 	strb.w	r0, [r3, #584]	; 0x248
	HGCodeControl.dataRear = (HGCodeControl.dataRear + 1) % MAX_COMMAND;
 80031fc:	fb04 5111 	mls	r1, r4, r1, r5
	return &HGCodeControl.HGCodeDataControl[rear];
 8003200:	201c      	movs	r0, #28
 8003202:	fb00 3002 	mla	r0, r0, r2, r3
	HGCodeControl.dataRear = (HGCodeControl.dataRear + 1) % MAX_COMMAND;
 8003206:	f883 124a 	strb.w	r1, [r3, #586]	; 0x24a
	return &HGCodeControl.HGCodeDataControl[rear];
 800320a:	3018      	adds	r0, #24
 800320c:	bd30      	pop	{r4, r5, pc}
		return 0;
 800320e:	2000      	movs	r0, #0
}
 8003210:	bd30      	pop	{r4, r5, pc}
 8003212:	bf00      	nop
 8003214:	200002a0 	.word	0x200002a0

08003218 <DecodeTimerInterruptHandler>:
	case HGCODE_CHECKSUM:
		HGCodeControl.HGCodeDataControl[HGCodeControl.dataFront].HGCodeParameter.checkSum = data;
		break;
	}
}
void DecodeTimerInterruptHandler(void){
 8003218:	b508      	push	{r3, lr}
	if(HGCodeCheckCommandBuffer() == 1){
 800321a:	f7ff fe85 	bl	8002f28 <HGCodeCheckCommandBuffer>
 800321e:	2801      	cmp	r0, #1
 8003220:	d103      	bne.n	800322a <DecodeTimerInterruptHandler+0x12>
		HGCodeDecodeCommand();
	}
}
 8003222:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HGCodeDecodeCommand();
 8003226:	f7ff be97 	b.w	8002f58 <HGCodeDecodeCommand>
 800322a:	bd08      	pop	{r3, pc}

0800322c <STMotorInitHandler>:
bool STMotorInitControl(void){
	//return A4988_ControlInit();
	return TRUE;
}

bool STMotorInitHandler(STMotorHandle_t* STMotorHandle, TIM_HandleTypeDef* Handle, HAL_TIM_ActiveChannel channel,IRQn_Type IRQn){
 800322c:	b538      	push	{r3, r4, r5, lr}

	STMotorHandle->motorHandler.timHandle = Handle;
 800322e:	6041      	str	r1, [r0, #4]
	STMotorHandle->motorHandler.instance = Handle->Instance;
 8003230:	6809      	ldr	r1, [r1, #0]
 8003232:	6081      	str	r1, [r0, #8]
	STMotorHandle->motorHandler.timChaanel = channel;
	STMotorHandle->motorHandler.deviceNumber = deviceCount++;
 8003234:	490c      	ldr	r1, [pc, #48]	; (8003268 <STMotorInitHandler+0x3c>)
	STMotorHandle->motorHandler.timChaanel = channel;
 8003236:	7302      	strb	r2, [r0, #12]
	STMotorHandle->motorHandler.deviceNumber = deviceCount++;
 8003238:	780a      	ldrb	r2, [r1, #0]
 800323a:	1c55      	adds	r5, r2, #1
 800323c:	700d      	strb	r5, [r1, #0]
 800323e:	7002      	strb	r2, [r0, #0]
	STMotorHandle->motorHandler.isActivate = FALSE;
	STMotorHandle->motorHandler.timPrescaler = MOTOR_PRESCALER;
 8003240:	f240 31ff 	movw	r1, #1023	; 0x3ff
	STMotorHandle->motorHandler.isActivate = FALSE;
 8003244:	2200      	movs	r2, #0
 8003246:	7582      	strb	r2, [r0, #22]
	STMotorHandle->motorHandler.timPrescaler = MOTOR_PRESCALER;
 8003248:	6181      	str	r1, [r0, #24]
	STMotorHandle->motorHandler.IRQn = IRQn;
 800324a:	7343      	strb	r3, [r0, #13]
	STMotorHandle->motorHandler.port = MOTOR_END_GPIO_Port;
 800324c:	4b07      	ldr	r3, [pc, #28]	; (800326c <STMotorInitHandler+0x40>)
 800324e:	6103      	str	r3, [r0, #16]
	STMotorHandle->motorHandler.pin = MOTOR_END_Pin;
 8003250:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003254:	8283      	strh	r3, [r0, #20]

	endStopSignal = FALSE;
 8003256:	4b06      	ldr	r3, [pc, #24]	; (8003270 <STMotorInitHandler+0x44>)
 8003258:	701a      	strb	r2, [r3, #0]
//	HAL_NVIC_DisableIRQ(STMotorHandle->motorHandler.IRQn);
//	HAL_NVIC_EnableIRQ(STMotorHandle->motorHandler.IRQn);

	STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 800325a:	4b06      	ldr	r3, [pc, #24]	; (8003274 <STMotorInitHandler+0x48>)
 800325c:	2101      	movs	r1, #1
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	4798      	blx	r3
	return TRUE;
}
 8003262:	2001      	movs	r0, #1
 8003264:	bd38      	pop	{r3, r4, r5, pc}
 8003266:	bf00      	nop
 8003268:	200004ec 	.word	0x200004ec
 800326c:	40020800 	.word	0x40020800
 8003270:	200004ed 	.word	0x200004ed
 8003274:	20000008 	.word	0x20000008

08003278 <STMotorInitParam>:

bool STMotorInitParam(STMotorHandle_t* STMotorHandle, uint32_t accel,uint32_t decel,uint32_t maxSpeed,uint32_t minSpeed){
 8003278:	b510      	push	{r4, lr}
 800327a:	9c02      	ldr	r4, [sp, #8]

	STMotorHandle->motorParam.accel = (accel) ? accel : MOTOR_ACCEL;
 800327c:	62c1      	str	r1, [r0, #44]	; 0x2c
	STMotorHandle->motorParam.accel_2 = (accel) ? accel : MOTOR_ACCEL;
	STMotorHandle->motorParam.decel = (decel) ? decel : MOTOR_DECEL;
	STMotorHandle->motorParam.decel_2 = (decel) ? decel : MOTOR_DECEL;
	STMotorHandle->motorParam.maxSpeed = (maxSpeed) ? maxSpeed : MOTOR_MAX_SPEED;
 800327e:	2b00      	cmp	r3, #0
 8003280:	bf08      	it	eq
 8003282:	2396      	moveq	r3, #150	; 0x96
	STMotorHandle->motorParam.minSpeed = (minSpeed) ? minSpeed : MOTOR_MIN_SPEED;
 8003284:	2c00      	cmp	r4, #0
	STMotorHandle->motorParam.accel_2 = (accel) ? accel : MOTOR_ACCEL;
 8003286:	6341      	str	r1, [r0, #52]	; 0x34
	STMotorHandle->motorParam.minSpeed = (minSpeed) ? minSpeed : MOTOR_MIN_SPEED;
 8003288:	bf08      	it	eq
 800328a:	2414      	moveq	r4, #20
	STMotorHandle->motorParam.decel = (decel) ? decel : MOTOR_DECEL;
 800328c:	6302      	str	r2, [r0, #48]	; 0x30
	STMotorHandle->motorParam.decel_2 = (decel) ? decel : MOTOR_DECEL;
 800328e:	6382      	str	r2, [r0, #56]	; 0x38
	STMotorHandle->motorParam.maxSpeed = (maxSpeed) ? maxSpeed : MOTOR_MAX_SPEED;
 8003290:	6403      	str	r3, [r0, #64]	; 0x40
	//STMotorHandle->motorParam.microStep = (microStep) ? microStep : MOTOR_MICRO_STEP;
	//STMotorHandle->motorParam.motorStep = (motorStep) ? motorStep : MOTOR_MOTOR_STEP;

	STMotorHandle->motorParam.curPosition = 0;
 8003292:	2300      	movs	r3, #0
	STMotorHandle->motorParam.minSpeed = (minSpeed) ? minSpeed : MOTOR_MIN_SPEED;
 8003294:	6444      	str	r4, [r0, #68]	; 0x44
	STMotorHandle->motorParam.curPosition = 0;
 8003296:	6203      	str	r3, [r0, #32]
	STMotorHandle->motorParam.direction = DIR_UNKNOWN;
 8003298:	2302      	movs	r3, #2
 800329a:	7703      	strb	r3, [r0, #28]
	STMotorHandle->motorParam.state = STATE_STOP;
 800329c:	2303      	movs	r3, #3
 800329e:	7743      	strb	r3, [r0, #29]

	return TRUE;
}
 80032a0:	2001      	movs	r0, #1
 80032a2:	bd10      	pop	{r4, pc}

080032a4 <STMotorSetMaxSpeed>:
uint16_t STMotorSetDeviceNum(STMotorHandle_t* STMotorHandle,uint16_t deviceNum){
	return STMotorHandle->motorHandler.deviceNumber = deviceNum;
}
uint32_t STMotorSetMaxSpeed(STMotorHandle_t* STMotorHandle, uint32_t maxSpeed,uint8_t mode){
	if(mode)
		STMotorHandle->motorParam.maxSpeed = maxSpeed;
 80032a4:	6401      	str	r1, [r0, #64]	; 0x40
	else
		STMotorHandle->motorParam.maxSpeed = maxSpeed;
	return maxSpeed;
//	return STMotorHandle->motorParam.maxSpeed = maxSpeed;
}
 80032a6:	4608      	mov	r0, r1
 80032a8:	4770      	bx	lr

080032aa <STMotorSetMinSpeed>:
uint32_t STMotorSetMinSpeed(STMotorHandle_t* STMotorHandle, uint32_t minSpeed,uint8_t mode){
	if(mode)
		STMotorHandle->motorParam.minSpeed = minSpeed;
 80032aa:	6441      	str	r1, [r0, #68]	; 0x44
	else
		STMotorHandle->motorParam.minSpeed = minSpeed;
	return minSpeed;//	return STMotorHandle->motorParam.minSpeed = minSpeed;
}
 80032ac:	4608      	mov	r0, r1
 80032ae:	4770      	bx	lr

080032b0 <STMotorSetAccelSpeed>:
uint32_t STMotorSetAccelSpeed(STMotorHandle_t* STMotorHandle, uint32_t accel,uint8_t mode){
	if(mode)
 80032b0:	b112      	cbz	r2, 80032b8 <STMotorSetAccelSpeed+0x8>
		STMotorHandle->motorParam.accel_2 = accel;
 80032b2:	6341      	str	r1, [r0, #52]	; 0x34
	else
		STMotorHandle->motorParam.accel = accel;
	return accel;//	return STMotorHandle->motorParam.accel = accel;
}
 80032b4:	4608      	mov	r0, r1
 80032b6:	4770      	bx	lr
		STMotorHandle->motorParam.accel = accel;
 80032b8:	62c1      	str	r1, [r0, #44]	; 0x2c
 80032ba:	e7fb      	b.n	80032b4 <STMotorSetAccelSpeed+0x4>

080032bc <STMotorSetDecelSpeed>:
uint32_t STMotorSetDecelSpeed(STMotorHandle_t* STMotorHandle, uint32_t decel,uint8_t mode){
	if(mode)
 80032bc:	b112      	cbz	r2, 80032c4 <STMotorSetDecelSpeed+0x8>
		STMotorHandle->motorParam.decel_2 = decel;
 80032be:	6381      	str	r1, [r0, #56]	; 0x38
	else
		STMotorHandle->motorParam.decel = decel;
	return decel;//	return STMotorHandle->motorParam.decel = decel;
}
 80032c0:	4608      	mov	r0, r1
 80032c2:	4770      	bx	lr
		STMotorHandle->motorParam.decel = decel;
 80032c4:	6301      	str	r1, [r0, #48]	; 0x30
 80032c6:	e7fb      	b.n	80032c0 <STMotorSetDecelSpeed+0x4>

080032c8 <STMotorCalcAccelSpeed>:

	uint32_t minSpeed = STMotorHandle->motorParam.minSpeed;
	uint32_t maxSpeed = STMotorHandle->motorParam.maxSpeed;
	uint32_t acc = 0;
	uint32_t dec = 0;
	if(mode == 1){
 80032c8:	2a01      	cmp	r2, #1
uint32_t STMotorCalcAccelSpeed(STMotorHandle_t* STMotorHandle,uint32_t nStep,uint8_t mode){
 80032ca:	b570      	push	{r4, r5, r6, lr}
	uint32_t minSpeed = STMotorHandle->motorParam.minSpeed;
 80032cc:	6c44      	ldr	r4, [r0, #68]	; 0x44
	uint32_t maxSpeed = STMotorHandle->motorParam.maxSpeed;
 80032ce:	6c03      	ldr	r3, [r0, #64]	; 0x40
	if(mode == 1){
 80032d0:	d11a      	bne.n	8003308 <STMotorCalcAccelSpeed+0x40>
		acc = STMotorHandle->motorParam.accel_2;
 80032d2:	6b45      	ldr	r5, [r0, #52]	; 0x34
		dec = STMotorHandle->motorParam.decel_2;
 80032d4:	6b86      	ldr	r6, [r0, #56]	; 0x38
	}else if(mode == 0){
		acc = STMotorHandle->motorParam.accel;
		dec = STMotorHandle->motorParam.decel;
	}

	STMotorHandle->motorParam.mode = mode;
 80032d6:	63c2      	str	r2, [r0, #60]	; 0x3c

	accSteps = (maxSpeed - minSpeed) * (maxSpeed + minSpeed);
 80032d8:	1b1a      	subs	r2, r3, r4
 80032da:	4423      	add	r3, r4
 80032dc:	4353      	muls	r3, r2
	decSteps = accSteps;
	accSteps /= acc;
 80032de:	fbb3 f2f5 	udiv	r2, r3, r5
	accSteps /= 2;

	decSteps /= dec;
 80032e2:	fbb3 f3f6 	udiv	r3, r3, r6
	accSteps /= 2;
 80032e6:	0852      	lsrs	r2, r2, #1
	decSteps /= 2;
 80032e8:	085b      	lsrs	r3, r3, #1

	if((accSteps + decSteps) > nStep){
 80032ea:	18d4      	adds	r4, r2, r3
 80032ec:	428c      	cmp	r4, r1
 80032ee:	d912      	bls.n	8003316 <STMotorCalcAccelSpeed+0x4e>

		decSteps = (dec * nStep) / (acc + dec);
 80032f0:	4371      	muls	r1, r6
 80032f2:	19ab      	adds	r3, r5, r6
 80032f4:	fbb1 f3f3 	udiv	r3, r1, r3

		if(decSteps > 1){
 80032f8:	2b01      	cmp	r3, #1
			accSteps = decSteps - 1;
 80032fa:	bf8c      	ite	hi
 80032fc:	f103 32ff 	addhi.w	r2, r3, #4294967295
			if(accSteps == 0){
				accSteps = 1;
			}
		}else{
			accSteps = 0;
 8003300:	2200      	movls	r2, #0
		}
		STMotorHandle->motorParam.endAccel = accSteps;
 8003302:	64c2      	str	r2, [r0, #76]	; 0x4c
	}else if(accSteps + decSteps == 0 ){
		STMotorHandle->motorParam.endAccel = 0;
		STMotorHandle->motorParam.startDecel = nStep + 5;
	}else{
		STMotorHandle->motorParam.endAccel = accSteps;
		STMotorHandle->motorParam.startDecel = nStep - decSteps - 1;
 8003304:	6503      	str	r3, [r0, #80]	; 0x50
 8003306:	e00a      	b.n	800331e <STMotorCalcAccelSpeed+0x56>
	}else if(mode == 0){
 8003308:	b912      	cbnz	r2, 8003310 <STMotorCalcAccelSpeed+0x48>
		acc = STMotorHandle->motorParam.accel;
 800330a:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
		dec = STMotorHandle->motorParam.decel;
 800330c:	6b06      	ldr	r6, [r0, #48]	; 0x30
 800330e:	e7e2      	b.n	80032d6 <STMotorCalcAccelSpeed+0xe>
	uint32_t dec = 0;
 8003310:	2600      	movs	r6, #0
	uint32_t acc = 0;
 8003312:	4635      	mov	r5, r6
 8003314:	e7df      	b.n	80032d6 <STMotorCalcAccelSpeed+0xe>
	}else if(accSteps + decSteps == 0 ){
 8003316:	b924      	cbnz	r4, 8003322 <STMotorCalcAccelSpeed+0x5a>
		STMotorHandle->motorParam.startDecel = nStep + 5;
 8003318:	3105      	adds	r1, #5
		STMotorHandle->motorParam.endAccel = 0;
 800331a:	64c4      	str	r4, [r0, #76]	; 0x4c
		STMotorHandle->motorParam.startDecel = nStep + 5;
 800331c:	6501      	str	r1, [r0, #80]	; 0x50
	}
	return 0;
}
 800331e:	2000      	movs	r0, #0
 8003320:	bd70      	pop	{r4, r5, r6, pc}
		STMotorHandle->motorParam.startDecel = nStep - decSteps - 1;
 8003322:	3901      	subs	r1, #1
		STMotorHandle->motorParam.endAccel = accSteps;
 8003324:	64c2      	str	r2, [r0, #76]	; 0x4c
		STMotorHandle->motorParam.startDecel = nStep - decSteps - 1;
 8003326:	1acb      	subs	r3, r1, r3
 8003328:	e7ec      	b.n	8003304 <STMotorCalcAccelSpeed+0x3c>
	...

0800332c <STMotorSetFreq>:

uint32_t STMotorSetFreq(STMotorHandle_t* STMotorHandle,uint32_t freq){
 800332c:	b538      	push	{r3, r4, r5, lr}
 800332e:	4605      	mov	r5, r0
 8003330:	460c      	mov	r4, r1
	uint32_t sysFreq = HAL_RCC_GetSysClockFreq();
 8003332:	f7fe f9b3 	bl	800169c <HAL_RCC_GetSysClockFreq>
	uint32_t period = (sysFreq/ (STMotorHandle->motorHandler.timPrescaler * (uint32_t)freq)) - 1;
 8003336:	69a9      	ldr	r1, [r5, #24]

	STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 8003338:	4b14      	ldr	r3, [pc, #80]	; (800338c <STMotorSetFreq+0x60>)
	uint32_t period = (sysFreq/ (STMotorHandle->motorHandler.timPrescaler * (uint32_t)freq)) - 1;
 800333a:	434c      	muls	r4, r1
	STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 800333c:	685b      	ldr	r3, [r3, #4]
	uint32_t period = (sysFreq/ (STMotorHandle->motorHandler.timPrescaler * (uint32_t)freq)) - 1;
 800333e:	fbb0 f4f4 	udiv	r4, r0, r4
	STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 8003342:	2101      	movs	r1, #1
 8003344:	4628      	mov	r0, r5
 8003346:	4798      	blx	r3
	__HAL_TIM_SET_AUTORELOAD(STMotorHandle->motorHandler.timHandle, period);
 8003348:	686b      	ldr	r3, [r5, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
	uint32_t period = (sysFreq/ (STMotorHandle->motorHandler.timPrescaler * (uint32_t)freq)) - 1;
 800334c:	3c01      	subs	r4, #1
	__HAL_TIM_SET_AUTORELOAD(STMotorHandle->motorHandler.timHandle, period);
 800334e:	62dc      	str	r4, [r3, #44]	; 0x2c
 8003350:	686b      	ldr	r3, [r5, #4]
 8003352:	60dc      	str	r4, [r3, #12]
	__HAL_TIM_SET_COMPARE(STMotorHandle->motorHandler.timHandle, STMotorHandle->motorHandler.timChaanel, period >> 1);
 8003354:	7b2b      	ldrb	r3, [r5, #12]
 8003356:	0864      	lsrs	r4, r4, #1
 8003358:	b943      	cbnz	r3, 800336c <STMotorSetFreq+0x40>
 800335a:	686b      	ldr	r3, [r5, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	635c      	str	r4, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start_IT(STMotorHandle->motorHandler.timHandle, STMotorHandle->motorHandler.timChaanel);
 8003360:	6868      	ldr	r0, [r5, #4]
 8003362:	7b29      	ldrb	r1, [r5, #12]
 8003364:	f7fe fefa 	bl	800215c <HAL_TIM_PWM_Start_IT>

	return 0;
}
 8003368:	2000      	movs	r0, #0
 800336a:	bd38      	pop	{r3, r4, r5, pc}
	__HAL_TIM_SET_COMPARE(STMotorHandle->motorHandler.timHandle, STMotorHandle->motorHandler.timChaanel, period >> 1);
 800336c:	7b2b      	ldrb	r3, [r5, #12]
 800336e:	2b04      	cmp	r3, #4
 8003370:	d103      	bne.n	800337a <STMotorSetFreq+0x4e>
 8003372:	686b      	ldr	r3, [r5, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	639c      	str	r4, [r3, #56]	; 0x38
 8003378:	e7f2      	b.n	8003360 <STMotorSetFreq+0x34>
 800337a:	7b2b      	ldrb	r3, [r5, #12]
 800337c:	2b08      	cmp	r3, #8
 800337e:	686b      	ldr	r3, [r5, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	bf0c      	ite	eq
 8003384:	63dc      	streq	r4, [r3, #60]	; 0x3c
 8003386:	641c      	strne	r4, [r3, #64]	; 0x40
 8003388:	e7ea      	b.n	8003360 <STMotorSetFreq+0x34>
 800338a:	bf00      	nop
 800338c:	20000008 	.word	0x20000008

08003390 <STMotorStopFreq>:

uint32_t STMotorStopFreq(STMotorHandle_t* STMotorHandle){
 8003390:	b510      	push	{r4, lr}
 8003392:	4604      	mov	r4, r0
	HAL_TIM_PWM_Stop_IT(STMotorHandle->motorHandler.timHandle,STMotorHandle->motorHandler.timChaanel);
 8003394:	6840      	ldr	r0, [r0, #4]
 8003396:	7b21      	ldrb	r1, [r4, #12]
 8003398:	f7fe ff20 	bl	80021dc <HAL_TIM_PWM_Stop_IT>

	STMotorDeviceControl.FinishCallBack(STMotorHandle);
 800339c:	4b02      	ldr	r3, [pc, #8]	; (80033a8 <STMotorStopFreq+0x18>)
 800339e:	4620      	mov	r0, r4
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	4798      	blx	r3
	return 0;
}
 80033a4:	2000      	movs	r0, #0
 80033a6:	bd10      	pop	{r4, pc}
 80033a8:	20000008 	.word	0x20000008

080033ac <STMotorMoveStart>:
	}else{
		return 1;
	}
}

uint32_t STMotorMoveStart(STMotorHandle_t* STMotorHandle){
 80033ac:	b508      	push	{r3, lr}

	STMotorHandle->motorParam.accu = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	6543      	str	r3, [r0, #84]	; 0x54
	STMotorHandle->motorParam.nStep = 0;
 80033b2:	6243      	str	r3, [r0, #36]	; 0x24

	if(STMotorHandle->motorParam.endAccel != 0){
 80033b4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80033b6:	b16a      	cbz	r2, 80033d4 <STMotorMoveStart+0x28>
		STMotorHandle->motorParam.state = STATE_ACCEL;
	}else{
		STMotorHandle->motorParam.state = STATE_STAND;
 80033b8:	7743      	strb	r3, [r0, #29]
	}
	if(STMotorHandle->motorParam.minSpeed > STMotorHandle->motorParam.maxSpeed)
 80033ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80033bc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80033be:	429a      	cmp	r2, r3
		STMotorHandle->motorParam.minSpeed = STMotorHandle->motorParam.maxSpeed;
 80033c0:	bf84      	itt	hi
 80033c2:	6c03      	ldrhi	r3, [r0, #64]	; 0x40
 80033c4:	6443      	strhi	r3, [r0, #68]	; 0x44

	STMotorHandle->motorParam.curSpeed = STMotorHandle->motorParam.minSpeed;
 80033c6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80033c8:	6483      	str	r3, [r0, #72]	; 0x48
	STMotorSetFreq(STMotorHandle,STMotorHandle->motorParam.minSpeed);
 80033ca:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80033cc:	f7ff ffae 	bl	800332c <STMotorSetFreq>

	return 0;
}
 80033d0:	2000      	movs	r0, #0
 80033d2:	bd08      	pop	{r3, pc}
		STMotorHandle->motorParam.state = STATE_STAND;
 80033d4:	2302      	movs	r3, #2
 80033d6:	e7ef      	b.n	80033b8 <STMotorMoveStart+0xc>

080033d8 <STMotorGoStep>:
uint32_t STMotorGoStep(STMotorHandle_t* STMotorHandle,int32_t step,uint8_t mode){
 80033d8:	b570      	push	{r4, r5, r6, lr}
 80033da:	4616      	mov	r6, r2
	if(STMotorHandle->motorHandler.isActivate == FALSE){
 80033dc:	7d82      	ldrb	r2, [r0, #22]
uint32_t STMotorGoStep(STMotorHandle_t* STMotorHandle,int32_t step,uint8_t mode){
 80033de:	4604      	mov	r4, r0
	if(STMotorHandle->motorHandler.isActivate == FALSE){
 80033e0:	f002 05ff 	and.w	r5, r2, #255	; 0xff
 80033e4:	2301      	movs	r3, #1
 80033e6:	b91a      	cbnz	r2, 80033f0 <STMotorGoStep+0x18>
		if(step == 0){
 80033e8:	2900      	cmp	r1, #0
		STMotorHandle->motorHandler.isActivate = TRUE;
 80033ea:	7583      	strb	r3, [r0, #22]
		if(step == 0){
 80033ec:	d102      	bne.n	80033f4 <STMotorGoStep+0x1c>
			STMotorHandle->motorHandler.isActivate = FALSE;
 80033ee:	7581      	strb	r1, [r0, #22]
		return 1;
 80033f0:	4618      	mov	r0, r3
}
 80033f2:	bd70      	pop	{r4, r5, r6, pc}
 80033f4:	4a0c      	ldr	r2, [pc, #48]	; (8003428 <STMotorGoStep+0x50>)
		}else if(step < 0) {
 80033f6:	da0f      	bge.n	8003418 <STMotorGoStep+0x40>
			STMotorHandle->motorParam.targetStep = (-step) - 1;
 80033f8:	43c9      	mvns	r1, r1
 80033fa:	6281      	str	r1, [r0, #40]	; 0x28
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_BACKWORD);
 80033fc:	6813      	ldr	r3, [r2, #0]
			STMotorHandle->motorParam.direction = DIR_BACKWORD;
 80033fe:	7705      	strb	r5, [r0, #28]
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_BACKWORD);
 8003400:	4629      	mov	r1, r5
 8003402:	4798      	blx	r3
		STMotorCalcAccelSpeed(STMotorHandle,STMotorHandle->motorParam.targetStep,mode);
 8003404:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003406:	4632      	mov	r2, r6
 8003408:	4620      	mov	r0, r4
 800340a:	f7ff ff5d 	bl	80032c8 <STMotorCalcAccelSpeed>
		STMotorMoveStart(STMotorHandle);
 800340e:	4620      	mov	r0, r4
 8003410:	f7ff ffcc 	bl	80033ac <STMotorMoveStart>
 8003414:	2000      	movs	r0, #0
 8003416:	bd70      	pop	{r4, r5, r6, pc}
			STMotorHandle->motorParam.targetStep = step - 1;
 8003418:	3901      	subs	r1, #1
 800341a:	6281      	str	r1, [r0, #40]	; 0x28
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_FORWORD);
 800341c:	6812      	ldr	r2, [r2, #0]
			STMotorHandle->motorParam.direction = DIR_FORWORD;
 800341e:	7703      	strb	r3, [r0, #28]
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_FORWORD);
 8003420:	4619      	mov	r1, r3
 8003422:	4790      	blx	r2
 8003424:	e7ee      	b.n	8003404 <STMotorGoStep+0x2c>
 8003426:	bf00      	nop
 8003428:	20000008 	.word	0x20000008

0800342c <STMotorGoSpeed>:

uint32_t STMotorGoSpeed(STMotorHandle_t* STMotorHandle,int32_t speed,uint16_t timeOut){
 800342c:	b570      	push	{r4, r5, r6, lr}

	if(STMotorHandle->motorHandler.isActivate == FALSE){
 800342e:	7d83      	ldrb	r3, [r0, #22]
uint32_t STMotorGoSpeed(STMotorHandle_t* STMotorHandle,int32_t speed,uint16_t timeOut){
 8003430:	460e      	mov	r6, r1
 8003432:	4605      	mov	r5, r0
	if(STMotorHandle->motorHandler.isActivate == FALSE){
 8003434:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003438:	2401      	movs	r4, #1
 800343a:	b9cb      	cbnz	r3, 8003470 <STMotorGoSpeed+0x44>
		STMotorHandle->motorHandler.isActivate = TRUE;
		if(speed == 0){
 800343c:	2e00      	cmp	r6, #0
		STMotorHandle->motorHandler.isActivate = TRUE;
 800343e:	7584      	strb	r4, [r0, #22]
		if(speed == 0){
 8003440:	d102      	bne.n	8003448 <STMotorGoSpeed+0x1c>
			STMotorHandle->motorHandler.isActivate = FALSE;
 8003442:	7586      	strb	r6, [r0, #22]
			return 0;
 8003444:	4630      	mov	r0, r6
 8003446:	bd70      	pop	{r4, r5, r6, pc}
 8003448:	4b0a      	ldr	r3, [pc, #40]	; (8003474 <STMotorGoSpeed+0x48>)
		}else if(speed < 0) {
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_BACKWORD);
		}else{
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_FORWORD);
 800344a:	bfa8      	it	ge
 800344c:	4621      	movge	r1, r4
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_BACKWORD);
 800344e:	681b      	ldr	r3, [r3, #0]
			STMotorDeviceControl.SetDirectionGPIO(STMotorHandle,DIR_FORWORD);
 8003450:	4798      	blx	r3
		}
		STMotorHandle->motorParam.accu = 0;
 8003452:	2400      	movs	r4, #0
		STMotorHandle->motorParam.endAccel = 0;
		STMotorHandle->motorParam.startDecel = 0;
		STMotorHandle->motorParam.targetStep = 0;
		STMotorHandle->motorParam.nStep = 0;

		STMotorHandle->motorParam.state = STATE_INFINITE;
 8003454:	2306      	movs	r3, #6
		STMotorSetFreq(STMotorHandle,abs(speed));
 8003456:	ea86 71e6 	eor.w	r1, r6, r6, asr #31
		STMotorHandle->motorParam.accu = 0;
 800345a:	656c      	str	r4, [r5, #84]	; 0x54
		STMotorSetFreq(STMotorHandle,abs(speed));
 800345c:	eba1 71e6 	sub.w	r1, r1, r6, asr #31
		STMotorHandle->motorParam.endAccel = 0;
 8003460:	64ec      	str	r4, [r5, #76]	; 0x4c
		STMotorSetFreq(STMotorHandle,abs(speed));
 8003462:	4628      	mov	r0, r5
		STMotorHandle->motorParam.startDecel = 0;
 8003464:	652c      	str	r4, [r5, #80]	; 0x50
		STMotorHandle->motorParam.targetStep = 0;
 8003466:	62ac      	str	r4, [r5, #40]	; 0x28
		STMotorHandle->motorParam.nStep = 0;
 8003468:	626c      	str	r4, [r5, #36]	; 0x24
		STMotorHandle->motorParam.state = STATE_INFINITE;
 800346a:	776b      	strb	r3, [r5, #29]
		STMotorSetFreq(STMotorHandle,abs(speed));
 800346c:	f7ff ff5e 	bl	800332c <STMotorSetFreq>
		return 0;
	}else{
		return 1;
 8003470:	4620      	mov	r0, r4
	}

}
 8003472:	bd70      	pop	{r4, r5, r6, pc}
 8003474:	20000008 	.word	0x20000008

08003478 <STMotorAutoHome>:

uint32_t STMotorAutoHome(STMotorHandle_t* STMotorHandle,int32_t speed){
 8003478:	b570      	push	{r4, r5, r6, lr}
	if(STMotorHandle->motorHandler.isActivate == FALSE){
 800347a:	7d83      	ldrb	r3, [r0, #22]
uint32_t STMotorAutoHome(STMotorHandle_t* STMotorHandle,int32_t speed){
 800347c:	4604      	mov	r4, r0
 800347e:	460e      	mov	r6, r1
	if(STMotorHandle->motorHandler.isActivate == FALSE){
 8003480:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8003484:	bb4b      	cbnz	r3, 80034da <STMotorAutoHome+0x62>
		if(HAL_GPIO_ReadPin(STMotorHandle->motorHandler.port,STMotorHandle->motorHandler.pin)){
 8003486:	6900      	ldr	r0, [r0, #16]
 8003488:	8aa1      	ldrh	r1, [r4, #20]
 800348a:	b289      	uxth	r1, r1
 800348c:	f7fd fff8 	bl	8001480 <HAL_GPIO_ReadPin>
 8003490:	b1b8      	cbz	r0, 80034c2 <STMotorAutoHome+0x4a>
//			STMotorHandle->motorHandler.isActivate = FALSE;
			__HAL_GPIO_EXTI_CLEAR_IT(STMotorHandle->motorHandler.pin);
 8003492:	8aa3      	ldrh	r3, [r4, #20]
 8003494:	4a17      	ldr	r2, [pc, #92]	; (80034f4 <STMotorAutoHome+0x7c>)
 8003496:	b29b      	uxth	r3, r3
 8003498:	6153      	str	r3, [r2, #20]
//			HAL_NVIC_EnableIRQ(STMotorHandle->motorHandler.IRQn);
			endStopSignal = TRUE;
 800349a:	4b17      	ldr	r3, [pc, #92]	; (80034f8 <STMotorAutoHome+0x80>)
 800349c:	2201      	movs	r2, #1
 800349e:	701a      	strb	r2, [r3, #0]
			if(speed == 0){
 80034a0:	b966      	cbnz	r6, 80034bc <STMotorAutoHome+0x44>
				if(STMotorHandle->motorParam.minSpeed > STMotorHandle->motorParam.maxSpeed)
 80034a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80034a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034a6:	429a      	cmp	r2, r3
					STMotorHandle->motorParam.minSpeed = STMotorHandle->motorParam.maxSpeed;
 80034a8:	bf84      	itt	hi
 80034aa:	6c23      	ldrhi	r3, [r4, #64]	; 0x40
 80034ac:	6463      	strhi	r3, [r4, #68]	; 0x44

				STMotorGoSpeed(STMotorHandle,STMotorHandle->motorParam.minSpeed,0);
 80034ae:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80034b0:	2200      	movs	r2, #0
 80034b2:	4620      	mov	r0, r4
 80034b4:	f7ff ffba 	bl	800342c <STMotorGoSpeed>
			}else{
				STMotorGoSpeed(STMotorHandle,speed,0);
			}
			return 0;
 80034b8:	2000      	movs	r0, #0
 80034ba:	bd70      	pop	{r4, r5, r6, pc}
				STMotorGoSpeed(STMotorHandle,speed,0);
 80034bc:	462a      	mov	r2, r5
 80034be:	4631      	mov	r1, r6
 80034c0:	e7f7      	b.n	80034b2 <STMotorAutoHome+0x3a>
		}else{
			STMotorHandle->motorParam.state = STATE_STOP;
 80034c2:	2303      	movs	r3, #3
 80034c4:	7763      	strb	r3, [r4, #29]
			STMotorHandle->motorParam.nStep = 0;
			STMotorHandle->motorParam.targetStep = 0;
			STMotorHandle->motorHandler.isActivate = FALSE;
			STMotorSetHome(STMotorHandle);
			STMotorDeviceControl.FinishCallBack(STMotorHandle);
 80034c6:	4b0d      	ldr	r3, [pc, #52]	; (80034fc <STMotorAutoHome+0x84>)
			STMotorHandle->motorParam.nStep = 0;
 80034c8:	6260      	str	r0, [r4, #36]	; 0x24
			STMotorHandle->motorParam.targetStep = 0;
 80034ca:	62a0      	str	r0, [r4, #40]	; 0x28
			STMotorHandle->motorHandler.isActivate = FALSE;
 80034cc:	75a0      	strb	r0, [r4, #22]
			STMotorDeviceControl.FinishCallBack(STMotorHandle);
 80034ce:	699b      	ldr	r3, [r3, #24]
	}
	return 0;
}
uint32_t STMotorSetHome(STMotorHandle_t* STMotorHandle){

	STMotorHandle->motorParam.curPosition = 0;
 80034d0:	6220      	str	r0, [r4, #32]
			STMotorDeviceControl.FinishCallBack(STMotorHandle);
 80034d2:	4620      	mov	r0, r4
 80034d4:	4798      	blx	r3
			return 1;
 80034d6:	2001      	movs	r0, #1
 80034d8:	bd70      	pop	{r4, r5, r6, pc}
		while(HAL_UART_Transmit(&huart3,(uint8_t*)"is activate\r\n",13,1000) != HAL_OK);
 80034da:	4d09      	ldr	r5, [pc, #36]	; (8003500 <STMotorAutoHome+0x88>)
 80034dc:	4c09      	ldr	r4, [pc, #36]	; (8003504 <STMotorAutoHome+0x8c>)
 80034de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034e2:	220d      	movs	r2, #13
 80034e4:	4629      	mov	r1, r5
 80034e6:	4620      	mov	r0, r4
 80034e8:	f7ff f974 	bl	80027d4 <HAL_UART_Transmit>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	d1f6      	bne.n	80034de <STMotorAutoHome+0x66>
		return 2;
 80034f0:	2002      	movs	r0, #2
}
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
 80034f4:	40013c00 	.word	0x40013c00
 80034f8:	200004ed 	.word	0x200004ed
 80034fc:	20000008 	.word	0x20000008
 8003500:	08005014 	.word	0x08005014
 8003504:	200008c0 	.word	0x200008c0

08003508 <STMotorGoMicro>:
uint32_t STMotorGoMicro(STMotorHandle_t* STMotorHandle,int32_t micro,uint8_t mode){
 8003508:	b538      	push	{r3, r4, r5, lr}
 800350a:	4604      	mov	r4, r0

int32_t STMotorCalcStepToMilli(uint32_t nStep){
	return nStep/(MOTOR_MICRO_STEP * MOTOR_MOTOR_STEP) * MOTOR_SCREW_PITCH;
}
int32_t STMotorCalcMicroToStep(int32_t micro){
	return micro / (((double)MOTOR_SCREW_PITCH) / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP));
 800350c:	4608      	mov	r0, r1
uint32_t STMotorGoMicro(STMotorHandle_t* STMotorHandle,int32_t micro,uint8_t mode){
 800350e:	4615      	mov	r5, r2
	return micro / (((double)MOTOR_SCREW_PITCH) / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP));
 8003510:	f7fd f828 	bl	8000564 <__aeabi_i2d>
 8003514:	2200      	movs	r2, #0
 8003516:	4b06      	ldr	r3, [pc, #24]	; (8003530 <STMotorGoMicro+0x28>)
 8003518:	f7fd f9b4 	bl	8000884 <__aeabi_ddiv>
 800351c:	f7fd fa9a 	bl	8000a54 <__aeabi_d2iz>
	return STMotorGoStep(STMotorHandle, STMotorCalcMicroToStep(micro),mode);
 8003520:	462a      	mov	r2, r5
 8003522:	4601      	mov	r1, r0
 8003524:	4620      	mov	r0, r4
}
 8003526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return STMotorGoStep(STMotorHandle, STMotorCalcMicroToStep(micro),mode);
 800352a:	f7ff bf55 	b.w	80033d8 <STMotorGoStep>
 800352e:	bf00      	nop
 8003530:	3fe40000 	.word	0x3fe40000

08003534 <STMotorIsActivate>:
	return STMotorHandle->motorHandler.isActivate;
 8003534:	7d80      	ldrb	r0, [r0, #22]
}
 8003536:	4770      	bx	lr

08003538 <STMotorGoHome>:
	int32_t step = -STMotorHandle->motorParam.curPosition;
 8003538:	6a01      	ldr	r1, [r0, #32]
uint32_t STMotorGoHome(STMotorHandle_t* STMotorHandle){
 800353a:	b510      	push	{r4, lr}
	if(STMotorGoStep(STMotorHandle,step,0) == 1){
 800353c:	2200      	movs	r2, #0
 800353e:	4249      	negs	r1, r1
uint32_t STMotorGoHome(STMotorHandle_t* STMotorHandle){
 8003540:	4604      	mov	r4, r0
	if(STMotorGoStep(STMotorHandle,step,0) == 1){
 8003542:	f7ff ff49 	bl	80033d8 <STMotorGoStep>
 8003546:	2801      	cmp	r0, #1
 8003548:	d103      	bne.n	8003552 <STMotorGoHome+0x1a>
		STMotorDeviceControl.FinishCallBack(STMotorHandle);
 800354a:	4b03      	ldr	r3, [pc, #12]	; (8003558 <STMotorGoHome+0x20>)
 800354c:	4620      	mov	r0, r4
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	4798      	blx	r3
}
 8003552:	2000      	movs	r0, #0
 8003554:	bd10      	pop	{r4, pc}
 8003556:	bf00      	nop
 8003558:	20000008 	.word	0x20000008

0800355c <STMotorCalcMicroToStep>:
int32_t STMotorCalcMicroToStep(int32_t micro){
 800355c:	b508      	push	{r3, lr}
	return micro / (((double)MOTOR_SCREW_PITCH) / ((double)MOTOR_MICRO_STEP * (double)MOTOR_MOTOR_STEP));
 800355e:	f7fd f801 	bl	8000564 <__aeabi_i2d>
 8003562:	2200      	movs	r2, #0
 8003564:	4b02      	ldr	r3, [pc, #8]	; (8003570 <STMotorCalcMicroToStep+0x14>)
 8003566:	f7fd f98d 	bl	8000884 <__aeabi_ddiv>
 800356a:	f7fd fa73 	bl	8000a54 <__aeabi_d2iz>
}
 800356e:	bd08      	pop	{r3, pc}
 8003570:	3fe40000 	.word	0x3fe40000

08003574 <STMotorPWMPulseInterruptHandle>:

uint32_t STMotorPWMPulseInterruptHandle(STMotorHandle_t* STMotorHandle){
 8003574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003576:	4604      	mov	r4, r0

	uint32_t relStep = STMotorHandle->motorParam.nStep++;
 8003578:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800357a:	1c46      	adds	r6, r0, #1
 800357c:	6266      	str	r6, [r4, #36]	; 0x24
	uint32_t targetStep = STMotorHandle->motorParam.targetStep;
 800357e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
	uint32_t speed = STMotorHandle->motorParam.curSpeed;
 8003580:	6ca1      	ldr	r1, [r4, #72]	; 0x48

	uint32_t accel;
	uint32_t decel;

	if(STMotorHandle->motorParam.mode){
 8003582:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003584:	b163      	cbz	r3, 80035a0 <STMotorPWMPulseInterruptHandle+0x2c>
		accel = STMotorHandle->motorParam.accel_2 << 16;
 8003586:	6b62      	ldr	r2, [r4, #52]	; 0x34
		decel = STMotorHandle->motorParam.decel_2 << 16;
 8003588:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		accel = STMotorHandle->motorParam.accel_2 << 16;
 800358a:	0412      	lsls	r2, r2, #16
	}


	bool speedUpdated = FALSE;

	switch(STMotorHandle->motorParam.state){
 800358c:	7f67      	ldrb	r7, [r4, #29]
		decel = STMotorHandle->motorParam.decel << 16;
 800358e:	041b      	lsls	r3, r3, #16
	switch(STMotorHandle->motorParam.state){
 8003590:	2f07      	cmp	r7, #7
 8003592:	d813      	bhi.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
 8003594:	e8df f007 	tbb	[pc, r7]
 8003598:	6e344908 	.word	0x6e344908
 800359c:	87126e49 	.word	0x87126e49
		accel = STMotorHandle->motorParam.accel << 16;
 80035a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
		decel = STMotorHandle->motorParam.decel << 16;
 80035a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
		accel = STMotorHandle->motorParam.accel << 16;
 80035a4:	0412      	lsls	r2, r2, #16
 80035a6:	e7f1      	b.n	800358c <STMotorPWMPulseInterruptHandle+0x18>

		case STATE_INFINITE:
			break;
		case STATE_ACCEL:
			if(relStep >= targetStep - 1){
 80035a8:	3d01      	subs	r5, #1
 80035aa:	42a8      	cmp	r0, r5
 80035ac:	d301      	bcc.n	80035b2 <STMotorPWMPulseInterruptHandle+0x3e>
			if(relStep >= targetStep - 1){
				STMotorHandle->motorParam.state = STATE_STOP;
			}/*else if(relStep <= STMotorHandle->motorParam.startDecel){
				STMotorHandle->motorParam.state = STATE_STAND;
			}*/else if(STMotorHandle->motorParam.state == STATE_HARDSTOP){
				STMotorHandle->motorParam.state = STATE_STOP;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e003      	b.n	80035ba <STMotorPWMPulseInterruptHandle+0x46>
			}else if(relStep >= STMotorHandle->motorParam.endAccel){
 80035b2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80035b4:	4298      	cmp	r0, r3
 80035b6:	d303      	bcc.n	80035c0 <STMotorPWMPulseInterruptHandle+0x4c>
				STMotorHandle->motorParam.state = STATE_STAND;
 80035b8:	2302      	movs	r3, #2
				STMotorHandle->motorParam.state = STATE_DECEL;
 80035ba:	7763      	strb	r3, [r4, #29]
		default:
			break;
	}

	return 0;
}
 80035bc:	2000      	movs	r0, #0
 80035be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if(speed < STMotorHandle->motorParam.minSpeed)
 80035c0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80035c2:	4299      	cmp	r1, r3
					speed = STMotorHandle->motorParam.minSpeed;
 80035c4:	bf38      	it	cc
 80035c6:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
				STMotorHandle->motorParam.accu += accel / speed;
 80035c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80035ca:	fbb2 f2f1 	udiv	r2, r2, r1
 80035ce:	441a      	add	r2, r3
 80035d0:	6562      	str	r2, [r4, #84]	; 0x54
	bool speedUpdated = FALSE;
 80035d2:	2300      	movs	r3, #0
				while (STMotorHandle->motorParam.accu >= (0X10000L))
 80035d4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80035d6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80035da:	d20a      	bcs.n	80035f2 <STMotorPWMPulseInterruptHandle+0x7e>
				if(speedUpdated == TRUE){
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0ed      	beq.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
					if(speed > STMotorHandle->motorParam.maxSpeed)
 80035e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035e2:	4299      	cmp	r1, r3
 80035e4:	d900      	bls.n	80035e8 <STMotorPWMPulseInterruptHandle+0x74>
						speed = STMotorHandle->motorParam.maxSpeed;
 80035e6:	6c21      	ldr	r1, [r4, #64]	; 0x40
					STMotorHandle->motorParam.curSpeed = speed;
 80035e8:	64a1      	str	r1, [r4, #72]	; 0x48
					STMotorSetFreq(STMotorHandle,speed);
 80035ea:	4620      	mov	r0, r4
 80035ec:	f7ff fe9e 	bl	800332c <STMotorSetFreq>
 80035f0:	e7e4      	b.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
					STMotorHandle->motorParam.accu -= (0X10000L);
 80035f2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80035f4:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80035f8:	6563      	str	r3, [r4, #84]	; 0x54
					speed += 1;
 80035fa:	3101      	adds	r1, #1
					speedUpdated = TRUE;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e7e9      	b.n	80035d4 <STMotorPWMPulseInterruptHandle+0x60>
			if( relStep >= STMotorHandle->motorParam.startDecel - 1){
 8003600:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003602:	3b01      	subs	r3, #1
 8003604:	4298      	cmp	r0, r3
 8003606:	d303      	bcc.n	8003610 <STMotorPWMPulseInterruptHandle+0x9c>
				STMotorHandle->motorParam.accu = 0;
 8003608:	2300      	movs	r3, #0
 800360a:	6563      	str	r3, [r4, #84]	; 0x54
				STMotorHandle->motorParam.state = STATE_DECEL;
 800360c:	2301      	movs	r3, #1
 800360e:	e7d4      	b.n	80035ba <STMotorPWMPulseInterruptHandle+0x46>
			}else if(relStep < STMotorHandle->motorParam.endAccel){
 8003610:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003612:	4298      	cmp	r0, r3
 8003614:	d202      	bcs.n	800361c <STMotorPWMPulseInterruptHandle+0xa8>
				STMotorHandle->motorParam.accu = 0;
 8003616:	2300      	movs	r3, #0
 8003618:	6563      	str	r3, [r4, #84]	; 0x54
 800361a:	e7ce      	b.n	80035ba <STMotorPWMPulseInterruptHandle+0x46>
			}else if(relStep >= STMotorHandle->motorParam.targetStep - 1){
 800361c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800361e:	3b01      	subs	r3, #1
 8003620:	4298      	cmp	r0, r3
 8003622:	d3cb      	bcc.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
				STMotorHandle->motorParam.accu = 0;
 8003624:	2300      	movs	r3, #0
 8003626:	6563      	str	r3, [r4, #84]	; 0x54
 8003628:	e7c1      	b.n	80035ae <STMotorPWMPulseInterruptHandle+0x3a>
			if(relStep >= targetStep - 1){
 800362a:	3d01      	subs	r5, #1
 800362c:	42a8      	cmp	r0, r5
 800362e:	d2be      	bcs.n	80035ae <STMotorPWMPulseInterruptHandle+0x3a>
			}*/else if(STMotorHandle->motorParam.state == STATE_HARDSTOP){
 8003630:	7f62      	ldrb	r2, [r4, #29]
 8003632:	2a05      	cmp	r2, #5
 8003634:	d0bb      	beq.n	80035ae <STMotorPWMPulseInterruptHandle+0x3a>
				STMotorHandle->motorParam.accu += decel / speed;
 8003636:	6d62      	ldr	r2, [r4, #84]	; 0x54
		        if (speed == 0) speed =1;
 8003638:	2900      	cmp	r1, #0
 800363a:	bf08      	it	eq
 800363c:	2101      	moveq	r1, #1
				STMotorHandle->motorParam.accu += decel / speed;
 800363e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003642:	4413      	add	r3, r2
 8003644:	6563      	str	r3, [r4, #84]	; 0x54
				speedUpdated = FALSE;
 8003646:	2300      	movs	r3, #0
				while (STMotorHandle->motorParam.accu >= (0X10000L))
 8003648:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800364a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800364e:	d206      	bcs.n	800365e <STMotorPWMPulseInterruptHandle+0xea>
				if(speedUpdated == TRUE){
 8003650:	2b00      	cmp	r3, #0
 8003652:	d0b3      	beq.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
					if(speed < STMotorHandle->motorParam.minSpeed)
 8003654:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003656:	4299      	cmp	r1, r3
						speed = STMotorHandle->motorParam.minSpeed;
 8003658:	bf38      	it	cc
 800365a:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
 800365c:	e7c4      	b.n	80035e8 <STMotorPWMPulseInterruptHandle+0x74>
					STMotorHandle->motorParam.accu -= (0X10000L);
 800365e:	6d63      	ldr	r3, [r4, #84]	; 0x54
					if (speed > 1){
 8003660:	2901      	cmp	r1, #1
					STMotorHandle->motorParam.accu -= (0X10000L);
 8003662:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8003666:	6563      	str	r3, [r4, #84]	; 0x54
						speed -=1;
 8003668:	bf8c      	ite	hi
 800366a:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800366e:	2101      	movls	r1, #1
 8003670:	2301      	movs	r3, #1
 8003672:	e7e9      	b.n	8003648 <STMotorPWMPulseInterruptHandle+0xd4>
			STMotorHandle->motorParam.curPosition += (relStep + 1) * ((STMotorHandle->motorParam.direction) ? 1 : -1);
 8003674:	7f23      	ldrb	r3, [r4, #28]
 8003676:	6a22      	ldr	r2, [r4, #32]
 8003678:	2b00      	cmp	r3, #0
 800367a:	bf14      	ite	ne
 800367c:	2301      	movne	r3, #1
 800367e:	f04f 33ff 	moveq.w	r3, #4294967295
 8003682:	fb06 2303 	mla	r3, r6, r3, r2
 8003686:	6223      	str	r3, [r4, #32]
			STMotorHandle->motorParam.nStep = 0;
 8003688:	2300      	movs	r3, #0
 800368a:	6263      	str	r3, [r4, #36]	; 0x24
			STMotorHandle->motorParam.targetStep = 0;
 800368c:	62a3      	str	r3, [r4, #40]	; 0x28
			STMotorHandle->motorHandler.isActivate = FALSE;
 800368e:	75a3      	strb	r3, [r4, #22]
			STMotorHandle->motorParam.state = STATE_STOP;
 8003690:	2303      	movs	r3, #3
 8003692:	7763      	strb	r3, [r4, #29]
			STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 8003694:	4b0e      	ldr	r3, [pc, #56]	; (80036d0 <STMotorPWMPulseInterruptHandle+0x15c>)
 8003696:	4620      	mov	r0, r4
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2101      	movs	r1, #1
 800369c:	4798      	blx	r3
			STMotorStopFreq(STMotorHandle);
 800369e:	4620      	mov	r0, r4
 80036a0:	f7ff fe76 	bl	8003390 <STMotorStopFreq>
			break;
 80036a4:	e78a      	b.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
			if(!(--STMotorHandle->motorParam.targetStep)){
 80036a6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80036a8:	3d01      	subs	r5, #1
 80036aa:	62a5      	str	r5, [r4, #40]	; 0x28
 80036ac:	2d00      	cmp	r5, #0
 80036ae:	d185      	bne.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
				STMotorHandle->motorParam.state = STATE_STOP;
 80036b0:	2303      	movs	r3, #3
 80036b2:	7763      	strb	r3, [r4, #29]
				STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 80036b4:	4b06      	ldr	r3, [pc, #24]	; (80036d0 <STMotorPWMPulseInterruptHandle+0x15c>)
				STMotorHandle->motorParam.nStep = 0;
 80036b6:	6265      	str	r5, [r4, #36]	; 0x24
				STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 80036b8:	685b      	ldr	r3, [r3, #4]
				STMotorHandle->motorParam.targetStep = 0;
 80036ba:	62a5      	str	r5, [r4, #40]	; 0x28
				STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 80036bc:	2101      	movs	r1, #1
 80036be:	4620      	mov	r0, r4
				STMotorHandle->motorHandler.isActivate = FALSE;
 80036c0:	75a5      	strb	r5, [r4, #22]
				STMotorDeviceControl.SetEnableGPIO(STMotorHandle,TRUE);
 80036c2:	4798      	blx	r3
				STMotorStopFreq(STMotorHandle);
 80036c4:	4620      	mov	r0, r4
 80036c6:	f7ff fe63 	bl	8003390 <STMotorStopFreq>
	STMotorHandle->motorParam.curPosition = 0;
 80036ca:	6225      	str	r5, [r4, #32]
 80036cc:	e776      	b.n	80035bc <STMotorPWMPulseInterruptHandle+0x48>
 80036ce:	bf00      	nop
 80036d0:	20000008 	.word	0x20000008

080036d4 <STMotorEXTInterruptHandle>:

uint32_t STMotorEXTInterruptHandle(STMotorHandle_t* STMotorHandle){
//	HAL_NVIC_DisableIRQ(STMotorHandle->motorHandler.IRQn);
	endStopSignal = FALSE;
 80036d4:	4a04      	ldr	r2, [pc, #16]	; (80036e8 <STMotorEXTInterruptHandle+0x14>)
 80036d6:	2300      	movs	r3, #0
 80036d8:	7013      	strb	r3, [r2, #0]
//	STMotorHardStop(STMotorHandle);
	STMotorHandle->motorParam.targetStep = (MOTOR_MOTOR_STEP * MOTOR_MICRO_STEP) / 2 - 1;
 80036da:	f240 623f 	movw	r2, #1599	; 0x63f
 80036de:	6282      	str	r2, [r0, #40]	; 0x28
	STMotorHandle->motorParam.state = STATE_FINISH_AUTO_HOME;
 80036e0:	2207      	movs	r2, #7
 80036e2:	7742      	strb	r2, [r0, #29]
//	STMotorSetHome(STMotorHandle);
	return 0;
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	4770      	bx	lr
 80036e8:	200004ed 	.word	0x200004ed

080036ec <FinishCallBack>:

void SetEnableIRQ(STMotorHandle_t *STMotorHandle,bool flag){
	return;
}

void FinishCallBack(STMotorHandle_t *STMotorHandle){
 80036ec:	b510      	push	{r4, lr}
 80036ee:	4604      	mov	r4, r0
 80036f0:	b08e      	sub	sp, #56	; 0x38
	uint8_t buff[50] = {0};
 80036f2:	2232      	movs	r2, #50	; 0x32
 80036f4:	2100      	movs	r1, #0
 80036f6:	a801      	add	r0, sp, #4
 80036f8:	f001 f858 	bl	80047ac <memset>

	switch(STMotorHandle->motorHandler.deviceNumber){
 80036fc:	7823      	ldrb	r3, [r4, #0]
 80036fe:	2b03      	cmp	r3, #3
 8003700:	d817      	bhi.n	8003732 <FinishCallBack+0x46>
 8003702:	e8df f003 	tbb	[pc, r3]
 8003706:	1802      	.short	0x1802
 8003708:	211e      	.short	0x211e
		case 0x00:
//			HAL_UART_Transmit_IT(&huart2,response,12);
			sendResponse(1,101,100);
 800370a:	2264      	movs	r2, #100	; 0x64
 800370c:	2165      	movs	r1, #101	; 0x65
 800370e:	2001      	movs	r0, #1
 8003710:	f7ff fbbe 	bl	8002e90 <sendResponse>
			sprintf(buff,(char*)"current position %ld\r\n",STMotorHandle->motorParam.curPosition);
 8003714:	6a22      	ldr	r2, [r4, #32]
 8003716:	490e      	ldr	r1, [pc, #56]	; (8003750 <FinishCallBack+0x64>)
			while(HAL_UART_Transmit(&huart3,(uint8_t*)buff,40,1000) != HAL_OK);
 8003718:	4c0e      	ldr	r4, [pc, #56]	; (8003754 <FinishCallBack+0x68>)
			sprintf(buff,(char*)"current position %ld\r\n",STMotorHandle->motorParam.curPosition);
 800371a:	a801      	add	r0, sp, #4
 800371c:	f001 f90a 	bl	8004934 <siprintf>
			while(HAL_UART_Transmit(&huart3,(uint8_t*)buff,40,1000) != HAL_OK);
 8003720:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003724:	2228      	movs	r2, #40	; 0x28
 8003726:	a901      	add	r1, sp, #4
 8003728:	4620      	mov	r0, r4
 800372a:	f7ff f853 	bl	80027d4 <HAL_UART_Transmit>
 800372e:	2800      	cmp	r0, #0
 8003730:	d1f6      	bne.n	8003720 <FinishCallBack+0x34>
		default:
			break;
	}

	return;
}
 8003732:	b00e      	add	sp, #56	; 0x38
 8003734:	bd10      	pop	{r4, pc}
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE B OK",9);
 8003736:	4908      	ldr	r1, [pc, #32]	; (8003758 <FinishCallBack+0x6c>)
 8003738:	2209      	movs	r2, #9
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE P OK",9);
 800373a:	4808      	ldr	r0, [pc, #32]	; (800375c <FinishCallBack+0x70>)
 800373c:	f7ff f8a7 	bl	800288e <HAL_UART_Transmit_IT>
	return;
 8003740:	e7f7      	b.n	8003732 <FinishCallBack+0x46>
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE C OK",9);
 8003742:	2209      	movs	r2, #9
 8003744:	4906      	ldr	r1, [pc, #24]	; (8003760 <FinishCallBack+0x74>)
 8003746:	e7f8      	b.n	800373a <FinishCallBack+0x4e>
			HAL_UART_Transmit_IT(&huart2,(uint8_t*)"MOVE P OK",9);
 8003748:	2209      	movs	r2, #9
 800374a:	4906      	ldr	r1, [pc, #24]	; (8003764 <FinishCallBack+0x78>)
 800374c:	e7f5      	b.n	800373a <FinishCallBack+0x4e>
 800374e:	bf00      	nop
 8003750:	08005055 	.word	0x08005055
 8003754:	200008c0 	.word	0x200008c0
 8003758:	0800506c 	.word	0x0800506c
 800375c:	20000900 	.word	0x20000900
 8003760:	08005076 	.word	0x08005076
 8003764:	08005080 	.word	0x08005080

08003768 <SetDirectionGPIO>:
	switch(STMotorHandle->motorHandler.deviceNumber){
 8003768:	7803      	ldrb	r3, [r0, #0]
 800376a:	b93b      	cbnz	r3, 800377c <SetDirectionGPIO+0x14>
			HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port,MOTOR_DIR_Pin,direction ? (GPIO_PIN_SET) : (GPIO_PIN_RESET));
 800376c:	1c0a      	adds	r2, r1, #0
 800376e:	bf18      	it	ne
 8003770:	2201      	movne	r2, #1
 8003772:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003776:	4802      	ldr	r0, [pc, #8]	; (8003780 <SetDirectionGPIO+0x18>)
 8003778:	f7fd be88 	b.w	800148c <HAL_GPIO_WritePin>
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	40020000 	.word	0x40020000

08003784 <SetEnableGPIO>:
	switch(STMotorHandle->motorHandler.deviceNumber){
 8003784:	7803      	ldrb	r3, [r0, #0]
 8003786:	b93b      	cbnz	r3, 8003798 <SetEnableGPIO+0x14>
			HAL_GPIO_WritePin(MOTOR_EN_GPIO_Port,MOTOR_EN_Pin,flag ? (GPIO_PIN_RESET) : (GPIO_PIN_SET));
 8003788:	fab1 f281 	clz	r2, r1
 800378c:	0952      	lsrs	r2, r2, #5
 800378e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003792:	4802      	ldr	r0, [pc, #8]	; (800379c <SetEnableGPIO+0x18>)
 8003794:	f7fd be7a 	b.w	800148c <HAL_GPIO_WritePin>
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	40020000 	.word	0x40020000

080037a0 <PWMPulseInterruptHandle>:


void PWMPulseInterruptHandle(TIM_HandleTypeDef *htim){
	if(htim->Instance == STMotorDevices[0].motorHandler.instance){
 80037a0:	4b04      	ldr	r3, [pc, #16]	; (80037b4 <PWMPulseInterruptHandle+0x14>)
 80037a2:	6801      	ldr	r1, [r0, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	4291      	cmp	r1, r2
 80037a8:	d102      	bne.n	80037b0 <PWMPulseInterruptHandle+0x10>
		STMotorPWMPulseInterruptHandle(&STMotorDevices[0]);
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff bee2 	b.w	8003574 <STMotorPWMPulseInterruptHandle>
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	20000520 	.word	0x20000520

080037b8 <EXTInterruptHandle>:
	}
}

void EXTInterruptHandle(BtnChannel_t btn){

	switch(btn){
 80037b8:	2802      	cmp	r0, #2
void EXTInterruptHandle(BtnChannel_t btn){
 80037ba:	b510      	push	{r4, lr}
	switch(btn){
 80037bc:	d00f      	beq.n	80037de <EXTInterruptHandle+0x26>
 80037be:	2803      	cmp	r0, #3
 80037c0:	d017      	beq.n	80037f2 <EXTInterruptHandle+0x3a>
 80037c2:	2801      	cmp	r0, #1
 80037c4:	d11f      	bne.n	8003806 <EXTInterruptHandle+0x4e>
	case BTN_END:
		STMotorEXTInterruptHandle(&STMotorDevices[0]);
 80037c6:	4810      	ldr	r0, [pc, #64]	; (8003808 <EXTInterruptHandle+0x50>)
 80037c8:	f7ff ff84 	bl	80036d4 <STMotorEXTInterruptHandle>
		HAL_UART_Transmit(&huart3,(uint8_t*)"end stop\r\n",10,1000);
 80037cc:	490f      	ldr	r1, [pc, #60]	; (800380c <EXTInterruptHandle+0x54>)
 80037ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037d2:	220a      	movs	r2, #10
		sendResponse(0,102,100);
		HAL_UART_Transmit(&huart3,(uint8_t*)"BTN SHORT\r\n",11,1000);
		break;
	case BTN_FRT_LONG:
		sendResponse(0,103,100);
		HAL_UART_Transmit(&huart3,(uint8_t*)"BTN LONG\r\n",10,1000);
 80037d4:	480e      	ldr	r0, [pc, #56]	; (8003810 <EXTInterruptHandle+0x58>)
	}

}
 80037d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Transmit(&huart3,(uint8_t*)"BTN LONG\r\n",10,1000);
 80037da:	f7fe bffb 	b.w	80027d4 <HAL_UART_Transmit>
		sendResponse(0,102,100);
 80037de:	2264      	movs	r2, #100	; 0x64
 80037e0:	2166      	movs	r1, #102	; 0x66
 80037e2:	2000      	movs	r0, #0
 80037e4:	f7ff fb54 	bl	8002e90 <sendResponse>
		HAL_UART_Transmit(&huart3,(uint8_t*)"BTN SHORT\r\n",11,1000);
 80037e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037ec:	220b      	movs	r2, #11
 80037ee:	4909      	ldr	r1, [pc, #36]	; (8003814 <EXTInterruptHandle+0x5c>)
 80037f0:	e7f0      	b.n	80037d4 <EXTInterruptHandle+0x1c>
		sendResponse(0,103,100);
 80037f2:	2264      	movs	r2, #100	; 0x64
 80037f4:	2167      	movs	r1, #103	; 0x67
 80037f6:	2000      	movs	r0, #0
 80037f8:	f7ff fb4a 	bl	8002e90 <sendResponse>
		HAL_UART_Transmit(&huart3,(uint8_t*)"BTN LONG\r\n",10,1000);
 80037fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003800:	220a      	movs	r2, #10
 8003802:	4905      	ldr	r1, [pc, #20]	; (8003818 <EXTInterruptHandle+0x60>)
 8003804:	e7e6      	b.n	80037d4 <EXTInterruptHandle+0x1c>
 8003806:	bd10      	pop	{r4, pc}
 8003808:	20000520 	.word	0x20000520
 800380c:	08005033 	.word	0x08005033
 8003810:	200008c0 	.word	0x200008c0
 8003814:	0800503e 	.word	0x0800503e
 8003818:	0800504a 	.word	0x0800504a

0800381c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800381c:	b513      	push	{r0, r1, r4, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800381e:	4b0f      	ldr	r3, [pc, #60]	; (800385c <MX_DMA_Init+0x40>)
 8003820:	2400      	movs	r4, #0
 8003822:	9401      	str	r4, [sp, #4]
 8003824:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003826:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800382a:	631a      	str	r2, [r3, #48]	; 0x30
 800382c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003832:	4622      	mov	r2, r4
 8003834:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003836:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003838:	200f      	movs	r0, #15
  __HAL_RCC_DMA1_CLK_ENABLE();
 800383a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800383c:	f7fd fb50 	bl	8000ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003840:	200f      	movs	r0, #15
 8003842:	f7fd fb81 	bl	8000f48 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003846:	4622      	mov	r2, r4
 8003848:	4621      	mov	r1, r4
 800384a:	2010      	movs	r0, #16
 800384c:	f7fd fb48 	bl	8000ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003850:	2010      	movs	r0, #16
 8003852:	f7fd fb79 	bl	8000f48 <HAL_NVIC_EnableIRQ>

}
 8003856:	b002      	add	sp, #8
 8003858:	bd10      	pop	{r4, pc}
 800385a:	bf00      	nop
 800385c:	40023800 	.word	0x40023800

08003860 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003864:	2214      	movs	r2, #20
{
 8003866:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003868:	eb0d 0002 	add.w	r0, sp, r2
 800386c:	2100      	movs	r1, #0
 800386e:	f000 ff9d 	bl	80047ac <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003872:	2400      	movs	r4, #0
 8003874:	4b35      	ldr	r3, [pc, #212]	; (800394c <MX_GPIO_Init+0xec>)
 8003876:	9401      	str	r4, [sp, #4]
 8003878:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UV_LED_SIDE_Pin|UV_LED_MIDDLE_Pin, GPIO_PIN_RESET);
 800387a:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 800395c <MX_GPIO_Init+0xfc>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_EN_Pin|MOTOR_DIR_Pin, GPIO_PIN_RESET);
 800387e:	4d34      	ldr	r5, [pc, #208]	; (8003950 <MX_GPIO_Init+0xf0>)

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FRT_BTN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(FRT_BTN_GPIO_Port, &GPIO_InitStruct);
 8003880:	4f34      	ldr	r7, [pc, #208]	; (8003954 <MX_GPIO_Init+0xf4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003882:	f042 0204 	orr.w	r2, r2, #4
 8003886:	631a      	str	r2, [r3, #48]	; 0x30
 8003888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800388a:	f002 0204 	and.w	r2, r2, #4
 800388e:	9201      	str	r2, [sp, #4]
 8003890:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003892:	9402      	str	r4, [sp, #8]
 8003894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003896:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800389a:	631a      	str	r2, [r3, #48]	; 0x30
 800389c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800389e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80038a2:	9202      	str	r2, [sp, #8]
 80038a4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a6:	9403      	str	r4, [sp, #12]
 80038a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038aa:	f042 0201 	orr.w	r2, r2, #1
 80038ae:	631a      	str	r2, [r3, #48]	; 0x30
 80038b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038b2:	f002 0201 	and.w	r2, r2, #1
 80038b6:	9203      	str	r2, [sp, #12]
 80038b8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ba:	9404      	str	r4, [sp, #16]
 80038bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038be:	f042 0202 	orr.w	r2, r2, #2
 80038c2:	631a      	str	r2, [r3, #48]	; 0x30
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, UV_LED_SIDE_Pin|UV_LED_MIDDLE_Pin, GPIO_PIN_RESET);
 80038cc:	4622      	mov	r2, r4
 80038ce:	4640      	mov	r0, r8
 80038d0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038d4:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, UV_LED_SIDE_Pin|UV_LED_MIDDLE_Pin, GPIO_PIN_RESET);
 80038d6:	f7fd fdd9 	bl	800148c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, MOTOR_EN_Pin|MOTOR_DIR_Pin, GPIO_PIN_RESET);
 80038da:	4622      	mov	r2, r4
 80038dc:	4628      	mov	r0, r5
 80038de:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80038e2:	f7fd fdd3 	bl	800148c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = FRT_BTN_Pin;
 80038e6:	2308      	movs	r3, #8
  HAL_GPIO_Init(FRT_BTN_GPIO_Port, &GPIO_InitStruct);
 80038e8:	a905      	add	r1, sp, #20
 80038ea:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = FRT_BTN_Pin;
 80038ec:	9305      	str	r3, [sp, #20]

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = UV_LED_SIDE_Pin|UV_LED_MIDDLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038ee:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038f0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(FRT_BTN_GPIO_Port, &GPIO_InitStruct);
 80038f4:	f7fd fcea 	bl	80012cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = UV_LED_SIDE_Pin|UV_LED_MIDDLE_Pin;
 80038f8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038fc:	a905      	add	r1, sp, #20
 80038fe:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = UV_LED_SIDE_Pin|UV_LED_MIDDLE_Pin;
 8003900:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003902:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003904:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003906:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003908:	f7fd fce0 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR_END_Pin;
 800390c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003910:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(MOTOR_END_GPIO_Port, &GPIO_InitStruct);
 8003912:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003914:	4b10      	ldr	r3, [pc, #64]	; (8003958 <MX_GPIO_Init+0xf8>)
 8003916:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(MOTOR_END_GPIO_Port, &GPIO_InitStruct);
 8003918:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(MOTOR_END_GPIO_Port, &GPIO_InitStruct);
 800391c:	f7fd fcd6 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = MOTOR_EN_Pin|MOTOR_DIR_Pin;
 8003920:	f44f 6340 	mov.w	r3, #3072	; 0xc00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003924:	a905      	add	r1, sp, #20
 8003926:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = MOTOR_EN_Pin|MOTOR_DIR_Pin;
 8003928:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800392a:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800392e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003930:	f7fd fccc 	bl	80012cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003934:	4622      	mov	r2, r4
 8003936:	4621      	mov	r1, r4
 8003938:	2017      	movs	r0, #23
 800393a:	f7fd fad1 	bl	8000ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800393e:	2017      	movs	r0, #23
 8003940:	f7fd fb02 	bl	8000f48 <HAL_NVIC_EnableIRQ>

}
 8003944:	b00a      	add	sp, #40	; 0x28
 8003946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800394a:	bf00      	nop
 800394c:	40023800 	.word	0x40023800
 8003950:	40020000 	.word	0x40020000
 8003954:	40020800 	.word	0x40020800
 8003958:	10210000 	.word	0x10210000
 800395c:	40020400 	.word	0x40020400

08003960 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003960:	b530      	push	{r4, r5, lr}
 8003962:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003964:	2234      	movs	r2, #52	; 0x34
 8003966:	2100      	movs	r1, #0
 8003968:	a807      	add	r0, sp, #28
 800396a:	f000 ff1f 	bl	80047ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800396e:	2100      	movs	r1, #0
 8003970:	2214      	movs	r2, #20
 8003972:	a802      	add	r0, sp, #8
 8003974:	f000 ff1a 	bl	80047ac <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003978:	2500      	movs	r5, #0
 800397a:	4b1d      	ldr	r3, [pc, #116]	; (80039f0 <SystemClock_Config+0x90>)
 800397c:	9500      	str	r5, [sp, #0]
 800397e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003980:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003984:	641a      	str	r2, [r3, #64]	; 0x40
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003990:	4b18      	ldr	r3, [pc, #96]	; (80039f4 <SystemClock_Config+0x94>)
 8003992:	9501      	str	r5, [sp, #4]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800399e:	950e      	str	r5, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80039a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80039a8:	2301      	movs	r3, #1
 80039aa:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80039ac:	2310      	movs	r3, #16
 80039ae:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80039b0:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80039b2:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 8;
 80039b4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039b6:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLN = 180;
 80039b8:	23b4      	movs	r3, #180	; 0xb4
 80039ba:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80039bc:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039be:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80039c0:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80039c2:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80039c4:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039c6:	f7fd feb1 	bl	800172c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80039ca:	f7fd fd71 	bl	80014b0 <HAL_PWREx_EnableOverDrive>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039ce:	230f      	movs	r3, #15
 80039d0:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80039d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80039d6:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80039d8:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80039da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80039de:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039e0:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039e2:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80039e4:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80039e6:	f7fd fd9f 	bl	8001528 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80039ea:	b015      	add	sp, #84	; 0x54
 80039ec:	bd30      	pop	{r4, r5, pc}
 80039ee:	bf00      	nop
 80039f0:	40023800 	.word	0x40023800
 80039f4:	40007000 	.word	0x40007000

080039f8 <main>:
{
 80039f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039fc:	b0a1      	sub	sp, #132	; 0x84
  uint8_t buff[100] = {0};
 80039fe:	2264      	movs	r2, #100	; 0x64
 8003a00:	2100      	movs	r1, #0
 8003a02:	a807      	add	r0, sp, #28
 8003a04:	f000 fed2 	bl	80047ac <memset>
  HAL_Init();
 8003a08:	f7fd fa18 	bl	8000e3c <HAL_Init>
  SystemClock_Config();
 8003a0c:	f7ff ffa8 	bl	8003960 <SystemClock_Config>
  MX_GPIO_Init();
 8003a10:	f7ff ff26 	bl	8003860 <MX_GPIO_Init>
  MX_DMA_Init();
 8003a14:	f7ff ff02 	bl	800381c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003a18:	f000 fd86 	bl	8004528 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003a1c:	f000 fcb0 	bl	8004380 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003a20:	f000 fd00 	bl	8004424 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8003a24:	f000 fd9c 	bl	8004560 <MX_USART3_UART_Init>
  MX_TIM13_Init();
 8003a28:	f000 fd4a 	bl	80044c0 <MX_TIM13_Init>
  MX_TIM6_Init();
 8003a2c:	f000 fb12 	bl	8004054 <MX_TIM6_Init>
  MX_TIM11_Init();
 8003a30:	f000 fb58 	bl	80040e4 <MX_TIM11_Init>
  MX_TIM7_Init();
 8003a34:	f000 fb32 	bl	800409c <MX_TIM7_Init>
  HAL_UART_Transmit_IT(&huart3,"boot board\r\n",12);
 8003a38:	220c      	movs	r2, #12
 8003a3a:	4980      	ldr	r1, [pc, #512]	; (8003c3c <main+0x244>)
 8003a3c:	4880      	ldr	r0, [pc, #512]	; (8003c40 <main+0x248>)
 8003a3e:	f7fe ff26 	bl	800288e <HAL_UART_Transmit_IT>
  HAL_TIM_Base_Start_IT(&htim11); //touch timer
 8003a42:	4880      	ldr	r0, [pc, #512]	; (8003c44 <main+0x24c>)
 8003a44:	f7fe f89a 	bl	8001b7c <HAL_TIM_Base_Start_IT>
  STMotorInitHandler(&STMotorDevices[0],&htim1,TIM_CHANNEL_1,EXTI9_5_IRQn);
 8003a48:	2317      	movs	r3, #23
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	497e      	ldr	r1, [pc, #504]	; (8003c48 <main+0x250>)
 8003a4e:	487f      	ldr	r0, [pc, #508]	; (8003c4c <main+0x254>)
 8003a50:	f7ff fbec 	bl	800322c <STMotorInitHandler>
  STMotorInitParam(&STMotorDevices[0],STMotorCalcMicroToStep(60000 / 60),STMotorCalcMicroToStep(45000 / 60),STMotorCalcMicroToStep(600000 / 60),1);
 8003a54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a58:	f7ff fd80 	bl	800355c <STMotorCalcMicroToStep>
 8003a5c:	4604      	mov	r4, r0
 8003a5e:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003a62:	f7ff fd7b 	bl	800355c <STMotorCalcMicroToStep>
 8003a66:	4605      	mov	r5, r0
 8003a68:	f242 7010 	movw	r0, #10000	; 0x2710
 8003a6c:	f7ff fd76 	bl	800355c <STMotorCalcMicroToStep>
 8003a70:	2301      	movs	r3, #1
 8003a72:	462a      	mov	r2, r5
 8003a74:	4621      	mov	r1, r4
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	4603      	mov	r3, r0
 8003a7a:	4874      	ldr	r0, [pc, #464]	; (8003c4c <main+0x254>)
  setNeoPixel(neoPixel_P,&htim3,TIM_CHANNEL_1,&hdma_tim3_ch1_trig,10,&htim7);
 8003a7c:	4d74      	ldr	r5, [pc, #464]	; (8003c50 <main+0x258>)
  STMotorInitParam(&STMotorDevices[0],STMotorCalcMicroToStep(60000 / 60),STMotorCalcMicroToStep(45000 / 60),STMotorCalcMicroToStep(600000 / 60),1);
 8003a7e:	f7ff fbfb 	bl	8003278 <STMotorInitParam>
  startHGCode(&htim6,&huart2,&hdma_usart2_rx);
 8003a82:	4a74      	ldr	r2, [pc, #464]	; (8003c54 <main+0x25c>)
 8003a84:	4974      	ldr	r1, [pc, #464]	; (8003c58 <main+0x260>)
 8003a86:	4875      	ldr	r0, [pc, #468]	; (8003c5c <main+0x264>)
 8003a88:	f7ff f89a 	bl	8002bc0 <startHGCode>
  setNeoPixel(neoPixel_P,&htim3,TIM_CHANNEL_1,&hdma_tim3_ch1_trig,10,&htim7);
 8003a8c:	4b74      	ldr	r3, [pc, #464]	; (8003c60 <main+0x268>)
 8003a8e:	9301      	str	r3, [sp, #4]
 8003a90:	230a      	movs	r3, #10
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	2200      	movs	r2, #0
 8003a96:	4b73      	ldr	r3, [pc, #460]	; (8003c64 <main+0x26c>)
 8003a98:	4973      	ldr	r1, [pc, #460]	; (8003c68 <main+0x270>)
 8003a9a:	6828      	ldr	r0, [r5, #0]
 8003a9c:	f000 f905 	bl	8003caa <setNeoPixel>
  for(int i = 0 ; i < neoPixel_P->ledCount; i++){
 8003aa0:	2400      	movs	r4, #0
 8003aa2:	682e      	ldr	r6, [r5, #0]
 8003aa4:	89b3      	ldrh	r3, [r6, #12]
 8003aa6:	429c      	cmp	r4, r3
 8003aa8:	db3b      	blt.n	8003b22 <main+0x12a>
  updateColor(neoPixel_P,0);
 8003aaa:	4630      	mov	r0, r6
 8003aac:	2100      	movs	r1, #0
 8003aae:	f000 f950 	bl	8003d52 <updateColor>
			sprintf(buff,(char*)"Count: %4d, G: %4d, H: %4d, A: %d, B: %d, C: %d M: %d\r\n",
 8003ab2:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8003c6c <main+0x274>
			HAL_UART_Transmit_IT(&huart3,(char*)buff,strlen(buff));
 8003ab6:	f8df 9188 	ldr.w	r9, [pc, #392]	; 8003c40 <main+0x248>
  uint32_t commandCount = 0;
 8003aba:	2600      	movs	r6, #0
	  if(HGCodeCheckDataBuffer() == 1){
 8003abc:	f7ff fa42 	bl	8002f44 <HGCodeCheckDataBuffer>
 8003ac0:	2801      	cmp	r0, #1
 8003ac2:	d1fb      	bne.n	8003abc <main+0xc4>
			temp = HGCodeGetCommandData();
 8003ac4:	f7ff fb88 	bl	80031d8 <HGCodeGetCommandData>
			sprintf(buff,(char*)"Count: %4d, G: %4d, H: %4d, A: %d, B: %d, C: %d M: %d\r\n",
 8003ac8:	6982      	ldr	r2, [r0, #24]
 8003aca:	f9b0 3000 	ldrsh.w	r3, [r0]
 8003ace:	9204      	str	r2, [sp, #16]
 8003ad0:	68c2      	ldr	r2, [r0, #12]
 8003ad2:	9203      	str	r2, [sp, #12]
 8003ad4:	6882      	ldr	r2, [r0, #8]
 8003ad6:	9202      	str	r2, [sp, #8]
 8003ad8:	6842      	ldr	r2, [r0, #4]
 8003ada:	9201      	str	r2, [sp, #4]
 8003adc:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8003ae0:	9200      	str	r2, [sp, #0]
 8003ae2:	4641      	mov	r1, r8
 8003ae4:	4632      	mov	r2, r6
			temp = HGCodeGetCommandData();
 8003ae6:	4604      	mov	r4, r0
			sprintf(buff,(char*)"Count: %4d, G: %4d, H: %4d, A: %d, B: %d, C: %d M: %d\r\n",
 8003ae8:	a807      	add	r0, sp, #28
 8003aea:	f000 ff23 	bl	8004934 <siprintf>
			HAL_UART_Transmit_IT(&huart3,(char*)buff,strlen(buff));
 8003aee:	a807      	add	r0, sp, #28
 8003af0:	f7fc fb8e 	bl	8000210 <strlen>
 8003af4:	a907      	add	r1, sp, #28
 8003af6:	b282      	uxth	r2, r0
 8003af8:	4648      	mov	r0, r9
 8003afa:	f7fe fec8 	bl	800288e <HAL_UART_Transmit_IT>
			if(temp->HGCodeCommand.G != 0){
 8003afe:	f9b4 3000 	ldrsh.w	r3, [r4]
			sprintf(buff,(char*)"Count: %4d, G: %4d, H: %4d, A: %d, B: %d, C: %d M: %d\r\n",
 8003b02:	1c77      	adds	r7, r6, #1
			if(temp->HGCodeCommand.G != 0){
 8003b04:	b38b      	cbz	r3, 8003b6a <main+0x172>
				switch(temp->HGCodeCommand.G){
 8003b06:	2b03      	cmp	r3, #3
 8003b08:	d027      	beq.n	8003b5a <main+0x162>
 8003b0a:	dc16      	bgt.n	8003b3a <main+0x142>
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d01c      	beq.n	8003b4a <main+0x152>
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d01e      	beq.n	8003b52 <main+0x15a>
				memset(temp,0x00,sizeof(HGCodeDataControl_t));
 8003b14:	221c      	movs	r2, #28
 8003b16:	2100      	movs	r1, #0
 8003b18:	4620      	mov	r0, r4
 8003b1a:	f000 fe47 	bl	80047ac <memset>
			sprintf(buff,(char*)"Count: %4d, G: %4d, H: %4d, A: %d, B: %d, C: %d M: %d\r\n",
 8003b1e:	463e      	mov	r6, r7
 8003b20:	e7cc      	b.n	8003abc <main+0xc4>
	  setColor(neoPixel_P,converColorTo32((uint8_t)0,(uint8_t)0,(uint8_t)0),i);
 8003b22:	2200      	movs	r2, #0
 8003b24:	4611      	mov	r1, r2
 8003b26:	4610      	mov	r0, r2
 8003b28:	f000 f8e0 	bl	8003cec <converColorTo32>
 8003b2c:	b2a2      	uxth	r2, r4
 8003b2e:	4601      	mov	r1, r0
 8003b30:	4630      	mov	r0, r6
 8003b32:	f000 f8e0 	bl	8003cf6 <setColor>
  for(int i = 0 ; i < neoPixel_P->ledCount; i++){
 8003b36:	3401      	adds	r4, #1
 8003b38:	e7b3      	b.n	8003aa2 <main+0xaa>
				switch(temp->HGCodeCommand.G){
 8003b3a:	2b1b      	cmp	r3, #27
 8003b3c:	d011      	beq.n	8003b62 <main+0x16a>
 8003b3e:	2b1c      	cmp	r3, #28
 8003b40:	d1e8      	bne.n	8003b14 <main+0x11c>
					G28(temp);
 8003b42:	4620      	mov	r0, r4
 8003b44:	f7ff f88c 	bl	8002c60 <G28>
					break;
 8003b48:	e7e4      	b.n	8003b14 <main+0x11c>
					G01(temp);
 8003b4a:	4620      	mov	r0, r4
 8003b4c:	f7ff f846 	bl	8002bdc <G01>
					break;
 8003b50:	e7e0      	b.n	8003b14 <main+0x11c>
					G02(temp);
 8003b52:	4620      	mov	r0, r4
 8003b54:	f7ff f854 	bl	8002c00 <G02>
					break;
 8003b58:	e7dc      	b.n	8003b14 <main+0x11c>
					G03(temp);
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	f7ff f868 	bl	8002c30 <G03>
					break;
 8003b60:	e7d8      	b.n	8003b14 <main+0x11c>
					G27(temp);
 8003b62:	4620      	mov	r0, r4
 8003b64:	f7ff f876 	bl	8002c54 <G27>
 8003b68:	e7d4      	b.n	8003b14 <main+0x11c>
			}else if(temp->HGCodeCommand.H != 0){
 8003b6a:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d0d0      	beq.n	8003b14 <main+0x11c>
				switch(temp->HGCodeCommand.H){
 8003b72:	2b21      	cmp	r3, #33	; 0x21
 8003b74:	d048      	beq.n	8003c08 <main+0x210>
 8003b76:	dc15      	bgt.n	8003ba4 <main+0x1ac>
 8003b78:	2b15      	cmp	r3, #21
 8003b7a:	d039      	beq.n	8003bf0 <main+0x1f8>
 8003b7c:	dc09      	bgt.n	8003b92 <main+0x19a>
 8003b7e:	2b0b      	cmp	r3, #11
 8003b80:	d02e      	beq.n	8003be0 <main+0x1e8>
 8003b82:	2b14      	cmp	r3, #20
 8003b84:	d030      	beq.n	8003be8 <main+0x1f0>
 8003b86:	2b0a      	cmp	r3, #10
 8003b88:	d1c4      	bne.n	8003b14 <main+0x11c>
					H10(temp);
 8003b8a:	4620      	mov	r0, r4
 8003b8c:	f7ff f896 	bl	8002cbc <H10>
					break;
 8003b90:	e7c0      	b.n	8003b14 <main+0x11c>
				switch(temp->HGCodeCommand.H){
 8003b92:	2b1f      	cmp	r3, #31
 8003b94:	d030      	beq.n	8003bf8 <main+0x200>
 8003b96:	dc33      	bgt.n	8003c00 <main+0x208>
 8003b98:	2b1e      	cmp	r3, #30
 8003b9a:	d1bb      	bne.n	8003b14 <main+0x11c>
					H30(temp);
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	f7ff f89f 	bl	8002ce0 <H30>
					break;
 8003ba2:	e7b7      	b.n	8003b14 <main+0x11c>
				switch(temp->HGCodeCommand.H){
 8003ba4:	2b2b      	cmp	r3, #43	; 0x2b
 8003ba6:	d03b      	beq.n	8003c20 <main+0x228>
 8003ba8:	dc08      	bgt.n	8003bbc <main+0x1c4>
 8003baa:	2b29      	cmp	r3, #41	; 0x29
 8003bac:	d030      	beq.n	8003c10 <main+0x218>
 8003bae:	dc33      	bgt.n	8003c18 <main+0x220>
 8003bb0:	2b28      	cmp	r3, #40	; 0x28
 8003bb2:	d1af      	bne.n	8003b14 <main+0x11c>
					H40(temp);
 8003bb4:	4620      	mov	r0, r4
 8003bb6:	f7ff f933 	bl	8002e20 <H40>
					break;
 8003bba:	e7ab      	b.n	8003b14 <main+0x11c>
				switch(temp->HGCodeCommand.H){
 8003bbc:	2b33      	cmp	r3, #51	; 0x33
 8003bbe:	d033      	beq.n	8003c28 <main+0x230>
 8003bc0:	dc06      	bgt.n	8003bd0 <main+0x1d8>
 8003bc2:	2b32      	cmp	r3, #50	; 0x32
 8003bc4:	d1a6      	bne.n	8003b14 <main+0x11c>
					H50(temp,neoPixel_P);
 8003bc6:	6829      	ldr	r1, [r5, #0]
 8003bc8:	4620      	mov	r0, r4
 8003bca:	f7ff f92d 	bl	8002e28 <H50>
					break;
 8003bce:	e7a1      	b.n	8003b14 <main+0x11c>
				switch(temp->HGCodeCommand.H){
 8003bd0:	2b3c      	cmp	r3, #60	; 0x3c
 8003bd2:	d02e      	beq.n	8003c32 <main+0x23a>
 8003bd4:	2b64      	cmp	r3, #100	; 0x64
 8003bd6:	d19d      	bne.n	8003b14 <main+0x11c>
					H100(temp);
 8003bd8:	4620      	mov	r0, r4
 8003bda:	f7ff f958 	bl	8002e8e <H100>
					break;
 8003bde:	e799      	b.n	8003b14 <main+0x11c>
					H11(temp);
 8003be0:	4620      	mov	r0, r4
 8003be2:	f7ff f873 	bl	8002ccc <H11>
					break;
 8003be6:	e795      	b.n	8003b14 <main+0x11c>
					H20(temp);
 8003be8:	4620      	mov	r0, r4
 8003bea:	f7ff f877 	bl	8002cdc <H20>
					break;
 8003bee:	e791      	b.n	8003b14 <main+0x11c>
					H21(temp);
 8003bf0:	4620      	mov	r0, r4
 8003bf2:	f7ff f874 	bl	8002cde <H21>
					break;
 8003bf6:	e78d      	b.n	8003b14 <main+0x11c>
					H31(temp);
 8003bf8:	4620      	mov	r0, r4
 8003bfa:	f7ff f899 	bl	8002d30 <H31>
					break;
 8003bfe:	e789      	b.n	8003b14 <main+0x11c>
					H32(temp);
 8003c00:	4620      	mov	r0, r4
 8003c02:	f7ff f8bd 	bl	8002d80 <H32>
					break;
 8003c06:	e785      	b.n	8003b14 <main+0x11c>
					H33(temp);
 8003c08:	4620      	mov	r0, r4
 8003c0a:	f7ff f8e1 	bl	8002dd0 <H33>
					break;
 8003c0e:	e781      	b.n	8003b14 <main+0x11c>
					H41(temp);
 8003c10:	4620      	mov	r0, r4
 8003c12:	f7ff f906 	bl	8002e22 <H41>
					break;
 8003c16:	e77d      	b.n	8003b14 <main+0x11c>
					H42(temp);
 8003c18:	4620      	mov	r0, r4
 8003c1a:	f7ff f903 	bl	8002e24 <H42>
					break;
 8003c1e:	e779      	b.n	8003b14 <main+0x11c>
					H43(temp);
 8003c20:	4620      	mov	r0, r4
 8003c22:	f7ff f900 	bl	8002e26 <H43>
					break;
 8003c26:	e775      	b.n	8003b14 <main+0x11c>
					H51(temp,neoPixel_P);
 8003c28:	6829      	ldr	r1, [r5, #0]
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	f7ff f915 	bl	8002e5a <H51>
					break;
 8003c30:	e770      	b.n	8003b14 <main+0x11c>
					H60(temp);
 8003c32:	4620      	mov	r0, r4
 8003c34:	f7ff f92a 	bl	8002e8c <H60>
					break;
 8003c38:	e76c      	b.n	8003b14 <main+0x11c>
 8003c3a:	bf00      	nop
 8003c3c:	0800508a 	.word	0x0800508a
 8003c40:	200008c0 	.word	0x200008c0
 8003c44:	20000700 	.word	0x20000700
 8003c48:	200007e0 	.word	0x200007e0
 8003c4c:	20000520 	.word	0x20000520
 8003c50:	20000024 	.word	0x20000024
 8003c54:	20000860 	.word	0x20000860
 8003c58:	20000900 	.word	0x20000900
 8003c5c:	200007a0 	.word	0x200007a0
 8003c60:	20000820 	.word	0x20000820
 8003c64:	20000740 	.word	0x20000740
 8003c68:	20000680 	.word	0x20000680
 8003c6c:	08005097 	.word	0x08005097

08003c70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c70:	4770      	bx	lr

08003c72 <updateColor.part.1>:
	for(int i = 0 ; i < WS2812BControl->ledCount; i++){
		setColor(WS2812BControl,converColorTo32((uint8_t)0x00,(uint8_t)0x00,(uint8_t)0x00),i);
	}
	updateColor(WS2812BControl,0);
}
void updateColor(WS2812BControl_t *WS2812BControl,int8_t mode){
 8003c72:	b510      	push	{r4, lr}
 8003c74:	4604      	mov	r4, r0
	switch(mode){
	case 0:
		setMode(WS2812BControl,0);
	case -1:
		HAL_TIM_PWM_Stop_DMA(WS2812BControl->timerControl,WS2812BControl->channel);
 8003c76:	6901      	ldr	r1, [r0, #16]
 8003c78:	6800      	ldr	r0, [r0, #0]
 8003c7a:	f7fe fb8b 	bl	8002394 <HAL_TIM_PWM_Stop_DMA>
		HAL_TIM_PWM_Start_DMA(WS2812BControl->timerControl,WS2812BControl->channel,WS2812BControl->bitBuff,(WS2812BControl->ledCount * 24) + 48);
 8003c7e:	89a3      	ldrh	r3, [r4, #12]
 8003c80:	68a2      	ldr	r2, [r4, #8]
 8003c82:	6921      	ldr	r1, [r4, #16]
 8003c84:	6820      	ldr	r0, [r4, #0]
 8003c86:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	3330      	adds	r3, #48	; 0x30
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	f7fe faf2 	bl	8002278 <HAL_TIM_PWM_Start_DMA>
		while(WS2812BControl->timerDMAControl->Instance->NDTR > 0);
 8003c94:	6863      	ldr	r3, [r4, #4]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	6853      	ldr	r3, [r2, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1fc      	bne.n	8003c98 <updateColor.part.1+0x26>
		HAL_TIM_PWM_Stop_DMA(WS2812BControl->timerControl,WS2812BControl->channel);
 8003c9e:	6921      	ldr	r1, [r4, #16]
 8003ca0:	6820      	ldr	r0, [r4, #0]
		break;
	case 1:
		setMode(WS2812BControl,1);
	}
}
 8003ca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_PWM_Stop_DMA(WS2812BControl->timerControl,WS2812BControl->channel);
 8003ca6:	f7fe bb75 	b.w	8002394 <HAL_TIM_PWM_Stop_DMA>

08003caa <setNeoPixel>:
void setNeoPixel(WS2812BControl_t *WS2812BControl,TIM_HandleTypeDef* timerControl,uint32_t channel,DMA_HandleTypeDef* timerDMAControl,uint16_t ledCount,TIM_HandleTypeDef* blankTimer){
 8003caa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cae:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8003cb2:	4690      	mov	r8, r2
	WS2812BControl->bitBuff = (uint32_t*)malloc(sizeof(uint32_t) * 24 * (ledCount + 2));
 8003cb4:	2560      	movs	r5, #96	; 0x60
 8003cb6:	1cb2      	adds	r2, r6, #2
 8003cb8:	4355      	muls	r5, r2
void setNeoPixel(WS2812BControl_t *WS2812BControl,TIM_HandleTypeDef* timerControl,uint32_t channel,DMA_HandleTypeDef* timerDMAControl,uint16_t ledCount,TIM_HandleTypeDef* blankTimer){
 8003cba:	4604      	mov	r4, r0
	WS2812BControl->bitBuff = (uint32_t*)malloc(sizeof(uint32_t) * 24 * (ledCount + 2));
 8003cbc:	4628      	mov	r0, r5
void setNeoPixel(WS2812BControl_t *WS2812BControl,TIM_HandleTypeDef* timerControl,uint32_t channel,DMA_HandleTypeDef* timerDMAControl,uint16_t ledCount,TIM_HandleTypeDef* blankTimer){
 8003cbe:	461f      	mov	r7, r3
 8003cc0:	4689      	mov	r9, r1
	WS2812BControl->bitBuff = (uint32_t*)malloc(sizeof(uint32_t) * 24 * (ledCount + 2));
 8003cc2:	f000 fd6b 	bl	800479c <malloc>
	memset(WS2812BControl->bitBuff,0x00,sizeof(uint32_t) * 24 * (ledCount + 2));
 8003cc6:	462a      	mov	r2, r5
	WS2812BControl->bitBuff = (uint32_t*)malloc(sizeof(uint32_t) * 24 * (ledCount + 2));
 8003cc8:	60a0      	str	r0, [r4, #8]
	memset(WS2812BControl->bitBuff,0x00,sizeof(uint32_t) * 24 * (ledCount + 2));
 8003cca:	2100      	movs	r1, #0
 8003ccc:	f000 fd6e 	bl	80047ac <memset>
	WS2812BControl->mode=0;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	7523      	strb	r3, [r4, #20]
	WS2812BControl->blankCount=0;
 8003cd4:	7563      	strb	r3, [r4, #21]
	WS2812BControl->blankFlag=0;
 8003cd6:	75a3      	strb	r3, [r4, #22]
	WS2812BControl->blankTimer=blankTimer;
 8003cd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
	WS2812BControl->timerControl = timerControl;
 8003cda:	f8c4 9000 	str.w	r9, [r4]
	WS2812BControl->channel = channel;
 8003cde:	f8c4 8010 	str.w	r8, [r4, #16]
	WS2812BControl->timerDMAControl = timerDMAControl;
 8003ce2:	6067      	str	r7, [r4, #4]
	WS2812BControl->ledCount = ledCount;
 8003ce4:	81a6      	strh	r6, [r4, #12]
	WS2812BControl->blankTimer=blankTimer;
 8003ce6:	61a3      	str	r3, [r4, #24]
 8003ce8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003cec <converColorTo32>:
	return ((uint32_t)green << 16) | ((uint32_t)red << 8) | ((uint32_t)blue);
 8003cec:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
}
 8003cf0:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8003cf4:	4770      	bx	lr

08003cf6 <setColor>:
	    else                  WS2812BControl->bitBuff[ledNo*24 + i + 24] = (uint32_t)36 ;
 8003cf6:	2318      	movs	r3, #24
 8003cf8:	435a      	muls	r2, r3
 8003cfa:	441a      	add	r2, r3
void setColor(WS2812BControl_t *WS2812BControl, uint32_t color, uint16_t ledNo){
 8003cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cfe:	0092      	lsls	r2, r2, #2
	    else                  WS2812BControl->bitBuff[ledNo*24 + i + 24] = (uint32_t)36 ;
 8003d00:	2317      	movs	r3, #23
		if(color&(1<<(23-i))) WS2812BControl->bitBuff[ledNo*24 + i + 24] = (uint32_t)76;
 8003d02:	2501      	movs	r5, #1
	    else                  WS2812BControl->bitBuff[ledNo*24 + i + 24] = (uint32_t)36 ;
 8003d04:	2624      	movs	r6, #36	; 0x24
		if(color&(1<<(23-i))) WS2812BControl->bitBuff[ledNo*24 + i + 24] = (uint32_t)76;
 8003d06:	274c      	movs	r7, #76	; 0x4c
 8003d08:	fa05 f403 	lsl.w	r4, r5, r3
 8003d0c:	420c      	tst	r4, r1
 8003d0e:	6884      	ldr	r4, [r0, #8]
 8003d10:	f103 33ff 	add.w	r3, r3, #4294967295
 8003d14:	bf14      	ite	ne
 8003d16:	50a7      	strne	r7, [r4, r2]
	    else                  WS2812BControl->bitBuff[ledNo*24 + i + 24] = (uint32_t)36 ;
 8003d18:	50a6      	streq	r6, [r4, r2]
	for(int i=0; i<24; i++){
 8003d1a:	1c5c      	adds	r4, r3, #1
 8003d1c:	f102 0204 	add.w	r2, r2, #4
 8003d20:	d1f2      	bne.n	8003d08 <setColor+0x12>
}
 8003d22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d24 <setColorArr>:
	    else                  buf[ledNo*24 + i] = (uint32_t)36;
 8003d24:	2318      	movs	r3, #24
 8003d26:	435a      	muls	r2, r3
void setColorArr(uint32_t* buf, uint32_t color,uint16_t ledNo){
 8003d28:	b570      	push	{r4, r5, r6, lr}
 8003d2a:	eb00 0082 	add.w	r0, r0, r2, lsl #2
	for(int i=0; i<24; i++){
 8003d2e:	2300      	movs	r3, #0
		if(color&(1<<(23-i))) buf[ledNo*24 + i] = (uint32_t)76;
 8003d30:	2401      	movs	r4, #1
	    else                  buf[ledNo*24 + i] = (uint32_t)36;
 8003d32:	2524      	movs	r5, #36	; 0x24
		if(color&(1<<(23-i))) buf[ledNo*24 + i] = (uint32_t)76;
 8003d34:	264c      	movs	r6, #76	; 0x4c
 8003d36:	f1c3 0217 	rsb	r2, r3, #23
 8003d3a:	fa04 f202 	lsl.w	r2, r4, r2
 8003d3e:	420a      	tst	r2, r1
 8003d40:	bf14      	ite	ne
 8003d42:	f840 6023 	strne.w	r6, [r0, r3, lsl #2]
	    else                  buf[ledNo*24 + i] = (uint32_t)36;
 8003d46:	f840 5023 	streq.w	r5, [r0, r3, lsl #2]
	for(int i=0; i<24; i++){
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	2b18      	cmp	r3, #24
 8003d4e:	d1f2      	bne.n	8003d36 <setColorArr+0x12>
}
 8003d50:	bd70      	pop	{r4, r5, r6, pc}

08003d52 <updateColor>:
void updateColor(WS2812BControl_t *WS2812BControl,int8_t mode){
 8003d52:	b510      	push	{r4, lr}
 8003d54:	4604      	mov	r4, r0
	switch(mode){
 8003d56:	b141      	cbz	r1, 8003d6a <updateColor+0x18>
 8003d58:	2901      	cmp	r1, #1
 8003d5a:	d00b      	beq.n	8003d74 <updateColor+0x22>
 8003d5c:	3101      	adds	r1, #1
 8003d5e:	d10f      	bne.n	8003d80 <updateColor+0x2e>
 8003d60:	4620      	mov	r0, r4
}
 8003d62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d66:	f7ff bf84 	b.w	8003c72 <updateColor.part.1>
}

void setMode(WS2812BControl_t *WS2812BControl, uint8_t mode){
	switch(mode){
	case 0: //  
		WS2812BControl->mode = 0;
 8003d6a:	7501      	strb	r1, [r0, #20]
		HAL_TIM_Base_Stop_IT(WS2812BControl->blankTimer);
 8003d6c:	6980      	ldr	r0, [r0, #24]
 8003d6e:	f7fd ff15 	bl	8001b9c <HAL_TIM_Base_Stop_IT>
 8003d72:	e7f5      	b.n	8003d60 <updateColor+0xe>
		break;
	case 1: //   
		WS2812BControl->mode = 1;
 8003d74:	7501      	strb	r1, [r0, #20]
}
 8003d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_Base_Start_IT(WS2812BControl->blankTimer);
 8003d7a:	6980      	ldr	r0, [r0, #24]
 8003d7c:	f7fd befe 	b.w	8001b7c <HAL_TIM_Base_Start_IT>
 8003d80:	bd10      	pop	{r4, pc}

08003d82 <updateColorBuff>:
void updateColorBuff(WS2812BControl_t *WS2812BControl,uint32_t *buff,uint32_t length,int8_t mode){
 8003d82:	b570      	push	{r4, r5, r6, lr}
 8003d84:	4604      	mov	r4, r0
 8003d86:	460d      	mov	r5, r1
 8003d88:	4616      	mov	r6, r2
	switch(mode){
 8003d8a:	b1c3      	cbz	r3, 8003dbe <updateColorBuff+0x3c>
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d01b      	beq.n	8003dc8 <updateColorBuff+0x46>
 8003d90:	3301      	adds	r3, #1
 8003d92:	d11f      	bne.n	8003dd4 <updateColorBuff+0x52>
		HAL_TIM_PWM_Stop_DMA(WS2812BControl->timerControl,WS2812BControl->channel);
 8003d94:	6921      	ldr	r1, [r4, #16]
 8003d96:	6820      	ldr	r0, [r4, #0]
 8003d98:	f7fe fafc 	bl	8002394 <HAL_TIM_PWM_Stop_DMA>
		HAL_TIM_PWM_Start_DMA(WS2812BControl->timerControl,WS2812BControl->channel,buff,length);
 8003d9c:	b2b3      	uxth	r3, r6
 8003d9e:	462a      	mov	r2, r5
 8003da0:	6921      	ldr	r1, [r4, #16]
 8003da2:	6820      	ldr	r0, [r4, #0]
 8003da4:	f7fe fa68 	bl	8002278 <HAL_TIM_PWM_Start_DMA>
		while(WS2812BControl->timerDMAControl->Instance->NDTR > 0);
 8003da8:	6863      	ldr	r3, [r4, #4]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	6853      	ldr	r3, [r2, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1fc      	bne.n	8003dac <updateColorBuff+0x2a>
		HAL_TIM_PWM_Stop_DMA(WS2812BControl->timerControl,WS2812BControl->channel);
 8003db2:	6921      	ldr	r1, [r4, #16]
 8003db4:	6820      	ldr	r0, [r4, #0]
}
 8003db6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_TIM_PWM_Stop_DMA(WS2812BControl->timerControl,WS2812BControl->channel);
 8003dba:	f7fe baeb 	b.w	8002394 <HAL_TIM_PWM_Stop_DMA>
		WS2812BControl->mode = 0;
 8003dbe:	7503      	strb	r3, [r0, #20]
		HAL_TIM_Base_Stop_IT(WS2812BControl->blankTimer);
 8003dc0:	6980      	ldr	r0, [r0, #24]
 8003dc2:	f7fd feeb 	bl	8001b9c <HAL_TIM_Base_Stop_IT>
 8003dc6:	e7e5      	b.n	8003d94 <updateColorBuff+0x12>
		WS2812BControl->mode = 1;
 8003dc8:	7503      	strb	r3, [r0, #20]
}
 8003dca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_TIM_Base_Start_IT(WS2812BControl->blankTimer);
 8003dce:	6980      	ldr	r0, [r0, #24]
 8003dd0:	f7fd bed4 	b.w	8001b7c <HAL_TIM_Base_Start_IT>
 8003dd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08003dd8 <NPEXITHandle>:
}
void freeNeoPixel(WS2812BControl_t *WS2812BControl){
	free(WS2812BControl->bitBuff);
}

void NPEXITHandle(WS2812BControl_t *WS2812BControl){
 8003dd8:	b570      	push	{r4, r5, r6, lr}
 8003dda:	4604      	mov	r4, r0
 8003ddc:	f5ad 6d90 	sub.w	sp, sp, #1152	; 0x480
	uint32_t buff[10*24+48] = {0};
 8003de0:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8003de4:	2100      	movs	r1, #0
 8003de6:	4668      	mov	r0, sp
 8003de8:	f000 fce0 	bl	80047ac <memset>
	if(WS2812BControl->mode == 1){
 8003dec:	7d23      	ldrb	r3, [r4, #20]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d10d      	bne.n	8003e0e <NPEXITHandle+0x36>
		if(WS2812BControl->blankCount == 4){
 8003df2:	7d63      	ldrb	r3, [r4, #21]
 8003df4:	2b04      	cmp	r3, #4
 8003df6:	d11f      	bne.n	8003e38 <NPEXITHandle+0x60>
			if(WS2812BControl->blankFlag)
 8003df8:	7da5      	ldrb	r5, [r4, #22]
 8003dfa:	4e10      	ldr	r6, [pc, #64]	; (8003e3c <NPEXITHandle+0x64>)
 8003dfc:	b185      	cbz	r5, 8003e20 <NPEXITHandle+0x48>
 8003dfe:	6830      	ldr	r0, [r6, #0]
 8003e00:	f7ff ff37 	bl	8003c72 <updateColor.part.1>
				for(int i = 0 ; i < neoPixel_P->ledCount; i++){
					setColorArr(&buff[24],converColorTo32(0,0,0),i);
				}
				updateColorBuff(neoPixel_P,buff,10*24+48,-1);
			}
			WS2812BControl->blankFlag = ~WS2812BControl->blankFlag;
 8003e04:	7da3      	ldrb	r3, [r4, #22]
 8003e06:	43db      	mvns	r3, r3
 8003e08:	75a3      	strb	r3, [r4, #22]

			WS2812BControl->blankCount = 0;
 8003e0a:	2300      	movs	r3, #0
		}else{
			WS2812BControl->blankCount++;
 8003e0c:	7563      	strb	r3, [r4, #21]
		}
	}
}
 8003e0e:	f50d 6d90 	add.w	sp, sp, #1152	; 0x480
 8003e12:	bd70      	pop	{r4, r5, r6, pc}
					setColorArr(&buff[24],converColorTo32(0,0,0),i);
 8003e14:	b2aa      	uxth	r2, r5
 8003e16:	2100      	movs	r1, #0
 8003e18:	a818      	add	r0, sp, #96	; 0x60
 8003e1a:	f7ff ff83 	bl	8003d24 <setColorArr>
				for(int i = 0 ; i < neoPixel_P->ledCount; i++){
 8003e1e:	3501      	adds	r5, #1
 8003e20:	6830      	ldr	r0, [r6, #0]
 8003e22:	8983      	ldrh	r3, [r0, #12]
 8003e24:	429d      	cmp	r5, r3
 8003e26:	dbf5      	blt.n	8003e14 <NPEXITHandle+0x3c>
				updateColorBuff(neoPixel_P,buff,10*24+48,-1);
 8003e28:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2c:	f44f 7290 	mov.w	r2, #288	; 0x120
 8003e30:	4669      	mov	r1, sp
 8003e32:	f7ff ffa6 	bl	8003d82 <updateColorBuff>
 8003e36:	e7e5      	b.n	8003e04 <NPEXITHandle+0x2c>
			WS2812BControl->blankCount++;
 8003e38:	3301      	adds	r3, #1
 8003e3a:	e7e7      	b.n	8003e0c <NPEXITHandle+0x34>
 8003e3c:	20000024 	.word	0x20000024

08003e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e40:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e42:	4b0e      	ldr	r3, [pc, #56]	; (8003e7c <HAL_MspInit+0x3c>)
 8003e44:	2100      	movs	r1, #0
 8003e46:	9100      	str	r1, [sp, #0]
 8003e48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e4e:	645a      	str	r2, [r3, #68]	; 0x44
 8003e50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e52:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003e56:	9200      	str	r2, [sp, #0]
 8003e58:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e5a:	9101      	str	r1, [sp, #4]
 8003e5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e5e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003e62:	641a      	str	r2, [r3, #64]	; 0x40
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003e6c:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e6e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003e70:	f7fd f824 	bl	8000ebc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e74:	b003      	add	sp, #12
 8003e76:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e7a:	bf00      	nop
 8003e7c:	40023800 	.word	0x40023800

08003e80 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
	PWMPulseInterruptHandle(htim);
 8003e80:	f7ff bc8e 	b.w	80037a0 <PWMPulseInterruptHandle>

08003e84 <NMI_Handler>:
 8003e84:	4770      	bx	lr

08003e86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e86:	e7fe      	b.n	8003e86 <HardFault_Handler>

08003e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e88:	e7fe      	b.n	8003e88 <MemManage_Handler>

08003e8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e8a:	e7fe      	b.n	8003e8a <BusFault_Handler>

08003e8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e8c:	e7fe      	b.n	8003e8c <UsageFault_Handler>

08003e8e <SVC_Handler>:
 8003e8e:	4770      	bx	lr

08003e90 <DebugMon_Handler>:
 8003e90:	4770      	bx	lr

08003e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e92:	4770      	bx	lr

08003e94 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e94:	f7fc bfec 	b.w	8000e70 <HAL_IncTick>

08003e98 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8003e98:	4801      	ldr	r0, [pc, #4]	; (8003ea0 <DMA1_Stream4_IRQHandler+0x8>)
 8003e9a:	f7fd b95d 	b.w	8001158 <HAL_DMA_IRQHandler>
 8003e9e:	bf00      	nop
 8003ea0:	20000740 	.word	0x20000740

08003ea4 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003ea4:	4801      	ldr	r0, [pc, #4]	; (8003eac <DMA1_Stream5_IRQHandler+0x8>)
 8003ea6:	f7fd b957 	b.w	8001158 <HAL_DMA_IRQHandler>
 8003eaa:	bf00      	nop
 8003eac:	20000860 	.word	0x20000860

08003eb0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003eb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(endStopSignal == TRUE)
 8003eb2:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <EXTI9_5_IRQHandler+0x1c>)
 8003eb4:	7818      	ldrb	r0, [r3, #0]
 8003eb6:	2801      	cmp	r0, #1
 8003eb8:	d101      	bne.n	8003ebe <EXTI9_5_IRQHandler+0xe>
		EXTInterruptHandle(BTN_END);
 8003eba:	f7ff fc7d 	bl	80037b8 <EXTInterruptHandle>

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003ebe:	f44f 7000 	mov.w	r0, #512	; 0x200
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003ec2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003ec6:	f7fd bae7 	b.w	8001498 <HAL_GPIO_EXTI_IRQHandler>
 8003eca:	bf00      	nop
 8003ecc:	200004ed 	.word	0x200004ed

08003ed0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003ed0:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	if(count == 0){
 8003ed2:	4c1d      	ldr	r4, [pc, #116]	; (8003f48 <TIM1_TRG_COM_TIM11_IRQHandler+0x78>)
 8003ed4:	6823      	ldr	r3, [r4, #0]
 8003ed6:	4625      	mov	r5, r4
 8003ed8:	b973      	cbnz	r3, 8003ef8 <TIM1_TRG_COM_TIM11_IRQHandler+0x28>
		if(HAL_GPIO_ReadPin(FRT_BTN_GPIO_Port,FRT_BTN_Pin) == GPIO_PIN_RESET){
 8003eda:	2108      	movs	r1, #8
 8003edc:	481b      	ldr	r0, [pc, #108]	; (8003f4c <TIM1_TRG_COM_TIM11_IRQHandler+0x7c>)
 8003ede:	f7fd facf 	bl	8001480 <HAL_GPIO_ReadPin>
 8003ee2:	b908      	cbnz	r0, 8003ee8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>
			count = 1;
 8003ee4:	2301      	movs	r3, #1
		}
	}else if(count == DEBOUNCING_SHORT_TIME){
		if(HAL_GPIO_ReadPin(FRT_BTN_GPIO_Port,FRT_BTN_Pin) == GPIO_PIN_RESET){
			count += 1;
		}else{
			count = 0;
 8003ee6:	6023      	str	r3, [r4, #0]
//			EXTInterruptHandle(BTN_FRT_LONG);
//		}
//		count = 0;

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ee8:	4819      	ldr	r0, [pc, #100]	; (8003f50 <TIM1_TRG_COM_TIM11_IRQHandler+0x80>)
 8003eea:	f7fd fead 	bl	8001c48 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8003eee:	4819      	ldr	r0, [pc, #100]	; (8003f54 <TIM1_TRG_COM_TIM11_IRQHandler+0x84>)
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003ef0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_IRQHandler(&htim11);
 8003ef4:	f7fd bea8 	b.w	8001c48 <HAL_TIM_IRQHandler>
	}else if(count == DEBOUNCING_SHORT_TIME){
 8003ef8:	6823      	ldr	r3, [r4, #0]
 8003efa:	2b0a      	cmp	r3, #10
 8003efc:	d107      	bne.n	8003f0e <TIM1_TRG_COM_TIM11_IRQHandler+0x3e>
		if(HAL_GPIO_ReadPin(FRT_BTN_GPIO_Port,FRT_BTN_Pin) == GPIO_PIN_RESET){
 8003efe:	2108      	movs	r1, #8
 8003f00:	4812      	ldr	r0, [pc, #72]	; (8003f4c <TIM1_TRG_COM_TIM11_IRQHandler+0x7c>)
 8003f02:	f7fd fabd 	bl	8001480 <HAL_GPIO_ReadPin>
 8003f06:	b9a0      	cbnz	r0, 8003f32 <TIM1_TRG_COM_TIM11_IRQHandler+0x62>
			count += 1;
 8003f08:	6823      	ldr	r3, [r4, #0]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	e7eb      	b.n	8003ee6 <TIM1_TRG_COM_TIM11_IRQHandler+0x16>
		count += 1;
 8003f0e:	6823      	ldr	r3, [r4, #0]
		if(HAL_GPIO_ReadPin(FRT_BTN_GPIO_Port,FRT_BTN_Pin) != GPIO_PIN_RESET){
 8003f10:	480e      	ldr	r0, [pc, #56]	; (8003f4c <TIM1_TRG_COM_TIM11_IRQHandler+0x7c>)
		count += 1;
 8003f12:	3301      	adds	r3, #1
		if(HAL_GPIO_ReadPin(FRT_BTN_GPIO_Port,FRT_BTN_Pin) != GPIO_PIN_RESET){
 8003f14:	2108      	movs	r1, #8
		count += 1;
 8003f16:	6023      	str	r3, [r4, #0]
		if(HAL_GPIO_ReadPin(FRT_BTN_GPIO_Port,FRT_BTN_Pin) != GPIO_PIN_RESET){
 8003f18:	f7fd fab2 	bl	8001480 <HAL_GPIO_ReadPin>
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	d0e3      	beq.n	8003ee8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>
			if(count > DEBOUNCING_SHORT_TIME && count < DEBOUNCING_LONG_TIME){
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	2b0a      	cmp	r3, #10
 8003f24:	d907      	bls.n	8003f36 <TIM1_TRG_COM_TIM11_IRQHandler+0x66>
 8003f26:	6823      	ldr	r3, [r4, #0]
 8003f28:	2b95      	cmp	r3, #149	; 0x95
 8003f2a:	d804      	bhi.n	8003f36 <TIM1_TRG_COM_TIM11_IRQHandler+0x66>
				EXTInterruptHandle(BTN_FRT_SHORT);
 8003f2c:	2002      	movs	r0, #2
 8003f2e:	f7ff fc43 	bl	80037b8 <EXTInterruptHandle>
			count = 0;
 8003f32:	2300      	movs	r3, #0
 8003f34:	e7d7      	b.n	8003ee6 <TIM1_TRG_COM_TIM11_IRQHandler+0x16>
			}else if(count > DEBOUNCING_LONG_TIME){
 8003f36:	682b      	ldr	r3, [r5, #0]
 8003f38:	2b96      	cmp	r3, #150	; 0x96
 8003f3a:	d9d5      	bls.n	8003ee8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>
				EXTInterruptHandle(BTN_FRT_LONG);
 8003f3c:	2003      	movs	r0, #3
 8003f3e:	f7ff fc3b 	bl	80037b8 <EXTInterruptHandle>
				count = 0;
 8003f42:	2300      	movs	r3, #0
 8003f44:	602b      	str	r3, [r5, #0]
 8003f46:	e7cf      	b.n	8003ee8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>
 8003f48:	2000050c 	.word	0x2000050c
 8003f4c:	40020800 	.word	0x40020800
 8003f50:	200007e0 	.word	0x200007e0
 8003f54:	20000700 	.word	0x20000700

08003f58 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003f58:	4801      	ldr	r0, [pc, #4]	; (8003f60 <TIM1_CC_IRQHandler+0x8>)
 8003f5a:	f7fd be75 	b.w	8001c48 <HAL_TIM_IRQHandler>
 8003f5e:	bf00      	nop
 8003f60:	200007e0 	.word	0x200007e0

08003f64 <TIM1_UP_TIM10_IRQHandler>:
 8003f64:	f7ff bff8 	b.w	8003f58 <TIM1_CC_IRQHandler>

08003f68 <TIM1_BRK_TIM9_IRQHandler>:
 8003f68:	f7ff bff6 	b.w	8003f58 <TIM1_CC_IRQHandler>

08003f6c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003f6c:	4801      	ldr	r0, [pc, #4]	; (8003f74 <TIM3_IRQHandler+0x8>)
 8003f6e:	f7fd be6b 	b.w	8001c48 <HAL_TIM_IRQHandler>
 8003f72:	bf00      	nop
 8003f74:	20000680 	.word	0x20000680

08003f78 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003f78:	4801      	ldr	r0, [pc, #4]	; (8003f80 <USART2_IRQHandler+0x8>)
 8003f7a:	f7fe bd79 	b.w	8002a70 <HAL_UART_IRQHandler>
 8003f7e:	bf00      	nop
 8003f80:	20000900 	.word	0x20000900

08003f84 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003f84:	4801      	ldr	r0, [pc, #4]	; (8003f8c <USART3_IRQHandler+0x8>)
 8003f86:	f7fe bd73 	b.w	8002a70 <HAL_UART_IRQHandler>
 8003f8a:	bf00      	nop
 8003f8c:	200008c0 	.word	0x200008c0

08003f90 <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8003f90:	4801      	ldr	r0, [pc, #4]	; (8003f98 <TIM8_UP_TIM13_IRQHandler+0x8>)
 8003f92:	f7fd be59 	b.w	8001c48 <HAL_TIM_IRQHandler>
 8003f96:	bf00      	nop
 8003f98:	200006c0 	.word	0x200006c0

08003f9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	DecodeTimerInterruptHandler();
 8003f9e:	f7ff f93b 	bl	8003218 <DecodeTimerInterruptHandler>

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003fa2:	4802      	ldr	r0, [pc, #8]	; (8003fac <TIM6_DAC_IRQHandler+0x10>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003fa4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8003fa8:	f7fd be4e 	b.w	8001c48 <HAL_TIM_IRQHandler>
 8003fac:	200007a0 	.word	0x200007a0

08003fb0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003fb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */
	NPEXITHandle(&neoPixel);
 8003fb2:	4804      	ldr	r0, [pc, #16]	; (8003fc4 <TIM7_IRQHandler+0x14>)
 8003fb4:	f7ff ff10 	bl	8003dd8 <NPEXITHandle>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003fb8:	4803      	ldr	r0, [pc, #12]	; (8003fc8 <TIM7_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003fba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim7);
 8003fbe:	f7fd be43 	b.w	8001c48 <HAL_TIM_IRQHandler>
 8003fc2:	bf00      	nop
 8003fc4:	200004f0 	.word	0x200004f0
 8003fc8:	20000820 	.word	0x20000820

08003fcc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
//	HAL_UART_Transmit_IT(&huart2,"end stop interrupt\r\n",40);
	EXTInterruptHandle(GPIO_Pin);
 8003fcc:	b2c0      	uxtb	r0, r0
 8003fce:	f7ff bbf3 	b.w	80037b8 <EXTInterruptHandle>
	...

08003fd4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003fd4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003fd6:	4b0a      	ldr	r3, [pc, #40]	; (8004000 <_sbrk+0x2c>)
 8003fd8:	6819      	ldr	r1, [r3, #0]
{
 8003fda:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003fdc:	b909      	cbnz	r1, 8003fe2 <_sbrk+0xe>
		heap_end = &end;
 8003fde:	4909      	ldr	r1, [pc, #36]	; (8004004 <_sbrk+0x30>)
 8003fe0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003fe2:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003fe4:	4669      	mov	r1, sp
 8003fe6:	4402      	add	r2, r0
 8003fe8:	428a      	cmp	r2, r1
 8003fea:	d906      	bls.n	8003ffa <_sbrk+0x26>
	{
		errno = ENOMEM;
 8003fec:	f000 fbac 	bl	8004748 <__errno>
 8003ff0:	230c      	movs	r3, #12
 8003ff2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff8:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003ffa:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003ffc:	bd08      	pop	{r3, pc}
 8003ffe:	bf00      	nop
 8004000:	20000510 	.word	0x20000510
 8004004:	20000944 	.word	0x20000944

08004008 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004008:	490f      	ldr	r1, [pc, #60]	; (8004048 <SystemInit+0x40>)
 800400a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800400e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004012:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004016:	4b0d      	ldr	r3, [pc, #52]	; (800404c <SystemInit+0x44>)
 8004018:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800401a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800401c:	f042 0201 	orr.w	r2, r2, #1
 8004020:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004022:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800402a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800402e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004030:	4a07      	ldr	r2, [pc, #28]	; (8004050 <SystemInit+0x48>)
 8004032:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800403a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800403c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800403e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004042:	608b      	str	r3, [r1, #8]
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	e000ed00 	.word	0xe000ed00
 800404c:	40023800 	.word	0x40023800
 8004050:	24003010 	.word	0x24003010

08004054 <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004054:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 10000 - 1;
 8004056:	4a0f      	ldr	r2, [pc, #60]	; (8004094 <MX_TIM6_Init+0x40>)
  htim6.Instance = TIM6;
 8004058:	480f      	ldr	r0, [pc, #60]	; (8004098 <MX_TIM6_Init+0x44>)
  htim6.Init.Prescaler = 10000 - 1;
 800405a:	f242 730f 	movw	r3, #9999	; 0x270f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800405e:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 10000 - 1;
 8004060:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 360-1;
 8004064:	f240 1367 	movw	r3, #359	; 0x167
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004068:	9400      	str	r4, [sp, #0]
 800406a:	9401      	str	r4, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800406c:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 360-1;
 800406e:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004070:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004072:	f7fd fefb 	bl	8001e6c <HAL_TIM_Base_Init>
 8004076:	b108      	cbz	r0, 800407c <MX_TIM6_Init+0x28>
  {
    Error_Handler();
 8004078:	f7ff fdfa 	bl	8003c70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800407c:	4669      	mov	r1, sp
 800407e:	4806      	ldr	r0, [pc, #24]	; (8004098 <MX_TIM6_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004080:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004082:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004084:	f7fe f9e2 	bl	800244c <HAL_TIMEx_MasterConfigSynchronization>
 8004088:	b108      	cbz	r0, 800408e <MX_TIM6_Init+0x3a>
  {
    Error_Handler();
 800408a:	f7ff fdf1 	bl	8003c70 <Error_Handler>
  }

}
 800408e:	b002      	add	sp, #8
 8004090:	bd10      	pop	{r4, pc}
 8004092:	bf00      	nop
 8004094:	40001000 	.word	0x40001000
 8004098:	200007a0 	.word	0x200007a0

0800409c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800409c:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 9000;
 800409e:	4a0f      	ldr	r2, [pc, #60]	; (80040dc <MX_TIM7_Init+0x40>)
  htim7.Instance = TIM7;
 80040a0:	480f      	ldr	r0, [pc, #60]	; (80040e0 <MX_TIM7_Init+0x44>)
  htim7.Init.Prescaler = 9000;
 80040a2:	f242 3328 	movw	r3, #9000	; 0x2328
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040a6:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 9000;
 80040a8:	e880 000c 	stmia.w	r0, {r2, r3}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 1000 - 1;
 80040ac:	f240 33e7 	movw	r3, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040b0:	9400      	str	r4, [sp, #0]
 80040b2:	9401      	str	r4, [sp, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040b4:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 1000 - 1;
 80040b6:	60c3      	str	r3, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040b8:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80040ba:	f7fd fed7 	bl	8001e6c <HAL_TIM_Base_Init>
 80040be:	b108      	cbz	r0, 80040c4 <MX_TIM7_Init+0x28>
  {
    Error_Handler();
 80040c0:	f7ff fdd6 	bl	8003c70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80040c4:	4669      	mov	r1, sp
 80040c6:	4806      	ldr	r0, [pc, #24]	; (80040e0 <MX_TIM7_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040c8:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040ca:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80040cc:	f7fe f9be 	bl	800244c <HAL_TIMEx_MasterConfigSynchronization>
 80040d0:	b108      	cbz	r0, 80040d6 <MX_TIM7_Init+0x3a>
  {
    Error_Handler();
 80040d2:	f7ff fdcd 	bl	8003c70 <Error_Handler>
  }

}
 80040d6:	b002      	add	sp, #8
 80040d8:	bd10      	pop	{r4, pc}
 80040da:	bf00      	nop
 80040dc:	40001400 	.word	0x40001400
 80040e0:	20000820 	.word	0x20000820

080040e4 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{

  htim11.Instance = TIM11;
 80040e4:	480a      	ldr	r0, [pc, #40]	; (8004110 <MX_TIM11_Init+0x2c>)
  htim11.Init.Prescaler = 10000-1;
 80040e6:	490b      	ldr	r1, [pc, #44]	; (8004114 <MX_TIM11_Init+0x30>)
{
 80040e8:	b508      	push	{r3, lr}
  htim11.Init.Prescaler = 10000-1;
 80040ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80040ee:	e880 000a 	stmia.w	r0, {r1, r3}
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim11.Init.Period = 90-1;
 80040f2:	2259      	movs	r2, #89	; 0x59
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040f4:	2300      	movs	r3, #0
 80040f6:	6083      	str	r3, [r0, #8]
  htim11.Init.Period = 90-1;
 80040f8:	60c2      	str	r2, [r0, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040fa:	6103      	str	r3, [r0, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040fc:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80040fe:	f7fd feb5 	bl	8001e6c <HAL_TIM_Base_Init>
 8004102:	b118      	cbz	r0, 800410c <MX_TIM11_Init+0x28>
  {
    Error_Handler();
  }

}
 8004104:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004108:	f7ff bdb2 	b.w	8003c70 <Error_Handler>
 800410c:	bd08      	pop	{r3, pc}
 800410e:	bf00      	nop
 8004110:	20000700 	.word	0x20000700
 8004114:	40014800 	.word	0x40014800

08004118 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8004118:	6802      	ldr	r2, [r0, #0]
 800411a:	4b19      	ldr	r3, [pc, #100]	; (8004180 <HAL_TIM_PWM_MspInit+0x68>)
 800411c:	429a      	cmp	r2, r3
{
 800411e:	b513      	push	{r0, r1, r4, lr}
  if(tim_pwmHandle->Instance==TIM1)
 8004120:	d12c      	bne.n	800417c <HAL_TIM_PWM_MspInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004122:	2400      	movs	r4, #0
 8004124:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8004128:	9401      	str	r4, [sp, #4]
 800412a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800412c:	f042 0201 	orr.w	r2, r2, #1
 8004130:	645a      	str	r2, [r3, #68]	; 0x44
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	f003 0301 	and.w	r3, r3, #1

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004138:	4622      	mov	r2, r4
 800413a:	4621      	mov	r1, r4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800413c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800413e:	2018      	movs	r0, #24
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004140:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004142:	f7fc fecd 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004146:	2018      	movs	r0, #24
 8004148:	f7fc fefe 	bl	8000f48 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800414c:	4622      	mov	r2, r4
 800414e:	4621      	mov	r1, r4
 8004150:	2019      	movs	r0, #25
 8004152:	f7fc fec5 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004156:	2019      	movs	r0, #25
 8004158:	f7fc fef6 	bl	8000f48 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800415c:	4622      	mov	r2, r4
 800415e:	4621      	mov	r1, r4
 8004160:	201a      	movs	r0, #26
 8004162:	f7fc febd 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004166:	201a      	movs	r0, #26
 8004168:	f7fc feee 	bl	8000f48 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800416c:	201b      	movs	r0, #27
 800416e:	4622      	mov	r2, r4
 8004170:	4621      	mov	r1, r4
 8004172:	f7fc feb5 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004176:	201b      	movs	r0, #27
 8004178:	f7fc fee6 	bl	8000f48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800417c:	b002      	add	sp, #8
 800417e:	bd10      	pop	{r4, pc}
 8004180:	40010000 	.word	0x40010000

08004184 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004184:	b530      	push	{r4, r5, lr}

  if(tim_baseHandle->Instance==TIM3)
 8004186:	6803      	ldr	r3, [r0, #0]
 8004188:	4a46      	ldr	r2, [pc, #280]	; (80042a4 <HAL_TIM_Base_MspInit+0x120>)
 800418a:	4293      	cmp	r3, r2
{
 800418c:	b087      	sub	sp, #28
 800418e:	4605      	mov	r5, r0
  if(tim_baseHandle->Instance==TIM3)
 8004190:	d133      	bne.n	80041fa <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004192:	2300      	movs	r3, #0
 8004194:	f502 320d 	add.w	r2, r2, #144384	; 0x23400
 8004198:	9301      	str	r3, [sp, #4]
 800419a:	6c11      	ldr	r1, [r2, #64]	; 0x40
  
    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 800419c:	4c42      	ldr	r4, [pc, #264]	; (80042a8 <HAL_TIM_Base_MspInit+0x124>)
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800419e:	4843      	ldr	r0, [pc, #268]	; (80042ac <HAL_TIM_Base_MspInit+0x128>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041a0:	f041 0102 	orr.w	r1, r1, #2
 80041a4:	6411      	str	r1, [r2, #64]	; 0x40
 80041a6:	6c12      	ldr	r2, [r2, #64]	; 0x40
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80041a8:	60e3      	str	r3, [r4, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041aa:	f002 0202 	and.w	r2, r2, #2
 80041ae:	9201      	str	r2, [sp, #4]
 80041b0:	9a01      	ldr	r2, [sp, #4]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80041b2:	61e3      	str	r3, [r4, #28]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80041b4:	2240      	movs	r2, #64	; 0x40
 80041b6:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 80041ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80041be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041c2:	6122      	str	r2, [r4, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80041c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80041c8:	6162      	str	r2, [r4, #20]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80041ca:	4620      	mov	r0, r4
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80041cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80041d0:	61a2      	str	r2, [r4, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80041d2:	6223      	str	r3, [r4, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041d4:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80041d6:	f7fc fef1 	bl	8000fbc <HAL_DMA_Init>
 80041da:	b108      	cbz	r0, 80041e0 <HAL_TIM_Base_MspInit+0x5c>
    {
      Error_Handler();
 80041dc:	f7ff fd48 	bl	8003c70 <Error_Handler>
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80041e0:	2200      	movs	r2, #0
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80041e2:	626c      	str	r4, [r5, #36]	; 0x24
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80041e4:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80041e6:	201d      	movs	r0, #29
 80041e8:	4611      	mov	r1, r2
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80041ea:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80041ec:	f7fc fe78 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80041f0:	201d      	movs	r0, #29
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();

    /* TIM13 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80041f2:	f7fc fea9 	bl	8000f48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 80041f6:	b007      	add	sp, #28
 80041f8:	bd30      	pop	{r4, r5, pc}
  else if(tim_baseHandle->Instance==TIM6)
 80041fa:	4a2d      	ldr	r2, [pc, #180]	; (80042b0 <HAL_TIM_Base_MspInit+0x12c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d111      	bne.n	8004224 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004200:	2200      	movs	r2, #0
 8004202:	4b2c      	ldr	r3, [pc, #176]	; (80042b4 <HAL_TIM_Base_MspInit+0x130>)
 8004204:	9202      	str	r2, [sp, #8]
 8004206:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004208:	f041 0110 	orr.w	r1, r1, #16
 800420c:	6419      	str	r1, [r3, #64]	; 0x40
 800420e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004210:	f003 0310 	and.w	r3, r3, #16
 8004214:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004216:	2036      	movs	r0, #54	; 0x36
 8004218:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 800421a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800421c:	f7fc fe60 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004220:	2036      	movs	r0, #54	; 0x36
 8004222:	e7e6      	b.n	80041f2 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8004224:	4a24      	ldr	r2, [pc, #144]	; (80042b8 <HAL_TIM_Base_MspInit+0x134>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d111      	bne.n	800424e <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800422a:	2200      	movs	r2, #0
 800422c:	4b21      	ldr	r3, [pc, #132]	; (80042b4 <HAL_TIM_Base_MspInit+0x130>)
 800422e:	9203      	str	r2, [sp, #12]
 8004230:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004232:	f041 0120 	orr.w	r1, r1, #32
 8004236:	6419      	str	r1, [r3, #64]	; 0x40
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f003 0320 	and.w	r3, r3, #32
 800423e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004240:	2037      	movs	r0, #55	; 0x37
 8004242:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004244:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004246:	f7fc fe4b 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800424a:	2037      	movs	r0, #55	; 0x37
 800424c:	e7d1      	b.n	80041f2 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM11)
 800424e:	4a1b      	ldr	r2, [pc, #108]	; (80042bc <HAL_TIM_Base_MspInit+0x138>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d111      	bne.n	8004278 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004254:	2200      	movs	r2, #0
 8004256:	4b17      	ldr	r3, [pc, #92]	; (80042b4 <HAL_TIM_Base_MspInit+0x130>)
 8004258:	9204      	str	r2, [sp, #16]
 800425a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800425c:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8004260:	6459      	str	r1, [r3, #68]	; 0x44
 8004262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004264:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004268:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800426a:	201a      	movs	r0, #26
 800426c:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 800426e:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004270:	f7fc fe36 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004274:	201a      	movs	r0, #26
 8004276:	e7bc      	b.n	80041f2 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM13)
 8004278:	4a11      	ldr	r2, [pc, #68]	; (80042c0 <HAL_TIM_Base_MspInit+0x13c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d1bb      	bne.n	80041f6 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800427e:	2200      	movs	r2, #0
 8004280:	4b0c      	ldr	r3, [pc, #48]	; (80042b4 <HAL_TIM_Base_MspInit+0x130>)
 8004282:	9205      	str	r2, [sp, #20]
 8004284:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004286:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800428a:	6419      	str	r1, [r3, #64]	; 0x40
 800428c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004292:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004294:	202c      	movs	r0, #44	; 0x2c
 8004296:	4611      	mov	r1, r2
    __HAL_RCC_TIM13_CLK_ENABLE();
 8004298:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800429a:	f7fc fe21 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800429e:	202c      	movs	r0, #44	; 0x2c
 80042a0:	e7a7      	b.n	80041f2 <HAL_TIM_Base_MspInit+0x6e>
 80042a2:	bf00      	nop
 80042a4:	40000400 	.word	0x40000400
 80042a8:	20000740 	.word	0x20000740
 80042ac:	40026070 	.word	0x40026070
 80042b0:	40001000 	.word	0x40001000
 80042b4:	40023800 	.word	0x40023800
 80042b8:	40001400 	.word	0x40001400
 80042bc:	40014800 	.word	0x40014800
 80042c0:	40001c00 	.word	0x40001c00

080042c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80042c4:	b510      	push	{r4, lr}
 80042c6:	4604      	mov	r4, r0
 80042c8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ca:	2214      	movs	r2, #20
 80042cc:	2100      	movs	r1, #0
 80042ce:	a803      	add	r0, sp, #12
 80042d0:	f000 fa6c 	bl	80047ac <memset>
  if(timHandle->Instance==TIM1)
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	4a24      	ldr	r2, [pc, #144]	; (8004368 <HAL_TIM_MspPostInit+0xa4>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d115      	bne.n	8004308 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042dc:	2300      	movs	r3, #0
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	4b22      	ldr	r3, [pc, #136]	; (800436c <HAL_TIM_MspPostInit+0xa8>)
 80042e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042e4:	f042 0201 	orr.w	r2, r2, #1
 80042e8:	631a      	str	r2, [r3, #48]	; 0x30
 80042ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	9300      	str	r3, [sp, #0]
 80042f2:	9b00      	ldr	r3, [sp, #0]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MOTOR_STEP_Pin;
 80042f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042fa:	2302      	movs	r3, #2
 80042fc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80042fe:	2301      	movs	r3, #1
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8004300:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8004302:	a903      	add	r1, sp, #12
 8004304:	481a      	ldr	r0, [pc, #104]	; (8004370 <HAL_TIM_MspPostInit+0xac>)
 8004306:	e015      	b.n	8004334 <HAL_TIM_MspPostInit+0x70>
  else if(timHandle->Instance==TIM3)
 8004308:	4a1a      	ldr	r2, [pc, #104]	; (8004374 <HAL_TIM_MspPostInit+0xb0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d116      	bne.n	800433c <HAL_TIM_MspPostInit+0x78>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800430e:	2300      	movs	r3, #0
 8004310:	9301      	str	r3, [sp, #4]
 8004312:	4b16      	ldr	r3, [pc, #88]	; (800436c <HAL_TIM_MspPostInit+0xa8>)
    HAL_GPIO_Init(FNT_LED_GPIO_Port, &GPIO_InitStruct);
 8004314:	4818      	ldr	r0, [pc, #96]	; (8004378 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004316:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004318:	f042 0204 	orr.w	r2, r2, #4
 800431c:	631a      	str	r2, [r3, #48]	; 0x30
 800431e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	9301      	str	r3, [sp, #4]
 8004326:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FNT_LED_Pin;
 8004328:	2340      	movs	r3, #64	; 0x40
 800432a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800432c:	2302      	movs	r3, #2
 800432e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004330:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(FNT_LED_GPIO_Port, &GPIO_InitStruct);
 8004332:	a903      	add	r1, sp, #12
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8004334:	f7fc ffca 	bl	80012cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8004338:	b008      	add	sp, #32
 800433a:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM13)
 800433c:	4a0f      	ldr	r2, [pc, #60]	; (800437c <HAL_TIM_MspPostInit+0xb8>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d1fa      	bne.n	8004338 <HAL_TIM_MspPostInit+0x74>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004342:	2300      	movs	r3, #0
 8004344:	9302      	str	r3, [sp, #8]
 8004346:	4b09      	ldr	r3, [pc, #36]	; (800436c <HAL_TIM_MspPostInit+0xa8>)
 8004348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	631a      	str	r2, [r3, #48]	; 0x30
 8004350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	9302      	str	r3, [sp, #8]
 8004358:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800435a:	2340      	movs	r3, #64	; 0x40
 800435c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800435e:	2302      	movs	r3, #2
 8004360:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8004362:	2309      	movs	r3, #9
 8004364:	e7cc      	b.n	8004300 <HAL_TIM_MspPostInit+0x3c>
 8004366:	bf00      	nop
 8004368:	40010000 	.word	0x40010000
 800436c:	40023800 	.word	0x40023800
 8004370:	40020000 	.word	0x40020000
 8004374:	40000400 	.word	0x40000400
 8004378:	40020800 	.word	0x40020800
 800437c:	40001c00 	.word	0x40001c00

08004380 <MX_TIM1_Init>:
{
 8004380:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004382:	2400      	movs	r4, #0
{
 8004384:	b092      	sub	sp, #72	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004386:	221c      	movs	r2, #28
 8004388:	4621      	mov	r1, r4
 800438a:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800438c:	9401      	str	r4, [sp, #4]
 800438e:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004390:	f000 fa0c 	bl	80047ac <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004394:	2220      	movs	r2, #32
 8004396:	4621      	mov	r1, r4
 8004398:	a80a      	add	r0, sp, #40	; 0x28
 800439a:	f000 fa07 	bl	80047ac <memset>
  htim1.Instance = TIM1;
 800439e:	481f      	ldr	r0, [pc, #124]	; (800441c <MX_TIM1_Init+0x9c>)
  htim1.Init.Prescaler = 1023;
 80043a0:	4a1f      	ldr	r2, [pc, #124]	; (8004420 <MX_TIM1_Init+0xa0>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043a2:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 1023;
 80043a4:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80043a8:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 0;
 80043ac:	60c4      	str	r4, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043ae:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80043b0:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043b2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80043b4:	f7fd fd74 	bl	8001ea0 <HAL_TIM_PWM_Init>
 80043b8:	b108      	cbz	r0, 80043be <MX_TIM1_Init+0x3e>
    Error_Handler();
 80043ba:	f7ff fc59 	bl	8003c70 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80043be:	a901      	add	r1, sp, #4
 80043c0:	4816      	ldr	r0, [pc, #88]	; (800441c <MX_TIM1_Init+0x9c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043c2:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043c4:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80043c6:	f7fe f841 	bl	800244c <HAL_TIMEx_MasterConfigSynchronization>
 80043ca:	b108      	cbz	r0, 80043d0 <MX_TIM1_Init+0x50>
    Error_Handler();
 80043cc:	f7ff fc50 	bl	8003c70 <Error_Handler>
  sConfigOC.Pulse = 0;
 80043d0:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043d2:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043d4:	4622      	mov	r2, r4
 80043d6:	a903      	add	r1, sp, #12
 80043d8:	4810      	ldr	r0, [pc, #64]	; (800441c <MX_TIM1_Init+0x9c>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043da:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 80043dc:	9404      	str	r4, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043de:	9405      	str	r4, [sp, #20]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80043e0:	9406      	str	r4, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043e2:	9407      	str	r4, [sp, #28]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80043e4:	9408      	str	r4, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80043e6:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043e8:	f7fd fdaa 	bl	8001f40 <HAL_TIM_PWM_ConfigChannel>
 80043ec:	b108      	cbz	r0, 80043f2 <MX_TIM1_Init+0x72>
    Error_Handler();
 80043ee:	f7ff fc3f 	bl	8003c70 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80043f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80043f6:	a90a      	add	r1, sp, #40	; 0x28
 80043f8:	4808      	ldr	r0, [pc, #32]	; (800441c <MX_TIM1_Init+0x9c>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80043fa:	940a      	str	r4, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80043fc:	940b      	str	r4, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80043fe:	940c      	str	r4, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.DeadTime = 0;
 8004400:	940d      	str	r4, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004402:	940e      	str	r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004404:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004406:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004408:	f7fe f83e 	bl	8002488 <HAL_TIMEx_ConfigBreakDeadTime>
 800440c:	b108      	cbz	r0, 8004412 <MX_TIM1_Init+0x92>
    Error_Handler();
 800440e:	f7ff fc2f 	bl	8003c70 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8004412:	4802      	ldr	r0, [pc, #8]	; (800441c <MX_TIM1_Init+0x9c>)
 8004414:	f7ff ff56 	bl	80042c4 <HAL_TIM_MspPostInit>
}
 8004418:	b012      	add	sp, #72	; 0x48
 800441a:	bd10      	pop	{r4, pc}
 800441c:	200007e0 	.word	0x200007e0
 8004420:	40010000 	.word	0x40010000

08004424 <MX_TIM3_Init>:
{
 8004424:	b510      	push	{r4, lr}
 8004426:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004428:	2210      	movs	r2, #16
 800442a:	2100      	movs	r1, #0
 800442c:	a803      	add	r0, sp, #12
 800442e:	f000 f9bd 	bl	80047ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004432:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004434:	221c      	movs	r2, #28
 8004436:	4621      	mov	r1, r4
 8004438:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800443c:	9401      	str	r4, [sp, #4]
 800443e:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004440:	f000 f9b4 	bl	80047ac <memset>
  htim3.Instance = TIM3;
 8004444:	481c      	ldr	r0, [pc, #112]	; (80044b8 <MX_TIM3_Init+0x94>)
 8004446:	4b1d      	ldr	r3, [pc, #116]	; (80044bc <MX_TIM3_Init+0x98>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004448:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 800444a:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 112;
 800444e:	2370      	movs	r3, #112	; 0x70
 8004450:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004452:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004454:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004456:	f7fd fd09 	bl	8001e6c <HAL_TIM_Base_Init>
 800445a:	b108      	cbz	r0, 8004460 <MX_TIM3_Init+0x3c>
    Error_Handler();
 800445c:	f7ff fc08 	bl	8003c70 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004464:	a903      	add	r1, sp, #12
 8004466:	4814      	ldr	r0, [pc, #80]	; (80044b8 <MX_TIM3_Init+0x94>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004468:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800446a:	f7fd fdd5 	bl	8002018 <HAL_TIM_ConfigClockSource>
 800446e:	b108      	cbz	r0, 8004474 <MX_TIM3_Init+0x50>
    Error_Handler();
 8004470:	f7ff fbfe 	bl	8003c70 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004474:	4810      	ldr	r0, [pc, #64]	; (80044b8 <MX_TIM3_Init+0x94>)
 8004476:	f7fd fd13 	bl	8001ea0 <HAL_TIM_PWM_Init>
 800447a:	b108      	cbz	r0, 8004480 <MX_TIM3_Init+0x5c>
    Error_Handler();
 800447c:	f7ff fbf8 	bl	8003c70 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004480:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004482:	a901      	add	r1, sp, #4
 8004484:	480c      	ldr	r0, [pc, #48]	; (80044b8 <MX_TIM3_Init+0x94>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004486:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004488:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800448a:	f7fd ffdf 	bl	800244c <HAL_TIMEx_MasterConfigSynchronization>
 800448e:	b108      	cbz	r0, 8004494 <MX_TIM3_Init+0x70>
    Error_Handler();
 8004490:	f7ff fbee 	bl	8003c70 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004494:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004496:	2200      	movs	r2, #0
 8004498:	a907      	add	r1, sp, #28
 800449a:	4807      	ldr	r0, [pc, #28]	; (80044b8 <MX_TIM3_Init+0x94>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800449c:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 800449e:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80044a0:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80044a2:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044a4:	f7fd fd4c 	bl	8001f40 <HAL_TIM_PWM_ConfigChannel>
 80044a8:	b108      	cbz	r0, 80044ae <MX_TIM3_Init+0x8a>
    Error_Handler();
 80044aa:	f7ff fbe1 	bl	8003c70 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 80044ae:	4802      	ldr	r0, [pc, #8]	; (80044b8 <MX_TIM3_Init+0x94>)
 80044b0:	f7ff ff08 	bl	80042c4 <HAL_TIM_MspPostInit>
}
 80044b4:	b00e      	add	sp, #56	; 0x38
 80044b6:	bd10      	pop	{r4, pc}
 80044b8:	20000680 	.word	0x20000680
 80044bc:	40000400 	.word	0x40000400

080044c0 <MX_TIM13_Init>:
{
 80044c0:	b500      	push	{lr}
 80044c2:	b089      	sub	sp, #36	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80044c4:	221c      	movs	r2, #28
 80044c6:	2100      	movs	r1, #0
 80044c8:	a801      	add	r0, sp, #4
 80044ca:	f000 f96f 	bl	80047ac <memset>
  htim13.Instance = TIM13;
 80044ce:	4814      	ldr	r0, [pc, #80]	; (8004520 <MX_TIM13_Init+0x60>)
  htim13.Init.Prescaler = 512;
 80044d0:	4b14      	ldr	r3, [pc, #80]	; (8004524 <MX_TIM13_Init+0x64>)
 80044d2:	f44f 7e00 	mov.w	lr, #512	; 0x200
 80044d6:	e880 4008 	stmia.w	r0, {r3, lr}
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044da:	2300      	movs	r3, #0
 80044dc:	6083      	str	r3, [r0, #8]
  htim13.Init.Period = 0;
 80044de:	60c3      	str	r3, [r0, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044e0:	6103      	str	r3, [r0, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044e2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80044e4:	f7fd fcc2 	bl	8001e6c <HAL_TIM_Base_Init>
 80044e8:	b108      	cbz	r0, 80044ee <MX_TIM13_Init+0x2e>
    Error_Handler();
 80044ea:	f7ff fbc1 	bl	8003c70 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80044ee:	480c      	ldr	r0, [pc, #48]	; (8004520 <MX_TIM13_Init+0x60>)
 80044f0:	f7fd fcd6 	bl	8001ea0 <HAL_TIM_PWM_Init>
 80044f4:	b108      	cbz	r0, 80044fa <MX_TIM13_Init+0x3a>
    Error_Handler();
 80044f6:	f7ff fbbb 	bl	8003c70 <Error_Handler>
  sConfigOC.Pulse = 0;
 80044fa:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80044fc:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044fe:	a901      	add	r1, sp, #4
 8004500:	4807      	ldr	r0, [pc, #28]	; (8004520 <MX_TIM13_Init+0x60>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004502:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8004504:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004506:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004508:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800450a:	f7fd fd19 	bl	8001f40 <HAL_TIM_PWM_ConfigChannel>
 800450e:	b108      	cbz	r0, 8004514 <MX_TIM13_Init+0x54>
    Error_Handler();
 8004510:	f7ff fbae 	bl	8003c70 <Error_Handler>
  HAL_TIM_MspPostInit(&htim13);
 8004514:	4802      	ldr	r0, [pc, #8]	; (8004520 <MX_TIM13_Init+0x60>)
 8004516:	f7ff fed5 	bl	80042c4 <HAL_TIM_MspPostInit>
}
 800451a:	b009      	add	sp, #36	; 0x24
 800451c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004520:	200006c0 	.word	0x200006c0
 8004524:	40001c00 	.word	0x40001c00

08004528 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004528:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800452a:	480b      	ldr	r0, [pc, #44]	; (8004558 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 800452c:	4b0b      	ldr	r3, [pc, #44]	; (800455c <MX_USART2_UART_Init+0x34>)
 800452e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004532:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004536:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004538:	2300      	movs	r3, #0
 800453a:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800453c:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800453e:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004540:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004542:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004544:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004546:	f7fe f917 	bl	8002778 <HAL_UART_Init>
 800454a:	b118      	cbz	r0, 8004554 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800454c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004550:	f7ff bb8e 	b.w	8003c70 <Error_Handler>
 8004554:	bd08      	pop	{r3, pc}
 8004556:	bf00      	nop
 8004558:	20000900 	.word	0x20000900
 800455c:	40004400 	.word	0x40004400

08004560 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004560:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8004562:	480b      	ldr	r0, [pc, #44]	; (8004590 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 8004564:	4b0b      	ldr	r3, [pc, #44]	; (8004594 <MX_USART3_UART_Init+0x34>)
 8004566:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800456a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 800456e:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004570:	2300      	movs	r3, #0
 8004572:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004574:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004576:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004578:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800457a:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800457c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800457e:	f7fe f8fb 	bl	8002778 <HAL_UART_Init>
 8004582:	b118      	cbz	r0, 800458c <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004584:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004588:	f7ff bb72 	b.w	8003c70 <Error_Handler>
 800458c:	bd08      	pop	{r3, pc}
 800458e:	bf00      	nop
 8004590:	200008c0 	.word	0x200008c0
 8004594:	40004800 	.word	0x40004800

08004598 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800459c:	2214      	movs	r2, #20
{
 800459e:	b08a      	sub	sp, #40	; 0x28
 80045a0:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045a2:	2100      	movs	r1, #0
 80045a4:	eb0d 0002 	add.w	r0, sp, r2
 80045a8:	f000 f900 	bl	80047ac <memset>
  if(uartHandle->Instance==USART2)
 80045ac:	6833      	ldr	r3, [r6, #0]
 80045ae:	4a49      	ldr	r2, [pc, #292]	; (80046d4 <HAL_UART_MspInit+0x13c>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d148      	bne.n	8004646 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80045b4:	2500      	movs	r5, #0
 80045b6:	4b48      	ldr	r3, [pc, #288]	; (80046d8 <HAL_UART_MspInit+0x140>)
 80045b8:	9500      	str	r5, [sp, #0]
 80045ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045bc:	4847      	ldr	r0, [pc, #284]	; (80046dc <HAL_UART_MspInit+0x144>)

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80045be:	4c48      	ldr	r4, [pc, #288]	; (80046e0 <HAL_UART_MspInit+0x148>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80045c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80045c4:	641a      	str	r2, [r3, #64]	; 0x40
 80045c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045c8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80045cc:	9200      	str	r2, [sp, #0]
 80045ce:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045d0:	9501      	str	r5, [sp, #4]
 80045d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045d4:	f042 0201 	orr.w	r2, r2, #1
 80045d8:	631a      	str	r2, [r3, #48]	; 0x30
 80045da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	9301      	str	r3, [sp, #4]
 80045e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80045e4:	230c      	movs	r3, #12
 80045e6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e8:	2302      	movs	r3, #2
 80045ea:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045ec:	2301      	movs	r3, #1
 80045ee:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045f0:	2303      	movs	r3, #3
 80045f2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80045f6:	2307      	movs	r3, #7
 80045f8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045fa:	f7fc fe67 	bl	80012cc <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80045fe:	4a39      	ldr	r2, [pc, #228]	; (80046e4 <HAL_UART_MspInit+0x14c>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004600:	60a5      	str	r5, [r4, #8]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004602:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004606:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800460a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800460e:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004610:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004612:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004616:	60e5      	str	r5, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004618:	6165      	str	r5, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800461a:	61a5      	str	r5, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800461c:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800461e:	6225      	str	r5, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004620:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004622:	f7fc fccb 	bl	8000fbc <HAL_DMA_Init>
 8004626:	b108      	cbz	r0, 800462c <HAL_UART_MspInit+0x94>
    {
      Error_Handler();
 8004628:	f7ff fb22 	bl	8003c70 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800462c:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800462e:	6374      	str	r4, [r6, #52]	; 0x34
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004630:	2026      	movs	r0, #38	; 0x26
 8004632:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004634:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004636:	f7fc fc53 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800463a:	2026      	movs	r0, #38	; 0x26
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800463c:	f7fc fc84 	bl	8000f48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004640:	b00a      	add	sp, #40	; 0x28
 8004642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(uartHandle->Instance==USART3)
 8004646:	4a28      	ldr	r2, [pc, #160]	; (80046e8 <HAL_UART_MspInit+0x150>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d1f9      	bne.n	8004640 <HAL_UART_MspInit+0xa8>
    __HAL_RCC_USART3_CLK_ENABLE();
 800464c:	4b22      	ldr	r3, [pc, #136]	; (80046d8 <HAL_UART_MspInit+0x140>)
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 800464e:	4827      	ldr	r0, [pc, #156]	; (80046ec <HAL_UART_MspInit+0x154>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004650:	2400      	movs	r4, #0
 8004652:	9402      	str	r4, [sp, #8]
 8004654:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004656:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800465a:	641a      	str	r2, [r3, #64]	; 0x40
 800465c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800465e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004662:	9202      	str	r2, [sp, #8]
 8004664:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004666:	9403      	str	r4, [sp, #12]
 8004668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800466a:	f042 0204 	orr.w	r2, r2, #4
 800466e:	631a      	str	r2, [r3, #48]	; 0x30
 8004670:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004672:	f002 0204 	and.w	r2, r2, #4
 8004676:	9203      	str	r2, [sp, #12]
 8004678:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800467a:	9404      	str	r4, [sp, #16]
 800467c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800467e:	f042 0202 	orr.w	r2, r2, #2
 8004682:	631a      	str	r2, [r3, #48]	; 0x30
 8004684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	9304      	str	r3, [sp, #16]
 800468c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800468e:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 8004692:	2320      	movs	r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004694:	2701      	movs	r7, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004696:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004698:	2507      	movs	r5, #7
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 800469a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 800469c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800469e:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046a2:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046a4:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80046a6:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 80046a8:	f7fc fe10 	bl	80012cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 80046ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 80046b0:	a905      	add	r1, sp, #20
 80046b2:	480f      	ldr	r0, [pc, #60]	; (80046f0 <HAL_UART_MspInit+0x158>)
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 80046b4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046b6:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046ba:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046bc:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80046be:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 80046c0:	f7fc fe04 	bl	80012cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80046c4:	2027      	movs	r0, #39	; 0x27
 80046c6:	4622      	mov	r2, r4
 80046c8:	4621      	mov	r1, r4
 80046ca:	f7fc fc09 	bl	8000ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80046ce:	2027      	movs	r0, #39	; 0x27
 80046d0:	e7b4      	b.n	800463c <HAL_UART_MspInit+0xa4>
 80046d2:	bf00      	nop
 80046d4:	40004400 	.word	0x40004400
 80046d8:	40023800 	.word	0x40023800
 80046dc:	40020000 	.word	0x40020000
 80046e0:	20000860 	.word	0x20000860
 80046e4:	40026088 	.word	0x40026088
 80046e8:	40004800 	.word	0x40004800
 80046ec:	40020800 	.word	0x40020800
 80046f0:	40020400 	.word	0x40020400

080046f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80046f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800472c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80046f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80046fa:	e003      	b.n	8004704 <LoopCopyDataInit>

080046fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80046fc:	4b0c      	ldr	r3, [pc, #48]	; (8004730 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80046fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004700:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004702:	3104      	adds	r1, #4

08004704 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004704:	480b      	ldr	r0, [pc, #44]	; (8004734 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004706:	4b0c      	ldr	r3, [pc, #48]	; (8004738 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004708:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800470a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800470c:	d3f6      	bcc.n	80046fc <CopyDataInit>
  ldr  r2, =_sbss
 800470e:	4a0b      	ldr	r2, [pc, #44]	; (800473c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004710:	e002      	b.n	8004718 <LoopFillZerobss>

08004712 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004712:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004714:	f842 3b04 	str.w	r3, [r2], #4

08004718 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004718:	4b09      	ldr	r3, [pc, #36]	; (8004740 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800471a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800471c:	d3f9      	bcc.n	8004712 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800471e:	f7ff fc73 	bl	8004008 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004722:	f000 f817 	bl	8004754 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004726:	f7ff f967 	bl	80039f8 <main>
  bx  lr    
 800472a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800472c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004730:	0800512c 	.word	0x0800512c
  ldr  r0, =_sdata
 8004734:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004738:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 800473c:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8004740:	20000944 	.word	0x20000944

08004744 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004744:	e7fe      	b.n	8004744 <ADC_IRQHandler>
	...

08004748 <__errno>:
 8004748:	4b01      	ldr	r3, [pc, #4]	; (8004750 <__errno+0x8>)
 800474a:	6818      	ldr	r0, [r3, #0]
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	2000002c 	.word	0x2000002c

08004754 <__libc_init_array>:
 8004754:	b570      	push	{r4, r5, r6, lr}
 8004756:	4e0d      	ldr	r6, [pc, #52]	; (800478c <__libc_init_array+0x38>)
 8004758:	4c0d      	ldr	r4, [pc, #52]	; (8004790 <__libc_init_array+0x3c>)
 800475a:	1ba4      	subs	r4, r4, r6
 800475c:	10a4      	asrs	r4, r4, #2
 800475e:	2500      	movs	r5, #0
 8004760:	42a5      	cmp	r5, r4
 8004762:	d109      	bne.n	8004778 <__libc_init_array+0x24>
 8004764:	4e0b      	ldr	r6, [pc, #44]	; (8004794 <__libc_init_array+0x40>)
 8004766:	4c0c      	ldr	r4, [pc, #48]	; (8004798 <__libc_init_array+0x44>)
 8004768:	f000 fc44 	bl	8004ff4 <_init>
 800476c:	1ba4      	subs	r4, r4, r6
 800476e:	10a4      	asrs	r4, r4, #2
 8004770:	2500      	movs	r5, #0
 8004772:	42a5      	cmp	r5, r4
 8004774:	d105      	bne.n	8004782 <__libc_init_array+0x2e>
 8004776:	bd70      	pop	{r4, r5, r6, pc}
 8004778:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800477c:	4798      	blx	r3
 800477e:	3501      	adds	r5, #1
 8004780:	e7ee      	b.n	8004760 <__libc_init_array+0xc>
 8004782:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004786:	4798      	blx	r3
 8004788:	3501      	adds	r5, #1
 800478a:	e7f2      	b.n	8004772 <__libc_init_array+0x1e>
 800478c:	08005124 	.word	0x08005124
 8004790:	08005124 	.word	0x08005124
 8004794:	08005124 	.word	0x08005124
 8004798:	08005128 	.word	0x08005128

0800479c <malloc>:
 800479c:	4b02      	ldr	r3, [pc, #8]	; (80047a8 <malloc+0xc>)
 800479e:	4601      	mov	r1, r0
 80047a0:	6818      	ldr	r0, [r3, #0]
 80047a2:	f000 b859 	b.w	8004858 <_malloc_r>
 80047a6:	bf00      	nop
 80047a8:	2000002c 	.word	0x2000002c

080047ac <memset>:
 80047ac:	4402      	add	r2, r0
 80047ae:	4603      	mov	r3, r0
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d100      	bne.n	80047b6 <memset+0xa>
 80047b4:	4770      	bx	lr
 80047b6:	f803 1b01 	strb.w	r1, [r3], #1
 80047ba:	e7f9      	b.n	80047b0 <memset+0x4>

080047bc <_free_r>:
 80047bc:	b538      	push	{r3, r4, r5, lr}
 80047be:	4605      	mov	r5, r0
 80047c0:	2900      	cmp	r1, #0
 80047c2:	d045      	beq.n	8004850 <_free_r+0x94>
 80047c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047c8:	1f0c      	subs	r4, r1, #4
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	bfb8      	it	lt
 80047ce:	18e4      	addlt	r4, r4, r3
 80047d0:	f000 f8d4 	bl	800497c <__malloc_lock>
 80047d4:	4a1f      	ldr	r2, [pc, #124]	; (8004854 <_free_r+0x98>)
 80047d6:	6813      	ldr	r3, [r2, #0]
 80047d8:	4610      	mov	r0, r2
 80047da:	b933      	cbnz	r3, 80047ea <_free_r+0x2e>
 80047dc:	6063      	str	r3, [r4, #4]
 80047de:	6014      	str	r4, [r2, #0]
 80047e0:	4628      	mov	r0, r5
 80047e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047e6:	f000 b8ca 	b.w	800497e <__malloc_unlock>
 80047ea:	42a3      	cmp	r3, r4
 80047ec:	d90c      	bls.n	8004808 <_free_r+0x4c>
 80047ee:	6821      	ldr	r1, [r4, #0]
 80047f0:	1862      	adds	r2, r4, r1
 80047f2:	4293      	cmp	r3, r2
 80047f4:	bf04      	itt	eq
 80047f6:	681a      	ldreq	r2, [r3, #0]
 80047f8:	685b      	ldreq	r3, [r3, #4]
 80047fa:	6063      	str	r3, [r4, #4]
 80047fc:	bf04      	itt	eq
 80047fe:	1852      	addeq	r2, r2, r1
 8004800:	6022      	streq	r2, [r4, #0]
 8004802:	6004      	str	r4, [r0, #0]
 8004804:	e7ec      	b.n	80047e0 <_free_r+0x24>
 8004806:	4613      	mov	r3, r2
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	b10a      	cbz	r2, 8004810 <_free_r+0x54>
 800480c:	42a2      	cmp	r2, r4
 800480e:	d9fa      	bls.n	8004806 <_free_r+0x4a>
 8004810:	6819      	ldr	r1, [r3, #0]
 8004812:	1858      	adds	r0, r3, r1
 8004814:	42a0      	cmp	r0, r4
 8004816:	d10b      	bne.n	8004830 <_free_r+0x74>
 8004818:	6820      	ldr	r0, [r4, #0]
 800481a:	4401      	add	r1, r0
 800481c:	1858      	adds	r0, r3, r1
 800481e:	4282      	cmp	r2, r0
 8004820:	6019      	str	r1, [r3, #0]
 8004822:	d1dd      	bne.n	80047e0 <_free_r+0x24>
 8004824:	6810      	ldr	r0, [r2, #0]
 8004826:	6852      	ldr	r2, [r2, #4]
 8004828:	605a      	str	r2, [r3, #4]
 800482a:	4401      	add	r1, r0
 800482c:	6019      	str	r1, [r3, #0]
 800482e:	e7d7      	b.n	80047e0 <_free_r+0x24>
 8004830:	d902      	bls.n	8004838 <_free_r+0x7c>
 8004832:	230c      	movs	r3, #12
 8004834:	602b      	str	r3, [r5, #0]
 8004836:	e7d3      	b.n	80047e0 <_free_r+0x24>
 8004838:	6820      	ldr	r0, [r4, #0]
 800483a:	1821      	adds	r1, r4, r0
 800483c:	428a      	cmp	r2, r1
 800483e:	bf04      	itt	eq
 8004840:	6811      	ldreq	r1, [r2, #0]
 8004842:	6852      	ldreq	r2, [r2, #4]
 8004844:	6062      	str	r2, [r4, #4]
 8004846:	bf04      	itt	eq
 8004848:	1809      	addeq	r1, r1, r0
 800484a:	6021      	streq	r1, [r4, #0]
 800484c:	605c      	str	r4, [r3, #4]
 800484e:	e7c7      	b.n	80047e0 <_free_r+0x24>
 8004850:	bd38      	pop	{r3, r4, r5, pc}
 8004852:	bf00      	nop
 8004854:	20000514 	.word	0x20000514

08004858 <_malloc_r>:
 8004858:	b570      	push	{r4, r5, r6, lr}
 800485a:	1ccd      	adds	r5, r1, #3
 800485c:	f025 0503 	bic.w	r5, r5, #3
 8004860:	3508      	adds	r5, #8
 8004862:	2d0c      	cmp	r5, #12
 8004864:	bf38      	it	cc
 8004866:	250c      	movcc	r5, #12
 8004868:	2d00      	cmp	r5, #0
 800486a:	4606      	mov	r6, r0
 800486c:	db01      	blt.n	8004872 <_malloc_r+0x1a>
 800486e:	42a9      	cmp	r1, r5
 8004870:	d903      	bls.n	800487a <_malloc_r+0x22>
 8004872:	230c      	movs	r3, #12
 8004874:	6033      	str	r3, [r6, #0]
 8004876:	2000      	movs	r0, #0
 8004878:	bd70      	pop	{r4, r5, r6, pc}
 800487a:	f000 f87f 	bl	800497c <__malloc_lock>
 800487e:	4a23      	ldr	r2, [pc, #140]	; (800490c <_malloc_r+0xb4>)
 8004880:	6814      	ldr	r4, [r2, #0]
 8004882:	4621      	mov	r1, r4
 8004884:	b991      	cbnz	r1, 80048ac <_malloc_r+0x54>
 8004886:	4c22      	ldr	r4, [pc, #136]	; (8004910 <_malloc_r+0xb8>)
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	b91b      	cbnz	r3, 8004894 <_malloc_r+0x3c>
 800488c:	4630      	mov	r0, r6
 800488e:	f000 f841 	bl	8004914 <_sbrk_r>
 8004892:	6020      	str	r0, [r4, #0]
 8004894:	4629      	mov	r1, r5
 8004896:	4630      	mov	r0, r6
 8004898:	f000 f83c 	bl	8004914 <_sbrk_r>
 800489c:	1c43      	adds	r3, r0, #1
 800489e:	d126      	bne.n	80048ee <_malloc_r+0x96>
 80048a0:	230c      	movs	r3, #12
 80048a2:	6033      	str	r3, [r6, #0]
 80048a4:	4630      	mov	r0, r6
 80048a6:	f000 f86a 	bl	800497e <__malloc_unlock>
 80048aa:	e7e4      	b.n	8004876 <_malloc_r+0x1e>
 80048ac:	680b      	ldr	r3, [r1, #0]
 80048ae:	1b5b      	subs	r3, r3, r5
 80048b0:	d41a      	bmi.n	80048e8 <_malloc_r+0x90>
 80048b2:	2b0b      	cmp	r3, #11
 80048b4:	d90f      	bls.n	80048d6 <_malloc_r+0x7e>
 80048b6:	600b      	str	r3, [r1, #0]
 80048b8:	50cd      	str	r5, [r1, r3]
 80048ba:	18cc      	adds	r4, r1, r3
 80048bc:	4630      	mov	r0, r6
 80048be:	f000 f85e 	bl	800497e <__malloc_unlock>
 80048c2:	f104 000b 	add.w	r0, r4, #11
 80048c6:	1d23      	adds	r3, r4, #4
 80048c8:	f020 0007 	bic.w	r0, r0, #7
 80048cc:	1ac3      	subs	r3, r0, r3
 80048ce:	d01b      	beq.n	8004908 <_malloc_r+0xb0>
 80048d0:	425a      	negs	r2, r3
 80048d2:	50e2      	str	r2, [r4, r3]
 80048d4:	bd70      	pop	{r4, r5, r6, pc}
 80048d6:	428c      	cmp	r4, r1
 80048d8:	bf0d      	iteet	eq
 80048da:	6863      	ldreq	r3, [r4, #4]
 80048dc:	684b      	ldrne	r3, [r1, #4]
 80048de:	6063      	strne	r3, [r4, #4]
 80048e0:	6013      	streq	r3, [r2, #0]
 80048e2:	bf18      	it	ne
 80048e4:	460c      	movne	r4, r1
 80048e6:	e7e9      	b.n	80048bc <_malloc_r+0x64>
 80048e8:	460c      	mov	r4, r1
 80048ea:	6849      	ldr	r1, [r1, #4]
 80048ec:	e7ca      	b.n	8004884 <_malloc_r+0x2c>
 80048ee:	1cc4      	adds	r4, r0, #3
 80048f0:	f024 0403 	bic.w	r4, r4, #3
 80048f4:	42a0      	cmp	r0, r4
 80048f6:	d005      	beq.n	8004904 <_malloc_r+0xac>
 80048f8:	1a21      	subs	r1, r4, r0
 80048fa:	4630      	mov	r0, r6
 80048fc:	f000 f80a 	bl	8004914 <_sbrk_r>
 8004900:	3001      	adds	r0, #1
 8004902:	d0cd      	beq.n	80048a0 <_malloc_r+0x48>
 8004904:	6025      	str	r5, [r4, #0]
 8004906:	e7d9      	b.n	80048bc <_malloc_r+0x64>
 8004908:	bd70      	pop	{r4, r5, r6, pc}
 800490a:	bf00      	nop
 800490c:	20000514 	.word	0x20000514
 8004910:	20000518 	.word	0x20000518

08004914 <_sbrk_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	4c06      	ldr	r4, [pc, #24]	; (8004930 <_sbrk_r+0x1c>)
 8004918:	2300      	movs	r3, #0
 800491a:	4605      	mov	r5, r0
 800491c:	4608      	mov	r0, r1
 800491e:	6023      	str	r3, [r4, #0]
 8004920:	f7ff fb58 	bl	8003fd4 <_sbrk>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d102      	bne.n	800492e <_sbrk_r+0x1a>
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	b103      	cbz	r3, 800492e <_sbrk_r+0x1a>
 800492c:	602b      	str	r3, [r5, #0]
 800492e:	bd38      	pop	{r3, r4, r5, pc}
 8004930:	20000940 	.word	0x20000940

08004934 <siprintf>:
 8004934:	b40e      	push	{r1, r2, r3}
 8004936:	b500      	push	{lr}
 8004938:	b09c      	sub	sp, #112	; 0x70
 800493a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800493e:	ab1d      	add	r3, sp, #116	; 0x74
 8004940:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004944:	9002      	str	r0, [sp, #8]
 8004946:	9006      	str	r0, [sp, #24]
 8004948:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800494c:	480a      	ldr	r0, [pc, #40]	; (8004978 <siprintf+0x44>)
 800494e:	9104      	str	r1, [sp, #16]
 8004950:	9107      	str	r1, [sp, #28]
 8004952:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004956:	f853 2b04 	ldr.w	r2, [r3], #4
 800495a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800495e:	6800      	ldr	r0, [r0, #0]
 8004960:	9301      	str	r3, [sp, #4]
 8004962:	a902      	add	r1, sp, #8
 8004964:	f000 f868 	bl	8004a38 <_svfiprintf_r>
 8004968:	9b02      	ldr	r3, [sp, #8]
 800496a:	2200      	movs	r2, #0
 800496c:	701a      	strb	r2, [r3, #0]
 800496e:	b01c      	add	sp, #112	; 0x70
 8004970:	f85d eb04 	ldr.w	lr, [sp], #4
 8004974:	b003      	add	sp, #12
 8004976:	4770      	bx	lr
 8004978:	2000002c 	.word	0x2000002c

0800497c <__malloc_lock>:
 800497c:	4770      	bx	lr

0800497e <__malloc_unlock>:
 800497e:	4770      	bx	lr

08004980 <__ssputs_r>:
 8004980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004984:	688e      	ldr	r6, [r1, #8]
 8004986:	429e      	cmp	r6, r3
 8004988:	4682      	mov	sl, r0
 800498a:	460c      	mov	r4, r1
 800498c:	4691      	mov	r9, r2
 800498e:	4698      	mov	r8, r3
 8004990:	d835      	bhi.n	80049fe <__ssputs_r+0x7e>
 8004992:	898a      	ldrh	r2, [r1, #12]
 8004994:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004998:	d031      	beq.n	80049fe <__ssputs_r+0x7e>
 800499a:	6825      	ldr	r5, [r4, #0]
 800499c:	6909      	ldr	r1, [r1, #16]
 800499e:	1a6f      	subs	r7, r5, r1
 80049a0:	6965      	ldr	r5, [r4, #20]
 80049a2:	2302      	movs	r3, #2
 80049a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049a8:	fb95 f5f3 	sdiv	r5, r5, r3
 80049ac:	f108 0301 	add.w	r3, r8, #1
 80049b0:	443b      	add	r3, r7
 80049b2:	429d      	cmp	r5, r3
 80049b4:	bf38      	it	cc
 80049b6:	461d      	movcc	r5, r3
 80049b8:	0553      	lsls	r3, r2, #21
 80049ba:	d531      	bpl.n	8004a20 <__ssputs_r+0xa0>
 80049bc:	4629      	mov	r1, r5
 80049be:	f7ff ff4b 	bl	8004858 <_malloc_r>
 80049c2:	4606      	mov	r6, r0
 80049c4:	b950      	cbnz	r0, 80049dc <__ssputs_r+0x5c>
 80049c6:	230c      	movs	r3, #12
 80049c8:	f8ca 3000 	str.w	r3, [sl]
 80049cc:	89a3      	ldrh	r3, [r4, #12]
 80049ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049d2:	81a3      	strh	r3, [r4, #12]
 80049d4:	f04f 30ff 	mov.w	r0, #4294967295
 80049d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049dc:	463a      	mov	r2, r7
 80049de:	6921      	ldr	r1, [r4, #16]
 80049e0:	f000 fab4 	bl	8004f4c <memcpy>
 80049e4:	89a3      	ldrh	r3, [r4, #12]
 80049e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80049ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049ee:	81a3      	strh	r3, [r4, #12]
 80049f0:	6126      	str	r6, [r4, #16]
 80049f2:	6165      	str	r5, [r4, #20]
 80049f4:	443e      	add	r6, r7
 80049f6:	1bed      	subs	r5, r5, r7
 80049f8:	6026      	str	r6, [r4, #0]
 80049fa:	60a5      	str	r5, [r4, #8]
 80049fc:	4646      	mov	r6, r8
 80049fe:	4546      	cmp	r6, r8
 8004a00:	bf28      	it	cs
 8004a02:	4646      	movcs	r6, r8
 8004a04:	4632      	mov	r2, r6
 8004a06:	4649      	mov	r1, r9
 8004a08:	6820      	ldr	r0, [r4, #0]
 8004a0a:	f000 faaa 	bl	8004f62 <memmove>
 8004a0e:	68a3      	ldr	r3, [r4, #8]
 8004a10:	1b9b      	subs	r3, r3, r6
 8004a12:	60a3      	str	r3, [r4, #8]
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	441e      	add	r6, r3
 8004a18:	6026      	str	r6, [r4, #0]
 8004a1a:	2000      	movs	r0, #0
 8004a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a20:	462a      	mov	r2, r5
 8004a22:	f000 fab8 	bl	8004f96 <_realloc_r>
 8004a26:	4606      	mov	r6, r0
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d1e1      	bne.n	80049f0 <__ssputs_r+0x70>
 8004a2c:	6921      	ldr	r1, [r4, #16]
 8004a2e:	4650      	mov	r0, sl
 8004a30:	f7ff fec4 	bl	80047bc <_free_r>
 8004a34:	e7c7      	b.n	80049c6 <__ssputs_r+0x46>
	...

08004a38 <_svfiprintf_r>:
 8004a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3c:	b09d      	sub	sp, #116	; 0x74
 8004a3e:	4680      	mov	r8, r0
 8004a40:	9303      	str	r3, [sp, #12]
 8004a42:	898b      	ldrh	r3, [r1, #12]
 8004a44:	061c      	lsls	r4, r3, #24
 8004a46:	460d      	mov	r5, r1
 8004a48:	4616      	mov	r6, r2
 8004a4a:	d50f      	bpl.n	8004a6c <_svfiprintf_r+0x34>
 8004a4c:	690b      	ldr	r3, [r1, #16]
 8004a4e:	b96b      	cbnz	r3, 8004a6c <_svfiprintf_r+0x34>
 8004a50:	2140      	movs	r1, #64	; 0x40
 8004a52:	f7ff ff01 	bl	8004858 <_malloc_r>
 8004a56:	6028      	str	r0, [r5, #0]
 8004a58:	6128      	str	r0, [r5, #16]
 8004a5a:	b928      	cbnz	r0, 8004a68 <_svfiprintf_r+0x30>
 8004a5c:	230c      	movs	r3, #12
 8004a5e:	f8c8 3000 	str.w	r3, [r8]
 8004a62:	f04f 30ff 	mov.w	r0, #4294967295
 8004a66:	e0c5      	b.n	8004bf4 <_svfiprintf_r+0x1bc>
 8004a68:	2340      	movs	r3, #64	; 0x40
 8004a6a:	616b      	str	r3, [r5, #20]
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	9309      	str	r3, [sp, #36]	; 0x24
 8004a70:	2320      	movs	r3, #32
 8004a72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a76:	2330      	movs	r3, #48	; 0x30
 8004a78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a7c:	f04f 0b01 	mov.w	fp, #1
 8004a80:	4637      	mov	r7, r6
 8004a82:	463c      	mov	r4, r7
 8004a84:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d13c      	bne.n	8004b06 <_svfiprintf_r+0xce>
 8004a8c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004a90:	d00b      	beq.n	8004aaa <_svfiprintf_r+0x72>
 8004a92:	4653      	mov	r3, sl
 8004a94:	4632      	mov	r2, r6
 8004a96:	4629      	mov	r1, r5
 8004a98:	4640      	mov	r0, r8
 8004a9a:	f7ff ff71 	bl	8004980 <__ssputs_r>
 8004a9e:	3001      	adds	r0, #1
 8004aa0:	f000 80a3 	beq.w	8004bea <_svfiprintf_r+0x1b2>
 8004aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004aa6:	4453      	add	r3, sl
 8004aa8:	9309      	str	r3, [sp, #36]	; 0x24
 8004aaa:	783b      	ldrb	r3, [r7, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 809c 	beq.w	8004bea <_svfiprintf_r+0x1b2>
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ab8:	9304      	str	r3, [sp, #16]
 8004aba:	9307      	str	r3, [sp, #28]
 8004abc:	9205      	str	r2, [sp, #20]
 8004abe:	9306      	str	r3, [sp, #24]
 8004ac0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ac4:	931a      	str	r3, [sp, #104]	; 0x68
 8004ac6:	2205      	movs	r2, #5
 8004ac8:	7821      	ldrb	r1, [r4, #0]
 8004aca:	4850      	ldr	r0, [pc, #320]	; (8004c0c <_svfiprintf_r+0x1d4>)
 8004acc:	f7fb fba8 	bl	8000220 <memchr>
 8004ad0:	1c67      	adds	r7, r4, #1
 8004ad2:	9b04      	ldr	r3, [sp, #16]
 8004ad4:	b9d8      	cbnz	r0, 8004b0e <_svfiprintf_r+0xd6>
 8004ad6:	06d9      	lsls	r1, r3, #27
 8004ad8:	bf44      	itt	mi
 8004ada:	2220      	movmi	r2, #32
 8004adc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004ae0:	071a      	lsls	r2, r3, #28
 8004ae2:	bf44      	itt	mi
 8004ae4:	222b      	movmi	r2, #43	; 0x2b
 8004ae6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004aea:	7822      	ldrb	r2, [r4, #0]
 8004aec:	2a2a      	cmp	r2, #42	; 0x2a
 8004aee:	d016      	beq.n	8004b1e <_svfiprintf_r+0xe6>
 8004af0:	9a07      	ldr	r2, [sp, #28]
 8004af2:	2100      	movs	r1, #0
 8004af4:	200a      	movs	r0, #10
 8004af6:	4627      	mov	r7, r4
 8004af8:	3401      	adds	r4, #1
 8004afa:	783b      	ldrb	r3, [r7, #0]
 8004afc:	3b30      	subs	r3, #48	; 0x30
 8004afe:	2b09      	cmp	r3, #9
 8004b00:	d951      	bls.n	8004ba6 <_svfiprintf_r+0x16e>
 8004b02:	b1c9      	cbz	r1, 8004b38 <_svfiprintf_r+0x100>
 8004b04:	e011      	b.n	8004b2a <_svfiprintf_r+0xf2>
 8004b06:	2b25      	cmp	r3, #37	; 0x25
 8004b08:	d0c0      	beq.n	8004a8c <_svfiprintf_r+0x54>
 8004b0a:	4627      	mov	r7, r4
 8004b0c:	e7b9      	b.n	8004a82 <_svfiprintf_r+0x4a>
 8004b0e:	4a3f      	ldr	r2, [pc, #252]	; (8004c0c <_svfiprintf_r+0x1d4>)
 8004b10:	1a80      	subs	r0, r0, r2
 8004b12:	fa0b f000 	lsl.w	r0, fp, r0
 8004b16:	4318      	orrs	r0, r3
 8004b18:	9004      	str	r0, [sp, #16]
 8004b1a:	463c      	mov	r4, r7
 8004b1c:	e7d3      	b.n	8004ac6 <_svfiprintf_r+0x8e>
 8004b1e:	9a03      	ldr	r2, [sp, #12]
 8004b20:	1d11      	adds	r1, r2, #4
 8004b22:	6812      	ldr	r2, [r2, #0]
 8004b24:	9103      	str	r1, [sp, #12]
 8004b26:	2a00      	cmp	r2, #0
 8004b28:	db01      	blt.n	8004b2e <_svfiprintf_r+0xf6>
 8004b2a:	9207      	str	r2, [sp, #28]
 8004b2c:	e004      	b.n	8004b38 <_svfiprintf_r+0x100>
 8004b2e:	4252      	negs	r2, r2
 8004b30:	f043 0302 	orr.w	r3, r3, #2
 8004b34:	9207      	str	r2, [sp, #28]
 8004b36:	9304      	str	r3, [sp, #16]
 8004b38:	783b      	ldrb	r3, [r7, #0]
 8004b3a:	2b2e      	cmp	r3, #46	; 0x2e
 8004b3c:	d10e      	bne.n	8004b5c <_svfiprintf_r+0x124>
 8004b3e:	787b      	ldrb	r3, [r7, #1]
 8004b40:	2b2a      	cmp	r3, #42	; 0x2a
 8004b42:	f107 0101 	add.w	r1, r7, #1
 8004b46:	d132      	bne.n	8004bae <_svfiprintf_r+0x176>
 8004b48:	9b03      	ldr	r3, [sp, #12]
 8004b4a:	1d1a      	adds	r2, r3, #4
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	9203      	str	r2, [sp, #12]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	bfb8      	it	lt
 8004b54:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b58:	3702      	adds	r7, #2
 8004b5a:	9305      	str	r3, [sp, #20]
 8004b5c:	4c2c      	ldr	r4, [pc, #176]	; (8004c10 <_svfiprintf_r+0x1d8>)
 8004b5e:	7839      	ldrb	r1, [r7, #0]
 8004b60:	2203      	movs	r2, #3
 8004b62:	4620      	mov	r0, r4
 8004b64:	f7fb fb5c 	bl	8000220 <memchr>
 8004b68:	b138      	cbz	r0, 8004b7a <_svfiprintf_r+0x142>
 8004b6a:	2340      	movs	r3, #64	; 0x40
 8004b6c:	1b00      	subs	r0, r0, r4
 8004b6e:	fa03 f000 	lsl.w	r0, r3, r0
 8004b72:	9b04      	ldr	r3, [sp, #16]
 8004b74:	4303      	orrs	r3, r0
 8004b76:	9304      	str	r3, [sp, #16]
 8004b78:	3701      	adds	r7, #1
 8004b7a:	7839      	ldrb	r1, [r7, #0]
 8004b7c:	4825      	ldr	r0, [pc, #148]	; (8004c14 <_svfiprintf_r+0x1dc>)
 8004b7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b82:	2206      	movs	r2, #6
 8004b84:	1c7e      	adds	r6, r7, #1
 8004b86:	f7fb fb4b 	bl	8000220 <memchr>
 8004b8a:	2800      	cmp	r0, #0
 8004b8c:	d035      	beq.n	8004bfa <_svfiprintf_r+0x1c2>
 8004b8e:	4b22      	ldr	r3, [pc, #136]	; (8004c18 <_svfiprintf_r+0x1e0>)
 8004b90:	b9fb      	cbnz	r3, 8004bd2 <_svfiprintf_r+0x19a>
 8004b92:	9b03      	ldr	r3, [sp, #12]
 8004b94:	3307      	adds	r3, #7
 8004b96:	f023 0307 	bic.w	r3, r3, #7
 8004b9a:	3308      	adds	r3, #8
 8004b9c:	9303      	str	r3, [sp, #12]
 8004b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ba0:	444b      	add	r3, r9
 8004ba2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ba4:	e76c      	b.n	8004a80 <_svfiprintf_r+0x48>
 8004ba6:	fb00 3202 	mla	r2, r0, r2, r3
 8004baa:	2101      	movs	r1, #1
 8004bac:	e7a3      	b.n	8004af6 <_svfiprintf_r+0xbe>
 8004bae:	2300      	movs	r3, #0
 8004bb0:	9305      	str	r3, [sp, #20]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	240a      	movs	r4, #10
 8004bb6:	460f      	mov	r7, r1
 8004bb8:	3101      	adds	r1, #1
 8004bba:	783a      	ldrb	r2, [r7, #0]
 8004bbc:	3a30      	subs	r2, #48	; 0x30
 8004bbe:	2a09      	cmp	r2, #9
 8004bc0:	d903      	bls.n	8004bca <_svfiprintf_r+0x192>
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d0ca      	beq.n	8004b5c <_svfiprintf_r+0x124>
 8004bc6:	9005      	str	r0, [sp, #20]
 8004bc8:	e7c8      	b.n	8004b5c <_svfiprintf_r+0x124>
 8004bca:	fb04 2000 	mla	r0, r4, r0, r2
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e7f1      	b.n	8004bb6 <_svfiprintf_r+0x17e>
 8004bd2:	ab03      	add	r3, sp, #12
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	462a      	mov	r2, r5
 8004bd8:	4b10      	ldr	r3, [pc, #64]	; (8004c1c <_svfiprintf_r+0x1e4>)
 8004bda:	a904      	add	r1, sp, #16
 8004bdc:	4640      	mov	r0, r8
 8004bde:	f3af 8000 	nop.w
 8004be2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004be6:	4681      	mov	r9, r0
 8004be8:	d1d9      	bne.n	8004b9e <_svfiprintf_r+0x166>
 8004bea:	89ab      	ldrh	r3, [r5, #12]
 8004bec:	065b      	lsls	r3, r3, #25
 8004bee:	f53f af38 	bmi.w	8004a62 <_svfiprintf_r+0x2a>
 8004bf2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004bf4:	b01d      	add	sp, #116	; 0x74
 8004bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bfa:	ab03      	add	r3, sp, #12
 8004bfc:	9300      	str	r3, [sp, #0]
 8004bfe:	462a      	mov	r2, r5
 8004c00:	4b06      	ldr	r3, [pc, #24]	; (8004c1c <_svfiprintf_r+0x1e4>)
 8004c02:	a904      	add	r1, sp, #16
 8004c04:	4640      	mov	r0, r8
 8004c06:	f000 f881 	bl	8004d0c <_printf_i>
 8004c0a:	e7ea      	b.n	8004be2 <_svfiprintf_r+0x1aa>
 8004c0c:	080050e7 	.word	0x080050e7
 8004c10:	080050ed 	.word	0x080050ed
 8004c14:	080050f1 	.word	0x080050f1
 8004c18:	00000000 	.word	0x00000000
 8004c1c:	08004981 	.word	0x08004981

08004c20 <_printf_common>:
 8004c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c24:	4691      	mov	r9, r2
 8004c26:	461f      	mov	r7, r3
 8004c28:	688a      	ldr	r2, [r1, #8]
 8004c2a:	690b      	ldr	r3, [r1, #16]
 8004c2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c30:	4293      	cmp	r3, r2
 8004c32:	bfb8      	it	lt
 8004c34:	4613      	movlt	r3, r2
 8004c36:	f8c9 3000 	str.w	r3, [r9]
 8004c3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c3e:	4606      	mov	r6, r0
 8004c40:	460c      	mov	r4, r1
 8004c42:	b112      	cbz	r2, 8004c4a <_printf_common+0x2a>
 8004c44:	3301      	adds	r3, #1
 8004c46:	f8c9 3000 	str.w	r3, [r9]
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	0699      	lsls	r1, r3, #26
 8004c4e:	bf42      	ittt	mi
 8004c50:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004c54:	3302      	addmi	r3, #2
 8004c56:	f8c9 3000 	strmi.w	r3, [r9]
 8004c5a:	6825      	ldr	r5, [r4, #0]
 8004c5c:	f015 0506 	ands.w	r5, r5, #6
 8004c60:	d107      	bne.n	8004c72 <_printf_common+0x52>
 8004c62:	f104 0a19 	add.w	sl, r4, #25
 8004c66:	68e3      	ldr	r3, [r4, #12]
 8004c68:	f8d9 2000 	ldr.w	r2, [r9]
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	429d      	cmp	r5, r3
 8004c70:	db29      	blt.n	8004cc6 <_printf_common+0xa6>
 8004c72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004c76:	6822      	ldr	r2, [r4, #0]
 8004c78:	3300      	adds	r3, #0
 8004c7a:	bf18      	it	ne
 8004c7c:	2301      	movne	r3, #1
 8004c7e:	0692      	lsls	r2, r2, #26
 8004c80:	d42e      	bmi.n	8004ce0 <_printf_common+0xc0>
 8004c82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c86:	4639      	mov	r1, r7
 8004c88:	4630      	mov	r0, r6
 8004c8a:	47c0      	blx	r8
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	d021      	beq.n	8004cd4 <_printf_common+0xb4>
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	68e5      	ldr	r5, [r4, #12]
 8004c94:	f8d9 2000 	ldr.w	r2, [r9]
 8004c98:	f003 0306 	and.w	r3, r3, #6
 8004c9c:	2b04      	cmp	r3, #4
 8004c9e:	bf08      	it	eq
 8004ca0:	1aad      	subeq	r5, r5, r2
 8004ca2:	68a3      	ldr	r3, [r4, #8]
 8004ca4:	6922      	ldr	r2, [r4, #16]
 8004ca6:	bf0c      	ite	eq
 8004ca8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cac:	2500      	movne	r5, #0
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	bfc4      	itt	gt
 8004cb2:	1a9b      	subgt	r3, r3, r2
 8004cb4:	18ed      	addgt	r5, r5, r3
 8004cb6:	f04f 0900 	mov.w	r9, #0
 8004cba:	341a      	adds	r4, #26
 8004cbc:	454d      	cmp	r5, r9
 8004cbe:	d11b      	bne.n	8004cf8 <_printf_common+0xd8>
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	4652      	mov	r2, sl
 8004cca:	4639      	mov	r1, r7
 8004ccc:	4630      	mov	r0, r6
 8004cce:	47c0      	blx	r8
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	d103      	bne.n	8004cdc <_printf_common+0xbc>
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cdc:	3501      	adds	r5, #1
 8004cde:	e7c2      	b.n	8004c66 <_printf_common+0x46>
 8004ce0:	18e1      	adds	r1, r4, r3
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	2030      	movs	r0, #48	; 0x30
 8004ce6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cea:	4422      	add	r2, r4
 8004cec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cf0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cf4:	3302      	adds	r3, #2
 8004cf6:	e7c4      	b.n	8004c82 <_printf_common+0x62>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	4622      	mov	r2, r4
 8004cfc:	4639      	mov	r1, r7
 8004cfe:	4630      	mov	r0, r6
 8004d00:	47c0      	blx	r8
 8004d02:	3001      	adds	r0, #1
 8004d04:	d0e6      	beq.n	8004cd4 <_printf_common+0xb4>
 8004d06:	f109 0901 	add.w	r9, r9, #1
 8004d0a:	e7d7      	b.n	8004cbc <_printf_common+0x9c>

08004d0c <_printf_i>:
 8004d0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d10:	4617      	mov	r7, r2
 8004d12:	7e0a      	ldrb	r2, [r1, #24]
 8004d14:	b085      	sub	sp, #20
 8004d16:	2a6e      	cmp	r2, #110	; 0x6e
 8004d18:	4698      	mov	r8, r3
 8004d1a:	4606      	mov	r6, r0
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d20:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004d24:	f000 80bc 	beq.w	8004ea0 <_printf_i+0x194>
 8004d28:	d81a      	bhi.n	8004d60 <_printf_i+0x54>
 8004d2a:	2a63      	cmp	r2, #99	; 0x63
 8004d2c:	d02e      	beq.n	8004d8c <_printf_i+0x80>
 8004d2e:	d80a      	bhi.n	8004d46 <_printf_i+0x3a>
 8004d30:	2a00      	cmp	r2, #0
 8004d32:	f000 80c8 	beq.w	8004ec6 <_printf_i+0x1ba>
 8004d36:	2a58      	cmp	r2, #88	; 0x58
 8004d38:	f000 808a 	beq.w	8004e50 <_printf_i+0x144>
 8004d3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d40:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004d44:	e02a      	b.n	8004d9c <_printf_i+0x90>
 8004d46:	2a64      	cmp	r2, #100	; 0x64
 8004d48:	d001      	beq.n	8004d4e <_printf_i+0x42>
 8004d4a:	2a69      	cmp	r2, #105	; 0x69
 8004d4c:	d1f6      	bne.n	8004d3c <_printf_i+0x30>
 8004d4e:	6821      	ldr	r1, [r4, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004d56:	d023      	beq.n	8004da0 <_printf_i+0x94>
 8004d58:	1d11      	adds	r1, r2, #4
 8004d5a:	6019      	str	r1, [r3, #0]
 8004d5c:	6813      	ldr	r3, [r2, #0]
 8004d5e:	e027      	b.n	8004db0 <_printf_i+0xa4>
 8004d60:	2a73      	cmp	r2, #115	; 0x73
 8004d62:	f000 80b4 	beq.w	8004ece <_printf_i+0x1c2>
 8004d66:	d808      	bhi.n	8004d7a <_printf_i+0x6e>
 8004d68:	2a6f      	cmp	r2, #111	; 0x6f
 8004d6a:	d02a      	beq.n	8004dc2 <_printf_i+0xb6>
 8004d6c:	2a70      	cmp	r2, #112	; 0x70
 8004d6e:	d1e5      	bne.n	8004d3c <_printf_i+0x30>
 8004d70:	680a      	ldr	r2, [r1, #0]
 8004d72:	f042 0220 	orr.w	r2, r2, #32
 8004d76:	600a      	str	r2, [r1, #0]
 8004d78:	e003      	b.n	8004d82 <_printf_i+0x76>
 8004d7a:	2a75      	cmp	r2, #117	; 0x75
 8004d7c:	d021      	beq.n	8004dc2 <_printf_i+0xb6>
 8004d7e:	2a78      	cmp	r2, #120	; 0x78
 8004d80:	d1dc      	bne.n	8004d3c <_printf_i+0x30>
 8004d82:	2278      	movs	r2, #120	; 0x78
 8004d84:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004d88:	496e      	ldr	r1, [pc, #440]	; (8004f44 <_printf_i+0x238>)
 8004d8a:	e064      	b.n	8004e56 <_printf_i+0x14a>
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004d92:	1d11      	adds	r1, r2, #4
 8004d94:	6019      	str	r1, [r3, #0]
 8004d96:	6813      	ldr	r3, [r2, #0]
 8004d98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e0a3      	b.n	8004ee8 <_printf_i+0x1dc>
 8004da0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004da4:	f102 0104 	add.w	r1, r2, #4
 8004da8:	6019      	str	r1, [r3, #0]
 8004daa:	d0d7      	beq.n	8004d5c <_printf_i+0x50>
 8004dac:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	da03      	bge.n	8004dbc <_printf_i+0xb0>
 8004db4:	222d      	movs	r2, #45	; 0x2d
 8004db6:	425b      	negs	r3, r3
 8004db8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004dbc:	4962      	ldr	r1, [pc, #392]	; (8004f48 <_printf_i+0x23c>)
 8004dbe:	220a      	movs	r2, #10
 8004dc0:	e017      	b.n	8004df2 <_printf_i+0xe6>
 8004dc2:	6820      	ldr	r0, [r4, #0]
 8004dc4:	6819      	ldr	r1, [r3, #0]
 8004dc6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004dca:	d003      	beq.n	8004dd4 <_printf_i+0xc8>
 8004dcc:	1d08      	adds	r0, r1, #4
 8004dce:	6018      	str	r0, [r3, #0]
 8004dd0:	680b      	ldr	r3, [r1, #0]
 8004dd2:	e006      	b.n	8004de2 <_printf_i+0xd6>
 8004dd4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004dd8:	f101 0004 	add.w	r0, r1, #4
 8004ddc:	6018      	str	r0, [r3, #0]
 8004dde:	d0f7      	beq.n	8004dd0 <_printf_i+0xc4>
 8004de0:	880b      	ldrh	r3, [r1, #0]
 8004de2:	4959      	ldr	r1, [pc, #356]	; (8004f48 <_printf_i+0x23c>)
 8004de4:	2a6f      	cmp	r2, #111	; 0x6f
 8004de6:	bf14      	ite	ne
 8004de8:	220a      	movne	r2, #10
 8004dea:	2208      	moveq	r2, #8
 8004dec:	2000      	movs	r0, #0
 8004dee:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004df2:	6865      	ldr	r5, [r4, #4]
 8004df4:	60a5      	str	r5, [r4, #8]
 8004df6:	2d00      	cmp	r5, #0
 8004df8:	f2c0 809c 	blt.w	8004f34 <_printf_i+0x228>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	f020 0004 	bic.w	r0, r0, #4
 8004e02:	6020      	str	r0, [r4, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d13f      	bne.n	8004e88 <_printf_i+0x17c>
 8004e08:	2d00      	cmp	r5, #0
 8004e0a:	f040 8095 	bne.w	8004f38 <_printf_i+0x22c>
 8004e0e:	4675      	mov	r5, lr
 8004e10:	2a08      	cmp	r2, #8
 8004e12:	d10b      	bne.n	8004e2c <_printf_i+0x120>
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	07da      	lsls	r2, r3, #31
 8004e18:	d508      	bpl.n	8004e2c <_printf_i+0x120>
 8004e1a:	6923      	ldr	r3, [r4, #16]
 8004e1c:	6862      	ldr	r2, [r4, #4]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	bfde      	ittt	le
 8004e22:	2330      	movle	r3, #48	; 0x30
 8004e24:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e28:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e2c:	ebae 0305 	sub.w	r3, lr, r5
 8004e30:	6123      	str	r3, [r4, #16]
 8004e32:	f8cd 8000 	str.w	r8, [sp]
 8004e36:	463b      	mov	r3, r7
 8004e38:	aa03      	add	r2, sp, #12
 8004e3a:	4621      	mov	r1, r4
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	f7ff feef 	bl	8004c20 <_printf_common>
 8004e42:	3001      	adds	r0, #1
 8004e44:	d155      	bne.n	8004ef2 <_printf_i+0x1e6>
 8004e46:	f04f 30ff 	mov.w	r0, #4294967295
 8004e4a:	b005      	add	sp, #20
 8004e4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e50:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004e54:	493c      	ldr	r1, [pc, #240]	; (8004f48 <_printf_i+0x23c>)
 8004e56:	6822      	ldr	r2, [r4, #0]
 8004e58:	6818      	ldr	r0, [r3, #0]
 8004e5a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004e5e:	f100 0504 	add.w	r5, r0, #4
 8004e62:	601d      	str	r5, [r3, #0]
 8004e64:	d001      	beq.n	8004e6a <_printf_i+0x15e>
 8004e66:	6803      	ldr	r3, [r0, #0]
 8004e68:	e002      	b.n	8004e70 <_printf_i+0x164>
 8004e6a:	0655      	lsls	r5, r2, #25
 8004e6c:	d5fb      	bpl.n	8004e66 <_printf_i+0x15a>
 8004e6e:	8803      	ldrh	r3, [r0, #0]
 8004e70:	07d0      	lsls	r0, r2, #31
 8004e72:	bf44      	itt	mi
 8004e74:	f042 0220 	orrmi.w	r2, r2, #32
 8004e78:	6022      	strmi	r2, [r4, #0]
 8004e7a:	b91b      	cbnz	r3, 8004e84 <_printf_i+0x178>
 8004e7c:	6822      	ldr	r2, [r4, #0]
 8004e7e:	f022 0220 	bic.w	r2, r2, #32
 8004e82:	6022      	str	r2, [r4, #0]
 8004e84:	2210      	movs	r2, #16
 8004e86:	e7b1      	b.n	8004dec <_printf_i+0xe0>
 8004e88:	4675      	mov	r5, lr
 8004e8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8004e8e:	fb02 3310 	mls	r3, r2, r0, r3
 8004e92:	5ccb      	ldrb	r3, [r1, r3]
 8004e94:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2800      	cmp	r0, #0
 8004e9c:	d1f5      	bne.n	8004e8a <_printf_i+0x17e>
 8004e9e:	e7b7      	b.n	8004e10 <_printf_i+0x104>
 8004ea0:	6808      	ldr	r0, [r1, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	6949      	ldr	r1, [r1, #20]
 8004ea6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004eaa:	d004      	beq.n	8004eb6 <_printf_i+0x1aa>
 8004eac:	1d10      	adds	r0, r2, #4
 8004eae:	6018      	str	r0, [r3, #0]
 8004eb0:	6813      	ldr	r3, [r2, #0]
 8004eb2:	6019      	str	r1, [r3, #0]
 8004eb4:	e007      	b.n	8004ec6 <_printf_i+0x1ba>
 8004eb6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004eba:	f102 0004 	add.w	r0, r2, #4
 8004ebe:	6018      	str	r0, [r3, #0]
 8004ec0:	6813      	ldr	r3, [r2, #0]
 8004ec2:	d0f6      	beq.n	8004eb2 <_printf_i+0x1a6>
 8004ec4:	8019      	strh	r1, [r3, #0]
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	6123      	str	r3, [r4, #16]
 8004eca:	4675      	mov	r5, lr
 8004ecc:	e7b1      	b.n	8004e32 <_printf_i+0x126>
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	1d11      	adds	r1, r2, #4
 8004ed2:	6019      	str	r1, [r3, #0]
 8004ed4:	6815      	ldr	r5, [r2, #0]
 8004ed6:	6862      	ldr	r2, [r4, #4]
 8004ed8:	2100      	movs	r1, #0
 8004eda:	4628      	mov	r0, r5
 8004edc:	f7fb f9a0 	bl	8000220 <memchr>
 8004ee0:	b108      	cbz	r0, 8004ee6 <_printf_i+0x1da>
 8004ee2:	1b40      	subs	r0, r0, r5
 8004ee4:	6060      	str	r0, [r4, #4]
 8004ee6:	6863      	ldr	r3, [r4, #4]
 8004ee8:	6123      	str	r3, [r4, #16]
 8004eea:	2300      	movs	r3, #0
 8004eec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ef0:	e79f      	b.n	8004e32 <_printf_i+0x126>
 8004ef2:	6923      	ldr	r3, [r4, #16]
 8004ef4:	462a      	mov	r2, r5
 8004ef6:	4639      	mov	r1, r7
 8004ef8:	4630      	mov	r0, r6
 8004efa:	47c0      	blx	r8
 8004efc:	3001      	adds	r0, #1
 8004efe:	d0a2      	beq.n	8004e46 <_printf_i+0x13a>
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	079b      	lsls	r3, r3, #30
 8004f04:	d507      	bpl.n	8004f16 <_printf_i+0x20a>
 8004f06:	2500      	movs	r5, #0
 8004f08:	f104 0919 	add.w	r9, r4, #25
 8004f0c:	68e3      	ldr	r3, [r4, #12]
 8004f0e:	9a03      	ldr	r2, [sp, #12]
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	429d      	cmp	r5, r3
 8004f14:	db05      	blt.n	8004f22 <_printf_i+0x216>
 8004f16:	68e0      	ldr	r0, [r4, #12]
 8004f18:	9b03      	ldr	r3, [sp, #12]
 8004f1a:	4298      	cmp	r0, r3
 8004f1c:	bfb8      	it	lt
 8004f1e:	4618      	movlt	r0, r3
 8004f20:	e793      	b.n	8004e4a <_printf_i+0x13e>
 8004f22:	2301      	movs	r3, #1
 8004f24:	464a      	mov	r2, r9
 8004f26:	4639      	mov	r1, r7
 8004f28:	4630      	mov	r0, r6
 8004f2a:	47c0      	blx	r8
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	d08a      	beq.n	8004e46 <_printf_i+0x13a>
 8004f30:	3501      	adds	r5, #1
 8004f32:	e7eb      	b.n	8004f0c <_printf_i+0x200>
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1a7      	bne.n	8004e88 <_printf_i+0x17c>
 8004f38:	780b      	ldrb	r3, [r1, #0]
 8004f3a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f3e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f42:	e765      	b.n	8004e10 <_printf_i+0x104>
 8004f44:	08005109 	.word	0x08005109
 8004f48:	080050f8 	.word	0x080050f8

08004f4c <memcpy>:
 8004f4c:	b510      	push	{r4, lr}
 8004f4e:	1e43      	subs	r3, r0, #1
 8004f50:	440a      	add	r2, r1
 8004f52:	4291      	cmp	r1, r2
 8004f54:	d100      	bne.n	8004f58 <memcpy+0xc>
 8004f56:	bd10      	pop	{r4, pc}
 8004f58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f60:	e7f7      	b.n	8004f52 <memcpy+0x6>

08004f62 <memmove>:
 8004f62:	4288      	cmp	r0, r1
 8004f64:	b510      	push	{r4, lr}
 8004f66:	eb01 0302 	add.w	r3, r1, r2
 8004f6a:	d803      	bhi.n	8004f74 <memmove+0x12>
 8004f6c:	1e42      	subs	r2, r0, #1
 8004f6e:	4299      	cmp	r1, r3
 8004f70:	d10c      	bne.n	8004f8c <memmove+0x2a>
 8004f72:	bd10      	pop	{r4, pc}
 8004f74:	4298      	cmp	r0, r3
 8004f76:	d2f9      	bcs.n	8004f6c <memmove+0xa>
 8004f78:	1881      	adds	r1, r0, r2
 8004f7a:	1ad2      	subs	r2, r2, r3
 8004f7c:	42d3      	cmn	r3, r2
 8004f7e:	d100      	bne.n	8004f82 <memmove+0x20>
 8004f80:	bd10      	pop	{r4, pc}
 8004f82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f86:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004f8a:	e7f7      	b.n	8004f7c <memmove+0x1a>
 8004f8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f90:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004f94:	e7eb      	b.n	8004f6e <memmove+0xc>

08004f96 <_realloc_r>:
 8004f96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f98:	4607      	mov	r7, r0
 8004f9a:	4614      	mov	r4, r2
 8004f9c:	460e      	mov	r6, r1
 8004f9e:	b921      	cbnz	r1, 8004faa <_realloc_r+0x14>
 8004fa0:	4611      	mov	r1, r2
 8004fa2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004fa6:	f7ff bc57 	b.w	8004858 <_malloc_r>
 8004faa:	b922      	cbnz	r2, 8004fb6 <_realloc_r+0x20>
 8004fac:	f7ff fc06 	bl	80047bc <_free_r>
 8004fb0:	4625      	mov	r5, r4
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fb6:	f000 f814 	bl	8004fe2 <_malloc_usable_size_r>
 8004fba:	4284      	cmp	r4, r0
 8004fbc:	d90f      	bls.n	8004fde <_realloc_r+0x48>
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	4638      	mov	r0, r7
 8004fc2:	f7ff fc49 	bl	8004858 <_malloc_r>
 8004fc6:	4605      	mov	r5, r0
 8004fc8:	2800      	cmp	r0, #0
 8004fca:	d0f2      	beq.n	8004fb2 <_realloc_r+0x1c>
 8004fcc:	4631      	mov	r1, r6
 8004fce:	4622      	mov	r2, r4
 8004fd0:	f7ff ffbc 	bl	8004f4c <memcpy>
 8004fd4:	4631      	mov	r1, r6
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	f7ff fbf0 	bl	80047bc <_free_r>
 8004fdc:	e7e9      	b.n	8004fb2 <_realloc_r+0x1c>
 8004fde:	4635      	mov	r5, r6
 8004fe0:	e7e7      	b.n	8004fb2 <_realloc_r+0x1c>

08004fe2 <_malloc_usable_size_r>:
 8004fe2:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	f1a0 0004 	sub.w	r0, r0, #4
 8004fec:	bfbc      	itt	lt
 8004fee:	580b      	ldrlt	r3, [r1, r0]
 8004ff0:	18c0      	addlt	r0, r0, r3
 8004ff2:	4770      	bx	lr

08004ff4 <_init>:
 8004ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff6:	bf00      	nop
 8004ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ffa:	bc08      	pop	{r3}
 8004ffc:	469e      	mov	lr, r3
 8004ffe:	4770      	bx	lr

08005000 <_fini>:
 8005000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005002:	bf00      	nop
 8005004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005006:	bc08      	pop	{r3}
 8005008:	469e      	mov	lr, r3
 800500a:	4770      	bx	lr
