Classic Timing Analyzer report for LAB3
Thu Oct 25 02:10:10 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_INPUT'
  7. Clock Hold: 'CLK_INPUT'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                 ; To                                                                                                              ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.728 ns                         ; ROM/RAM_INPUT                                                                        ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 ; --         ; CLK_INPUT ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.144 ns                        ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                             ; DATA_BUS_OUTPUT[2]                                                                                              ; CLK_INPUT  ; --        ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.798 ns                        ; ROM/RAM_INPUT                                                                        ; DATA_BUS_OUTPUT[2]                                                                                              ; --         ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.113 ns                        ; ROM/RAM_INPUT                                                                        ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; --         ; CLK_INPUT ; 0            ;
; Clock Setup: 'CLK_INPUT'     ; N/A                                      ; None          ; 196.97 MHz ( period = 5.077 ns ) ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_INPUT  ; CLK_INPUT ; 0            ;
; Clock Hold: 'CLK_INPUT'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK_INPUT  ; CLK_INPUT ; 217          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                      ;                                                                                                                 ;            ;           ; 217          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_INPUT       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_INPUT'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 196.97 MHz ( period = 5.077 ns )                    ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                                         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.323 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.688 ns                ;
; N/A                                     ; 200.88 MHz ( period = 4.978 ns )                    ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; 202.68 MHz ( period = 4.934 ns )                    ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.599 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.151 ns                ;
; N/A                                     ; 207.94 MHz ( period = 4.809 ns )                    ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.474 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.448 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; 213.08 MHz ( period = 4.693 ns )                    ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 0.945 ns                ;
; N/A                                     ; 213.27 MHz ( period = 4.689 ns )                    ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; 215.29 MHz ( period = 4.645 ns )                    ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.328 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.321 ns                ;
; N/A                                     ; 223.06 MHz ( period = 4.483 ns )                    ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.273 ns                ;
; N/A                                     ; 223.51 MHz ( period = 4.474 ns )                    ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.264 ns                ;
; N/A                                     ; 234.80 MHz ( period = 4.259 ns )                    ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 0.929 ns                ;
; N/A                                     ; 237.36 MHz ( period = 4.213 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 237.47 MHz ( period = 4.211 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 246.31 MHz ( period = 4.060 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 246.97 MHz ( period = 4.049 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 247.10 MHz ( period = 4.047 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.689 ns                ;
; N/A                                     ; 254.84 MHz ( period = 3.924 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 261.64 MHz ( period = 3.822 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 264.83 MHz ( period = 3.776 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 274.20 MHz ( period = 3.647 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 276.47 MHz ( period = 3.617 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.015 ns                ;
; N/A                                     ; 279.10 MHz ( period = 3.583 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.301 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.235 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[0]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[0]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[0]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[0]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[0]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[0]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[0]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[1]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[9]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[1]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[9]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[1]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[9]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[1]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[9]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[1]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[9]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[1]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[9]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[1]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[9]                             ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                          ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 293.51 MHz ( period = 3.407 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.85 MHz ( period = 3.335 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 302.94 MHz ( period = 3.301 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 304.04 MHz ( period = 3.289 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 449.64 MHz ( period = 2.224 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 485.67 MHz ( period = 2.059 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; 486.14 MHz ( period = 2.057 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.903 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.238 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.770 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.134 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                                         ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.132 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.119 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                          ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg5    ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.580 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                          ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg6    ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.497 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg0    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg1    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg3    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg4    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg5    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|ram_block1a0~porta_address_reg6    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.034 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.023 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.138 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.408 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.512 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                          ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.413 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                          ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.404 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.062 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK_INPUT  ; CLK_INPUT ; None                        ; None                      ; 1.594 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                                                  ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_INPUT'                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                             ; To                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]           ; CLK_INPUT  ; CLK_INPUT ; None                       ; None                       ; 3.111 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                              ;                                                          ;            ;           ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-------+--------------+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                                                                                                              ; To Clock  ;
+-------+--------------+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 4.728 ns   ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_INPUT ;
; N/A   ; None         ; 4.575 ns   ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_INPUT ;
; N/A   ; None         ; 4.564 ns   ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_INPUT ;
; N/A   ; None         ; 4.250 ns   ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                         ; CLK_INPUT ;
; N/A   ; None         ; 4.250 ns   ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                         ; CLK_INPUT ;
; N/A   ; None         ; 4.250 ns   ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                         ; CLK_INPUT ;
; N/A   ; None         ; 4.250 ns   ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                         ; CLK_INPUT ;
; N/A   ; None         ; 4.250 ns   ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                         ; CLK_INPUT ;
; N/A   ; None         ; 4.250 ns   ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                         ; CLK_INPUT ;
; N/A   ; None         ; 4.250 ns   ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                         ; CLK_INPUT ;
; N/A   ; None         ; 4.206 ns   ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_INPUT ;
; N/A   ; None         ; 4.160 ns   ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_INPUT ;
; N/A   ; None         ; 4.134 ns   ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg      ; CLK_INPUT ;
; N/A   ; None         ; 4.100 ns   ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_INPUT ;
; N/A   ; None         ; 3.244 ns   ; ADRESS_INPUT[5] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                         ; CLK_INPUT ;
; N/A   ; None         ; 2.810 ns   ; ADRESS_INPUT[4] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                         ; CLK_INPUT ;
; N/A   ; None         ; 2.785 ns   ; ADRESS_INPUT[6] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                         ; CLK_INPUT ;
; N/A   ; None         ; 2.601 ns   ; ADRESS_INPUT[1] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                         ; CLK_INPUT ;
; N/A   ; None         ; 2.468 ns   ; ADRESS_INPUT[3] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                         ; CLK_INPUT ;
; N/A   ; None         ; 2.458 ns   ; ADRESS_INPUT[0] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                         ; CLK_INPUT ;
; N/A   ; None         ; 2.454 ns   ; ADRESS_INPUT[2] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                         ; CLK_INPUT ;
; N/A   ; None         ; 1.511 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.511 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.506 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.424 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.304 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.296 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.294 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.130 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 1.009 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.892 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.891 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                                        ; CLK_INPUT ;
; N/A   ; None         ; 0.891 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                                                        ; CLK_INPUT ;
; N/A   ; None         ; 0.890 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.890 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.885 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.879 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.862 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.707 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.592 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE                                                        ; CLK_INPUT ;
; N/A   ; None         ; 0.588 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK_INPUT ;
; N/A   ; None         ; 0.371 ns   ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK_INPUT ;
+-------+--------------+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+----------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                             ; To                   ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+----------------------+------------+
; N/A   ; None         ; 11.144 ns  ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                                                         ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 11.006 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.713 ns  ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.673 ns  ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.665 ns  ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.661 ns  ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.629 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.289 ns  ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.285 ns  ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.231 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.231 ns  ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.212 ns  ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.159 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 10.005 ns  ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.780 ns   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.762 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.760 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.711 ns   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE                                                         ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.636 ns   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.570 ns   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.494 ns   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.493 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.478 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.400 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.377 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.363 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.359 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.289 ns   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.252 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.248 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.193 ns   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.133 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.126 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.111 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 9.079 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.968 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.955 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.951 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.867 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.831 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.787 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.780 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.715 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.671 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.545 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.474 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.452 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.373 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.302 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.278 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]                             ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.276 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]                             ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg       ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg0 ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg1 ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg2 ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg3 ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg4 ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg5 ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.255 ns   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_address_reg6 ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.200 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 8.171 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.994 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[3]                             ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.905 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.900 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[12]                            ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.877 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[11]                            ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.863 ns   ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[2]                             ; DATA_BUS_OUTPUT[2]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.823 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.633 ns   ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[0]                             ; DATA_BUS_OUTPUT[0]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.624 ns   ; lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[10]                            ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 7.411 ns   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                          ; ADRESS_BUS_OUTPUT[4] ; CLK_INPUT  ;
; N/A   ; None         ; 7.250 ns   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                          ; ADRESS_BUS_OUTPUT[2] ; CLK_INPUT  ;
; N/A   ; None         ; 7.016 ns   ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[1]                             ; DATA_BUS_OUTPUT[1]   ; CLK_INPUT  ;
; N/A   ; None         ; 6.852 ns   ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[5]                             ; DATA_BUS_OUTPUT[5]   ; CLK_INPUT  ;
; N/A   ; None         ; 6.561 ns   ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[4]                             ; DATA_BUS_OUTPUT[4]   ; CLK_INPUT  ;
; N/A   ; None         ; 6.542 ns   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                          ; ADRESS_BUS_OUTPUT[6] ; CLK_INPUT  ;
; N/A   ; None         ; 6.301 ns   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                          ; ADRESS_BUS_OUTPUT[5] ; CLK_INPUT  ;
; N/A   ; None         ; 6.230 ns   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                          ; ADRESS_BUS_OUTPUT[3] ; CLK_INPUT  ;
; N/A   ; None         ; 6.060 ns   ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]                             ; DATA_BUS_OUTPUT[3]   ; CLK_INPUT  ;
; N/A   ; None         ; 5.976 ns   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                          ; ADRESS_BUS_OUTPUT[0] ; CLK_INPUT  ;
; N/A   ; None         ; 5.133 ns   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                          ; ADRESS_BUS_OUTPUT[1] ; CLK_INPUT  ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+----------------------+------------+


+----------------------------------------------------------------------------------+
; tpd                                                                              ;
+-------+-------------------+-----------------+---------------+--------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To                 ;
+-------+-------------------+-----------------+---------------+--------------------+
; N/A   ; None              ; 10.798 ns       ; ROM/RAM_INPUT ; DATA_BUS_OUTPUT[2] ;
; N/A   ; None              ; 10.277 ns       ; ROM/RAM_INPUT ; DATA_BUS_OUTPUT[0] ;
; N/A   ; None              ; 9.872 ns        ; ROM/RAM_INPUT ; DATA_BUS_OUTPUT[1] ;
; N/A   ; None              ; 9.761 ns        ; ROM/RAM_INPUT ; DATA_BUS_OUTPUT[5] ;
; N/A   ; None              ; 9.464 ns        ; ROM/RAM_INPUT ; DATA_BUS_OUTPUT[4] ;
; N/A   ; None              ; 8.793 ns        ; ROM/RAM_INPUT ; DATA_BUS_OUTPUT[3] ;
+-------+-------------------+-----------------+---------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                      ;
+---------------+-------------+-----------+-----------------+-----------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                                                                                                              ; To Clock  ;
+---------------+-------------+-----------+-----------------+-----------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; -0.113 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.305 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.309 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE                                                        ; CLK_INPUT ;
; N/A           ; None        ; -0.335 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.532 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.542 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.543 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                                                        ; CLK_INPUT ;
; N/A           ; None        ; -0.545 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.546 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                                        ; CLK_INPUT ;
; N/A           ; None        ; -0.604 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.609 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.627 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.726 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.758 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.947 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.948 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -0.959 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -1.052 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -1.158 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -1.164 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -1.166 ns ; ROM/RAM_INPUT   ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK_INPUT ;
; N/A           ; None        ; -2.215 ns ; ADRESS_INPUT[2] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                         ; CLK_INPUT ;
; N/A           ; None        ; -2.219 ns ; ADRESS_INPUT[0] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                         ; CLK_INPUT ;
; N/A           ; None        ; -2.229 ns ; ADRESS_INPUT[3] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                         ; CLK_INPUT ;
; N/A           ; None        ; -2.362 ns ; ADRESS_INPUT[1] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                         ; CLK_INPUT ;
; N/A           ; None        ; -2.546 ns ; ADRESS_INPUT[6] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                         ; CLK_INPUT ;
; N/A           ; None        ; -2.571 ns ; ADRESS_INPUT[4] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                         ; CLK_INPUT ;
; N/A           ; None        ; -3.005 ns ; ADRESS_INPUT[5] ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                         ; CLK_INPUT ;
; N/A           ; None        ; -3.803 ns ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_INPUT ;
; N/A           ; None        ; -3.856 ns ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_INPUT ;
; N/A           ; None        ; -3.909 ns ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_we_reg      ; CLK_INPUT ;
; N/A           ; None        ; -3.937 ns ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK_INPUT ;
; N/A           ; None        ; -4.011 ns ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[6]                         ; CLK_INPUT ;
; N/A           ; None        ; -4.011 ns ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[5]                         ; CLK_INPUT ;
; N/A           ; None        ; -4.011 ns ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[4]                         ; CLK_INPUT ;
; N/A           ; None        ; -4.011 ns ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[3]                         ; CLK_INPUT ;
; N/A           ; None        ; -4.011 ns ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[2]                         ; CLK_INPUT ;
; N/A           ; None        ; -4.011 ns ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[1]                         ; CLK_INPUT ;
; N/A           ; None        ; -4.011 ns ; ROM/RAM_INPUT   ; lpm_counter2:inst27|lpm_counter:lpm_counter_component|cntr_ali:auto_generated|safe_q[0]                         ; CLK_INPUT ;
; N/A           ; None        ; -4.230 ns ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK_INPUT ;
; N/A           ; None        ; -4.242 ns ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK_INPUT ;
; N/A           ; None        ; -4.397 ns ; ROM/RAM_INPUT   ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_INPUT ;
+---------------+-------------+-----------+-----------------+-----------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 25 02:10:10 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_INPUT" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[6]" as buffer
    Info: Detected ripple clock "lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4]" as buffer
    Info: Detected ripple clock "lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]" as buffer
Info: Clock "CLK_INPUT" has Internal fmax of 196.97 MHz between source register "lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE" and destination memory "lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1" (period= 5.077 ns)
    Info: + Longest register to memory delay is 1.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N15; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'lpm_ram_io:inst2|datatri[1]~15DUPLICATE'
        Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.503 ns; Loc. = LCCOMB_X27_Y6_N24; Fanout = 5; COMB Node = 'lpm_ram_io:inst2|datatri[1]~23'
        Info: 4: + IC(0.724 ns) + CELL(0.096 ns) = 1.323 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 0.390 ns ( 29.48 % )
        Info: Total interconnect delay = 0.933 ns ( 70.52 % )
    Info: - Smallest clock skew is -3.638 ns
        Info: + Shortest clock path from clock "CLK_INPUT" to destination memory is 2.343 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_INPUT~clkctrl'
            Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1'
            Info: Total cell delay = 1.335 ns ( 56.98 % )
            Info: Total interconnect delay = 1.008 ns ( 43.02 % )
        Info: - Longest clock path from clock "CLK_INPUT" to source register is 5.981 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'
            Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]'
            Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl'
            Info: 4: + IC(0.677 ns) + CELL(0.618 ns) = 5.981 ns; Loc. = LCFF_X27_Y6_N15; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE'
            Info: Total cell delay = 2.184 ns ( 36.52 % )
            Info: Total interconnect delay = 3.797 ns ( 63.48 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK_INPUT" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]" and destination pin or register "lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]" for clock "CLK_INPUT" (Hold time is 2.356 ns)
    Info: + Largest clock skew is 3.641 ns
        Info: + Longest clock path from clock "CLK_INPUT" to destination register is 5.980 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'
            Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]'
            Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl'
            Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 5.980 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]'
            Info: Total cell delay = 2.184 ns ( 36.52 % )
            Info: Total interconnect delay = 3.796 ns ( 63.48 % )
        Info: - Shortest clock path from clock "CLK_INPUT" to source memory is 2.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_INPUT~clkctrl'
            Info: 3: + IC(0.670 ns) + CELL(0.472 ns) = 2.339 ns; Loc. = M4K_X32_Y5; Fanout = 3; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]'
            Info: Total cell delay = 1.326 ns ( 56.69 % )
            Info: Total interconnect delay = 1.013 ns ( 43.31 % )
    Info: - Micro clock to output delay of source is 0.136 ns
    Info: - Shortest memory to register delay is 1.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y5; Fanout = 3; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3]'
        Info: 2: + IC(0.335 ns) + CELL(0.272 ns) = 0.658 ns; Loc. = LCCOMB_X31_Y5_N30; Fanout = 4; COMB Node = 'lpm_ram_io:inst2|datatri[3]~21DUPLICATE'
        Info: 3: + IC(0.331 ns) + CELL(0.309 ns) = 1.298 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.632 ns ( 48.69 % )
        Info: Total interconnect delay = 0.666 ns ( 51.31 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for memory "lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "ROM/RAM_INPUT", clock pin = "CLK_INPUT") is 4.728 ns
    Info: + Longest pin to memory delay is 7.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; PIN Node = 'ROM/RAM_INPUT'
        Info: 2: + IC(3.962 ns) + CELL(0.346 ns) = 5.165 ns; Loc. = LCCOMB_X31_Y5_N12; Fanout = 15; COMB Node = 'inst15~0'
        Info: 3: + IC(0.792 ns) + CELL(0.272 ns) = 6.229 ns; Loc. = LCCOMB_X27_Y6_N24; Fanout = 5; COMB Node = 'lpm_ram_io:inst2|datatri[1]~23'
        Info: 4: + IC(0.724 ns) + CELL(0.096 ns) = 7.049 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.571 ns ( 22.29 % )
        Info: Total interconnect delay = 5.478 ns ( 77.71 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK_INPUT" to destination memory is 2.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_INPUT~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.335 ns ( 56.98 % )
        Info: Total interconnect delay = 1.008 ns ( 43.02 % )
Info: tco from clock "CLK_INPUT" to destination pin "DATA_BUS_OUTPUT[2]" through register "lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE" is 11.144 ns
    Info: + Longest clock path from clock "CLK_INPUT" to source register is 5.981 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'
        Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]'
        Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl'
        Info: 4: + IC(0.677 ns) + CELL(0.618 ns) = 5.981 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE'
        Info: Total cell delay = 2.184 ns ( 36.52 % )
        Info: Total interconnect delay = 3.797 ns ( 63.48 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X27_Y6_N22; Fanout = 1; COMB Node = 'lpm_ram_io:inst2|datatri[2]~13DUPLICATE'
        Info: 3: + IC(0.214 ns) + CELL(0.225 ns) = 0.680 ns; Loc. = LCCOMB_X27_Y6_N28; Fanout = 1; COMB Node = 'lpm_ram_io:inst2|datatri[2]~14'
        Info: 4: + IC(2.245 ns) + CELL(2.144 ns) = 5.069 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'DATA_BUS_OUTPUT[2]'
        Info: Total cell delay = 2.610 ns ( 51.49 % )
        Info: Total interconnect delay = 2.459 ns ( 48.51 % )
Info: Longest tpd from source pin "ROM/RAM_INPUT" to destination pin "DATA_BUS_OUTPUT[2]" is 10.798 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; PIN Node = 'ROM/RAM_INPUT'
    Info: 2: + IC(3.958 ns) + CELL(0.346 ns) = 5.161 ns; Loc. = LCCOMB_X31_Y5_N0; Fanout = 14; COMB Node = 'inst14~0'
    Info: 3: + IC(0.882 ns) + CELL(0.366 ns) = 6.409 ns; Loc. = LCCOMB_X27_Y6_N28; Fanout = 1; COMB Node = 'lpm_ram_io:inst2|datatri[2]~14'
    Info: 4: + IC(2.245 ns) + CELL(2.144 ns) = 10.798 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'DATA_BUS_OUTPUT[2]'
    Info: Total cell delay = 3.713 ns ( 34.39 % )
    Info: Total interconnect delay = 7.085 ns ( 65.61 % )
Info: th for register "lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "ROM/RAM_INPUT", clock pin = "CLK_INPUT") is -0.113 ns
    Info: + Longest clock path from clock "CLK_INPUT" to destination register is 5.980 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'
        Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]'
        Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl'
        Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 5.980 ns; Loc. = LCFF_X31_Y5_N27; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 2.184 ns ( 36.52 % )
        Info: Total interconnect delay = 3.796 ns ( 63.48 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.242 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; PIN Node = 'ROM/RAM_INPUT'
        Info: 2: + IC(3.958 ns) + CELL(0.346 ns) = 5.161 ns; Loc. = LCCOMB_X31_Y5_N0; Fanout = 14; COMB Node = 'inst14~0'
        Info: 3: + IC(0.259 ns) + CELL(0.272 ns) = 5.692 ns; Loc. = LCCOMB_X31_Y5_N8; Fanout = 4; COMB Node = 'lpm_ram_io:inst2|datatri[5]~19'
        Info: 4: + IC(0.241 ns) + CELL(0.309 ns) = 6.242 ns; Loc. = LCFF_X31_Y5_N27; Fanout = 1; REG Node = 'lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.784 ns ( 28.58 % )
        Info: Total interconnect delay = 4.458 ns ( 71.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Oct 25 02:10:10 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


