 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:07:28 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_LVT)        0.17       0.17 r
  U611/Y (INVX4_LVT)                       0.03       0.20 f
  U609/Y (INVX8_LVT)                       0.05       0.25 r
  U613/Y (INVX16_LVT)                      0.03       0.28 f
  U1598/Y (XNOR2X2_LVT)                    0.11       0.39 f
  U937/Y (OR2X1_LVT)                       0.08       0.47 f
  U1118/Y (AND2X1_LVT)                     0.07       0.54 f
  U1065/Y (NAND4X0_LVT)                    0.05       0.59 r
  U1387/Y (NAND3X0_LVT)                    0.08       0.68 f
  U1392/Y (NAND2X0_LVT)                    0.10       0.78 r
  U1414/Y (NAND2X0_LVT)                    0.04       0.82 f
  U556/Y (AO21X1_LVT)                      0.07       0.89 f
  U555/Y (NAND3X0_LVT)                     0.05       0.95 r
  U1396/Y (NAND2X4_LVT)                    0.12       1.07 f
  U1489/Y (INVX8_LVT)                      0.04       1.11 r
  U1416/Y (OA21X1_LVT)                     0.09       1.20 r
  U1415/Y (XOR2X2_LVT)                     0.13       1.33 f
  U1382/Y (NAND2X0_LVT)                    0.07       1.39 r
  U1381/Y (NAND4X0_LVT)                    0.06       1.45 f
  Delay3_out1_reg[61]/D (DFFX1_LVT)        0.00       1.45 f
  data arrival time                                   1.45

  clock clk (rise edge)                    1.54       1.54
  clock network delay (ideal)              0.00       1.54
  Delay3_out1_reg[61]/CLK (DFFX1_LVT)      0.00       1.54 r
  library setup time                      -0.10       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


1
