Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 23 12:28:13 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_methodology -file GPIO_UART_wrapper_methodology_drc_routed.rpt -pb GPIO_UART_wrapper_methodology_drc_routed.pb -rpx GPIO_UART_wrapper_methodology_drc_routed.rpx
| Design       : GPIO_UART_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 8          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RST relative to clock(s) mclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Rx relative to clock(s) mclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) mclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on Tx relative to clock(s) mclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) mclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) mclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) mclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) mclk
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name mclk -waveform {0.000 5.000} mclk (Source: C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/constrs_1/imports/Downloads/boolean.xdc (Line: 2))
Previous: create_clock -period 10.000 [get_ports mclk] (Source: c:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/ip/GPIO_UART_clk_wiz_0_0/GPIO_UART_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name mclk -waveform {0.000 5.000} mclk (Source: C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/constrs_1/imports/Downloads/boolean.xdc (Line: 2))
Previous: create_clock -period 10.000 [get_ports mclk] (Source: c:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/ip/GPIO_UART_clk_wiz_0_0/GPIO_UART_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


