C Z6.4+poprlx+porlxp+po
"PodWWPRlx WseRlxRlx PodWRRlxP Fre PodWR Fre"
Cycle=Fre PodWWPRlx WseRlxRlx PodWRRlxP Fre PodWR
Relax=
Safe=Fre PodWW PodWR WseRlxRlx
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Ws Fr Fr
Orig=PodWWPRlx WseRlxRlx PodWRRlxP Fre PodWR Fre

{}

P0 (atomic_int* y,volatile int* x) {
  *x = 1;
  atomic_store_explicit(y,1,memory_order_relaxed);
}

P1 (volatile int* z,atomic_int* y) {
  atomic_store_explicit(y,2,memory_order_relaxed);
  int r0 = *z;
}

P2 (volatile int* z,volatile int* x) {
  *z = 1;
  int r0 = *x;
}

exists
(y=2 /\ 1:r0=0 /\ 2:r0=0)
