-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111110110000001100101111110010", 
    1 => "01000000000010111100010100011101", 
    2 => "10111111011100101001011000101001", 
    3 => "00111111010001110011100001100000", 
    4 => "00111111010110111100110110011001", 
    5 => "00111111100101101111111101101111", 
    6 => "00111110101010101100110000000100", 
    7 => "10111111010010001001110100100010", 
    8 => "10111111010110100110101001101001", 
    9 => "10111110101110000011000100011000", 
    10 => "00111111110001101000111011010010", 
    11 => "10111110011100110001011100100101", 
    12 => "00111111011111011001111001010000", 
    13 => "00111110111001101000100011110011", 
    14 => "10111110101011100010001010011010", 
    15 => "10111110000101110101101001101101", 
    16 => "00111110101001010101000100100101", 
    17 => "00111100110111100101011010110111", 
    18 => "00111110111101010110001000000010", 
    19 => "01000000000110001101011111101000", 
    20 => "01000000001110011101110000110001", 
    21 => "10111110111110110001011000111101", 
    22 => "10111101010001001000100101011001", 
    23 => "00111101111110010101111001101001", 
    24 => "00111110100100001101010100110110", 
    25 => "10111110111110001001001110110100", 
    26 => "00111011110010100111001110011110", 
    27 => "10111101110111000011111110111000", 
    28 => "10111110111100111001010001010110", 
    29 => "00111111011111000110000000011111", 
    30 => "00111111100001001100110101100010", 
    31 => "10111110110000000100111101000000", 
    32 => "10111111001010101110101100011010", 
    33 => "10111111000011010100001100010100", 
    34 => "10111110000111000111111100101111", 
    35 => "10111100000101000101011010100000", 
    36 => "00111101101001000101001100111011", 
    37 => "00111101000110010011001001100101", 
    38 => "10111101011001000010110011110101", 
    39 => "00111111000111111101101011000110", 
    40 => "00111111100000000010001101111101", 
    41 => "10111110011101101110001100111011", 
    42 => "10111110011111110100100011100011", 
    43 => "00111101100010000101101101001100", 
    44 => "00111111010011010101100110100001", 
    45 => "10111001000101000010011100101101", 
    46 => "10111101100101000101110010001110", 
    47 => "10111110010001111001101000110101", 
    48 => "10111111000100000000001110110101", 
    49 => "00111111101101110100101000101011", 
    50 => "01000000000101011001100001100001", 
    51 => "00111101110100001100001111010011", 
    52 => "00111111000111101111110010100010", 
    53 => "00111110111111110110010101110101", 
    54 => "00111110101111000101110110010111", 
    55 => "00111110110011110110110010010110", 
    56 => "00111110110101100011110011111111", 
    57 => "00111110011101100111100101100011", 
    58 => "00111111001011110010101111110001", 
    59 => "00111111100000111100010011110011", 
    60 => "00111111110011001101000011011001", 
    61 => "00111101100010100111111011001110", 
    62 => "00111110101100100100101000010011", 
    63 => "10111101101110011011110110011100", 
    64 => "10111101110010001000010000000000", 
    65 => "00111110111110100100110011011010", 
    66 => "00111111000010001110011111110101", 
    67 => "00111111010000111010100000100100", 
    68 => "00111111000000101001111100000100", 
    69 => "10111110101001010001001110000111", 
    70 => "10111110100111100101001111000110", 
    71 => "10111101011010111111010100110101", 
    72 => "10111110010011111011011011000101", 
    73 => "10111101010011001010001110000111", 
    74 => "10111111000100011100110011111101", 
    75 => "10111111001010111100001000111001", 
    76 => "10111110110000000010101100101111", 
    77 => "10111110111001001101111001101011", 
    78 => "00111100111000110000001110010100", 
    79 => "10111111010001010000111101011000", 
    80 => "10111111000001001001010110000111", 
    81 => "10111110000010100011111100110110", 
    82 => "10111110010111001000000111111111", 
    83 => "00111100000101101101111110010111", 
    84 => "10111101011100000000011100001001", 
    85 => "10111111000001101011001010011101", 
    86 => "10111110111101100111011011111001", 
    87 => "10111110100011011101010010100111", 
    88 => "10111111110000000101110001100001", 
    89 => "10111110010101001110001111010100", 
    90 => "10111110100011000001011001000010", 
    91 => "10111111100101111110011100101100", 
    92 => "10111111100101110101110001111111", 
    93 => "10111110111010101010011001100010", 
    94 => "10111110100011101100110011011111", 
    95 => "00111100101001011001100100101011", 
    96 => "10111111001111011010100111110100", 
    97 => "11000000000011010101010001000100", 
    98 => "10111111000010110111101100001110", 
    99 => "00111111011010000000010101000100" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

