Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 12 09:58:06 2020
| Host         : DESKTOP-COH2PDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SI_CH_XADC_timing_summary_routed.rpt -pb SI_CH_XADC_timing_summary_routed.pb -rpx SI_CH_XADC_timing_summary_routed.rpx -warn_on_violation
| Design       : SI_CH_XADC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.161        0.000                      0                   37        0.175        0.000                      0                   37        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.161        0.000                      0                   37        0.175        0.000                      0                   37        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 CONT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.608ns (35.267%)  route 1.116ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608     5.210    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.456     5.666 f  CONT/FSM_sequential_state_reg[2]/Q
                         net (fo=5, routed)           0.683     6.349    CONT/state[2]
    SLICE_X28Y126        LUT3 (Prop_lut3_I1_O)        0.152     6.501 r  CONT//i_/O
                         net (fo=1, routed)           0.433     6.934    ADC/den_in
    XADC_X0Y0            XADC                                         r  ADC/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.488    14.910    ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ADC/U0/DCLK
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -1.056    14.095    ADC/U0
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 C500KHz/reg_counter_clk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.766ns (30.566%)  route 1.740ns (69.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.207    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDCE (Prop_fdce_C_Q)         0.518     5.725 f  C500KHz/reg_counter_clk_reg[5]/Q
                         net (fo=6, routed)           1.038     6.763    C500KHz/reg_counter_clk_reg[5]
    SLICE_X31Y125        LUT5 (Prop_lut5_I3_O)        0.124     6.887 f  C500KHz/reg_counter_clk[4]_i_2/O
                         net (fo=5, routed)           0.702     7.589    C500KHz/load
    SLICE_X31Y125        LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  C500KHz/reg_counter_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     7.713    C500KHz/reg_counter_clk[4]_i_1_n_0
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.487    14.909    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[4]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X31Y125        FDCE (Setup_fdce_C_D)        0.031    15.181    C500KHz/reg_counter_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 C500KHz/reg_counter_clk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.766ns (30.591%)  route 1.738ns (69.409%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.207    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDCE (Prop_fdce_C_Q)         0.518     5.725 f  C500KHz/reg_counter_clk_reg[5]/Q
                         net (fo=6, routed)           1.038     6.763    C500KHz/reg_counter_clk_reg[5]
    SLICE_X31Y125        LUT5 (Prop_lut5_I3_O)        0.124     6.887 f  C500KHz/reg_counter_clk[4]_i_2/O
                         net (fo=5, routed)           0.700     7.587    C500KHz/load
    SLICE_X31Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.711 r  C500KHz/reg_counter_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     7.711    C500KHz/reg_counter_clk[2]_i_1_n_0
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.487    14.909    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[2]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X31Y125        FDCE (Setup_fdce_C_D)        0.029    15.179    C500KHz/reg_counter_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 C500KHz/reg_counter_clk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.794ns (31.358%)  route 1.738ns (68.642%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.207    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDCE (Prop_fdce_C_Q)         0.518     5.725 f  C500KHz/reg_counter_clk_reg[5]/Q
                         net (fo=6, routed)           1.038     6.763    C500KHz/reg_counter_clk_reg[5]
    SLICE_X31Y125        LUT5 (Prop_lut5_I3_O)        0.124     6.887 f  C500KHz/reg_counter_clk[4]_i_2/O
                         net (fo=5, routed)           0.700     7.587    C500KHz/load
    SLICE_X31Y125        LUT5 (Prop_lut5_I4_O)        0.152     7.739 r  C500KHz/reg_counter_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     7.739    C500KHz/reg_counter_clk[3]_i_1_n_0
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.487    14.909    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[3]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X31Y125        FDCE (Setup_fdce_C_D)        0.075    15.225    C500KHz/reg_counter_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 C500KHz/reg_counter_clk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.842ns (34.901%)  route 1.571ns (65.099%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.207    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDCE (Prop_fdce_C_Q)         0.419     5.626 f  C500KHz/reg_counter_clk_reg[3]/Q
                         net (fo=9, routed)           0.965     6.592    C500KHz/reg_counter_clk_reg[3]
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.299     6.891 f  C500KHz/reg_counter_clk[4]_i_2/O
                         net (fo=5, routed)           0.605     7.496    C500KHz/load
    SLICE_X31Y124        LUT3 (Prop_lut3_I2_O)        0.124     7.620 r  C500KHz/reg_counter_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     7.620    C500KHz/reg_counter_clk[1]_i_1_n_0
    SLICE_X31Y124        FDCE                                         r  C500KHz/reg_counter_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.487    14.909    C500KHz/CLK
    SLICE_X31Y124        FDCE                                         r  C500KHz/reg_counter_clk_reg[1]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X31Y124        FDCE (Setup_fdce_C_D)        0.029    15.162    C500KHz/reg_counter_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 ADC/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.651ns (68.127%)  route 0.772ns (31.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.208    ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ADC/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.735 f  ADC/U0/EOC
                         net (fo=3, routed)           0.772     7.508    CONT/eoc_out
    SLICE_X28Y126        LUT5 (Prop_lut5_I3_O)        0.124     7.632 r  CONT/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.632    CONT/next_state[0]
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    14.912    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X28Y126        FDCE (Setup_fdce_C_D)        0.029    15.182    CONT/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 ADC/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.651ns (68.444%)  route 0.761ns (31.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.208    ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ADC/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.735 r  ADC/U0/EOC
                         net (fo=3, routed)           0.761     7.496    CONT/eoc_out
    SLICE_X28Y126        LUT4 (Prop_lut4_I0_O)        0.124     7.620 r  CONT/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.620    CONT/next_state[2]
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    14.912    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X28Y126        FDCE (Setup_fdce_C_D)        0.031    15.184    CONT/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.570ns  (required time - arrival time)
  Source:                 ADC/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 1.677ns (68.465%)  route 0.772ns (31.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.208    ADC/dclk_in
    XADC_X0Y0            XADC                                         r  ADC/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.735 f  ADC/U0/EOC
                         net (fo=3, routed)           0.772     7.508    CONT/eoc_out
    SLICE_X28Y126        LUT5 (Prop_lut5_I0_O)        0.150     7.658 r  CONT/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.658    CONT/next_state[1]
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    14.912    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X28Y126        FDCE (Setup_fdce_C_D)        0.075    15.228    CONT/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.570    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 CONT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/reg_a_val_p_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.580ns (27.341%)  route 1.541ns (72.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608     5.210    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.456     5.666 f  CONT/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.829     6.495    CONT/state[0]
    SLICE_X28Y126        LUT3 (Prop_lut3_I1_O)        0.124     6.619 r  CONT/av_pre_sig_OBUF_inst_i_1/O
                         net (fo=13, routed)          0.712     7.332    CONT/E[0]
    SLICE_X29Y124        FDCE                                         r  CONT/reg_a_val_p_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.488    14.910    CONT/CLK
    SLICE_X29Y124        FDCE                                         r  CONT/reg_a_val_p_reg[0]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X29Y124        FDCE (Setup_fdce_C_CE)      -0.205    14.929    CONT/reg_a_val_p_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 CONT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/reg_a_val_p_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.580ns (27.341%)  route 1.541ns (72.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608     5.210    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.456     5.666 f  CONT/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.829     6.495    CONT/state[0]
    SLICE_X28Y126        LUT3 (Prop_lut3_I1_O)        0.124     6.619 r  CONT/av_pre_sig_OBUF_inst_i_1/O
                         net (fo=13, routed)          0.712     7.332    CONT/E[0]
    SLICE_X29Y124        FDCE                                         r  CONT/reg_a_val_p_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.488    14.910    CONT/CLK
    SLICE_X29Y124        FDCE                                         r  CONT/reg_a_val_p_reg[11]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X29Y124        FDCE (Setup_fdce_C_CE)      -0.205    14.929    CONT/reg_a_val_p_reg[11]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.263%)  route 0.123ns (39.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  C500KHz/reg_counter_clk_reg[4]/Q
                         net (fo=8, routed)           0.123     1.735    C500KHz/reg_counter_clk_reg[4]
    SLICE_X30Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  C500KHz/reg_counter_clk[7]_i_1/O
                         net (fo=1, routed)           0.000     1.780    C500KHz/reg_counter_clk[7]_i_1_n_0
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X30Y125        FDCE (Hold_fdce_C_D)         0.121     1.605    C500KHz/reg_counter_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  C500KHz/reg_counter_clk_reg[6]/Q
                         net (fo=5, routed)           0.093     1.729    C500KHz/reg_counter_clk_reg[6]
    SLICE_X31Y125        LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  C500KHz/reg_counter_clk[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    C500KHz/reg_counter_clk[0]_i_1_n_0
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X31Y125        FDCE (Hold_fdce_C_D)         0.092     1.576    C500KHz/reg_counter_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDCE (Prop_fdce_C_Q)         0.128     1.599 r  C500KHz/reg_counter_clk_reg[3]/Q
                         net (fo=9, routed)           0.098     1.697    C500KHz/reg_counter_clk_reg[3]
    SLICE_X31Y125        LUT6 (Prop_lut6_I1_O)        0.099     1.796 r  C500KHz/reg_counter_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    C500KHz/reg_counter_clk[4]_i_1_n_0
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y125        FDCE (Hold_fdce_C_D)         0.092     1.563    C500KHz/reg_counter_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.189ns (47.388%)  route 0.210ns (52.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X31Y124        FDCE                                         r  C500KHz/reg_counter_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  C500KHz/reg_counter_clk_reg[1]/Q
                         net (fo=6, routed)           0.210     1.822    C500KHz/reg_counter_clk_reg_n_0_[1]
    SLICE_X31Y125        LUT5 (Prop_lut5_I3_O)        0.048     1.870 r  C500KHz/reg_counter_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    C500KHz/reg_counter_clk[3]_i_1_n_0
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[3]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X31Y125        FDCE (Hold_fdce_C_D)         0.107     1.612    C500KHz/reg_counter_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.250%)  route 0.208ns (52.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  C500KHz/reg_counter_clk_reg[4]/Q
                         net (fo=8, routed)           0.208     1.820    C500KHz/reg_counter_clk_reg[4]
    SLICE_X30Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  C500KHz/reg_counter_clk[6]_i_1/O
                         net (fo=1, routed)           0.000     1.865    C500KHz/reg_counter_clk[6]_i_1_n_0
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[6]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X30Y125        FDCE (Hold_fdce_C_D)         0.121     1.605    C500KHz/reg_counter_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C500KHz/reg_clk_500kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_clk_500kHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.553     1.472    C500KHz/CLK
    SLICE_X29Y125        FDRE                                         r  C500KHz/reg_clk_500kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  C500KHz/reg_clk_500kHz_reg/Q
                         net (fo=2, routed)           0.168     1.782    C500KHz/convst_in
    SLICE_X29Y125        LUT3 (Prop_lut3_I0_O)        0.045     1.827 r  C500KHz/reg_clk_500kHz_i_1/O
                         net (fo=1, routed)           0.000     1.827    C500KHz/reg_clk_500kHz_i_1_n_0
    SLICE_X29Y125        FDRE                                         r  C500KHz/reg_clk_500kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X29Y125        FDRE                                         r  C500KHz/reg_clk_500kHz_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.091     1.563    C500KHz/reg_clk_500kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  C500KHz/reg_counter_clk_reg[5]/Q
                         net (fo=6, routed)           0.175     1.811    C500KHz/reg_counter_clk_reg[5]
    SLICE_X30Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  C500KHz/reg_counter_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    C500KHz/reg_counter_clk[5]_i_1_n_0
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X30Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X30Y125        FDCE (Hold_fdce_C_D)         0.120     1.591    C500KHz/reg_counter_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CONT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.554     1.473    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  CONT/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.174     1.788    CONT/state[0]
    SLICE_X28Y126        LUT4 (Prop_lut4_I1_O)        0.045     1.833 r  CONT/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    CONT/next_state[2]
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.821     1.986    CONT/CLK
    SLICE_X28Y126        FDCE                                         r  CONT/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y126        FDCE (Hold_fdce_C_D)         0.092     1.565    CONT/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.989%)  route 0.210ns (53.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X31Y124        FDCE                                         r  C500KHz/reg_counter_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  C500KHz/reg_counter_clk_reg[1]/Q
                         net (fo=6, routed)           0.210     1.822    C500KHz/reg_counter_clk_reg_n_0_[1]
    SLICE_X31Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.867 r  C500KHz/reg_counter_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    C500KHz/reg_counter_clk[2]_i_1_n_0
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X31Y125        FDCE                                         r  C500KHz/reg_counter_clk_reg[2]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X31Y125        FDCE (Hold_fdce_C_D)         0.091     1.596    C500KHz/reg_counter_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 C500KHz/reg_counter_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C500KHz/reg_counter_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.552     1.471    C500KHz/CLK
    SLICE_X31Y124        FDCE                                         r  C500KHz/reg_counter_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  C500KHz/reg_counter_clk_reg[1]/Q
                         net (fo=6, routed)           0.192     1.804    C500KHz/reg_counter_clk_reg_n_0_[1]
    SLICE_X31Y124        LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  C500KHz/reg_counter_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    C500KHz/reg_counter_clk[1]_i_1_n_0
    SLICE_X31Y124        FDCE                                         r  C500KHz/reg_counter_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.820     1.985    C500KHz/CLK
    SLICE_X31Y124        FDCE                                         r  C500KHz/reg_counter_clk_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X31Y124        FDCE (Hold_fdce_C_D)         0.091     1.562    C500KHz/reg_counter_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       ADC/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_sys_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y125   C500KHz/reg_clk_500kHz_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y124   C500KHz/reg_counter_clk_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[2]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y125   C500KHz/reg_counter_clk_reg[5]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y125   C500KHz/reg_counter_clk_reg[6]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y124   C500KHz/reg_counter_clk_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[2]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[3]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[4]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y125   C500KHz/reg_counter_clk_reg[5]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y125   C500KHz/reg_counter_clk_reg[6]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y125   C500KHz/reg_counter_clk_reg[7]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y126   CONT/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y126   CONT/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y125   C500KHz/reg_clk_500kHz_reg/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y125   C500KHz/reg_clk_500kHz_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[0]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y124   C500KHz/reg_counter_clk_reg[1]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y124   C500KHz/reg_counter_clk_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[2]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[2]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[3]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y125   C500KHz/reg_counter_clk_reg[3]/C



