// Seed: 1492710338
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7, id_8;
  assign id_3 = -1;
  logic [7:0][-1 'b0 : -1 'h0] id_9, _id_10, id_11, id_12;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd3,
    parameter id_4 = 32'd20,
    parameter id_8 = 32'd33
) (
    input supply0 id_0,
    input tri id_1,
    output supply0 id_2[id_3 : id_8  &&  1],
    output tri1 _id_3,
    input tri _id_4,
    input wor id_5,
    input tri0 id_6,
    input wire id_7[-1 : id_4],
    output uwire _id_8,
    input uwire id_9
);
  parameter id_11 = 1;
  assign id_8 = id_0;
  module_0 modCall_1 ();
  logic id_12;
  ;
endmodule
