

================================================================
== Vivado HLS Report for 'hls_SpatialTemporalD'
================================================================
* Date:           Mon Mar  1 13:00:54 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.848|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12550|  230406|  12550|  230406|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  12547|  230403|         5|          1|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	8  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%deriv_window_2_V = alloca i24"   --->   Operation 9 'alloca' 'deriv_window_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%deriv_window_22_V = alloca i24"   --->   Operation 10 'alloca' 'deriv_window_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%deriv_window_7_V = alloca i24"   --->   Operation 11 'alloca' 'deriv_window_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%deriv_window_10_V = alloca i24"   --->   Operation 12 'alloca' 'deriv_window_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%deriv_window_11_V = alloca i24"   --->   Operation 13 'alloca' 'deriv_window_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%deriv_window_12_V = alloca i24"   --->   Operation 14 'alloca' 'deriv_window_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%deriv_window_17_V = alloca i24"   --->   Operation 15 'alloca' 'deriv_window_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%deriv_window_23_V = alloca i24"   --->   Operation 16 'alloca' 'deriv_window_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%deriv_window_3_V = alloca i24"   --->   Operation 17 'alloca' 'deriv_window_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%deriv_window_8_V = alloca i24"   --->   Operation 18 'alloca' 'deriv_window_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%deriv_window_13_V = alloca i24"   --->   Operation 19 'alloca' 'deriv_window_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%deriv_window_18_V = alloca i24"   --->   Operation 20 'alloca' 'deriv_window_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%height_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %height)"   --->   Operation 21 'read' 'height_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%width_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %width)"   --->   Operation 22 'read' 'width_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %height_out, i16 %height_read)"   --->   Operation 23 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %width_out, i16 %width_read)"   --->   Operation 24 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %out_It_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %out_Iy_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %out_Ix_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %inp2_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str306, i32 0, i32 0, [1 x i8]* @p_str307, [1 x i8]* @p_str308, [1 x i8]* @p_str309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str310, [1 x i8]* @p_str311)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %inp1_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str136, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str138, [1 x i8]* @p_str139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str140, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i16 %height_read to i17" [LKof_hls_opt.cpp:488]   --->   Operation 34 'zext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node bound)   --->   "%tmp_43_i = add i17 %tmp_cast_i, 2" [LKof_hls_opt.cpp:488]   --->   Operation 35 'add' 'tmp_43_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_44_cast_i = zext i16 %width_read to i17" [LKof_hls_opt.cpp:491]   --->   Operation 36 'zext' 'tmp_44_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%tmp_45_i = add i17 %tmp_44_cast_i, 2" [LKof_hls_opt.cpp:491]   --->   Operation 37 'add' 'tmp_45_i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into DSP with root node bound)   --->   "%cast = zext i17 %tmp_43_i to i34" [LKof_hls_opt.cpp:488]   --->   Operation 38 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cast1 = zext i17 %tmp_45_i to i34" [LKof_hls_opt.cpp:491]   --->   Operation 39 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i34 %cast1, %cast" [LKof_hls_opt.cpp:491]   --->   Operation 40 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.65ns)   --->   "br label %0" [LKof_hls_opt.cpp:488]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge116.i ]"   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%row_i = phi i16 [ 0, %entry ], [ %row_i_mid2, %._crit_edge116.i ]" [LKof_hls_opt.cpp:491]   --->   Operation 43 'phi' 'row_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%col_i = phi i16 [ 0, %entry ], [ %col, %._crit_edge116.i ]"   --->   Operation 44 'phi' 'col_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_cast = zext i33 %indvar_flatten to i34" [LKof_hls_opt.cpp:491]   --->   Operation 45 'zext' 'indvar_flatten_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_51_cast_i = zext i16 %col_i to i17" [LKof_hls_opt.cpp:491]   --->   Operation 46 'zext' 'tmp_51_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.09ns)   --->   "%tmp_52_i = icmp ult i17 %tmp_51_cast_i, %tmp_45_i" [LKof_hls_opt.cpp:491]   --->   Operation 47 'icmp' 'tmp_52_i' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.02ns)   --->   "%exitcond_flatten = icmp eq i34 %indvar_flatten_cast, %bound" [LKof_hls_opt.cpp:491]   --->   Operation 48 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.01ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 49 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.35ns)   --->   "%col_i_mid2 = select i1 %tmp_52_i, i16 %col_i, i16 0" [LKof_hls_opt.cpp:491]   --->   Operation 50 'select' 'col_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.85ns)   --->   "%row = add i16 %row_i, 1" [LKof_hls_opt.cpp:488]   --->   Operation 51 'add' 'row' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.10ns)   --->   "%tmp_48_i_mid1 = icmp ult i16 %row, %height_read" [LKof_hls_opt.cpp:504]   --->   Operation 52 'icmp' 'tmp_48_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.10ns)   --->   "%tmp_48_i = icmp ult i16 %row_i, %height_read" [LKof_hls_opt.cpp:504]   --->   Operation 53 'icmp' 'tmp_48_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.17ns)   --->   "%tmp_48_i_mid2 = select i1 %tmp_52_i, i1 %tmp_48_i, i1 %tmp_48_i_mid1" [LKof_hls_opt.cpp:504]   --->   Operation 54 'select' 'tmp_48_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_46 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %row, i32 1, i32 15)" [LKof_hls_opt.cpp:525]   --->   Operation 55 'partselect' 'tmp_46' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.07ns)   --->   "%icmp3 = icmp ne i15 %tmp_46, 0" [LKof_hls_opt.cpp:525]   --->   Operation 56 'icmp' 'icmp3' <Predicate = (!exitcond_flatten)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_47 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %row_i, i32 1, i32 15)" [LKof_hls_opt.cpp:525]   --->   Operation 57 'partselect' 'tmp_47' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.07ns)   --->   "%icmp4 = icmp ne i15 %tmp_47, 0" [LKof_hls_opt.cpp:525]   --->   Operation 58 'icmp' 'icmp4' <Predicate = (!exitcond_flatten)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.17ns)   --->   "%tmp_50_i_mid2 = select i1 %tmp_52_i, i1 %icmp4, i1 %icmp3" [LKof_hls_opt.cpp:525]   --->   Operation 59 'select' 'tmp_50_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.35ns)   --->   "%row_i_mid2 = select i1 %tmp_52_i, i16 %row_i, i16 %row" [LKof_hls_opt.cpp:491]   --->   Operation 60 'select' 'row_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1)" [LKof_hls_opt.cpp:492]   --->   Operation 61 'specregionbegin' 'tmp_35_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.10ns)   --->   "%tmp_53_i = icmp ult i16 %col_i_mid2, %width_read" [LKof_hls_opt.cpp:497]   --->   Operation 62 'icmp' 'tmp_53_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_53_i, label %.preheader114.preheader.i, label %.loopexit.i" [LKof_hls_opt.cpp:497]   --->   Operation 63 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_54_i = zext i16 %col_i_mid2 to i64" [LKof_hls_opt.cpp:500]   --->   Operation 64 'zext' 'tmp_54_i' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V = getelementptr [480 x i24]* @deriv_lines_buffer_V_1, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 65 'getelementptr' 'deriv_lines_buffer_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (1.23ns)   --->   "%two_pixel_0_V = load i24* %deriv_lines_buffer_V, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 66 'load' 'two_pixel_0_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_5 = getelementptr [480 x i24]* @deriv_lines_buffer_V_2, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 67 'getelementptr' 'deriv_lines_buffer_V_5' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.23ns)   --->   "%two_pixel_1_V = load i24* %deriv_lines_buffer_V_5, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 68 'load' 'two_pixel_1_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_6 = getelementptr [480 x i24]* @deriv_lines_buffer_V_3, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 69 'getelementptr' 'deriv_lines_buffer_V_6' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (1.23ns)   --->   "%two_pixel_2_V = load i24* %deriv_lines_buffer_V_6, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 70 'load' 'two_pixel_2_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_7 = getelementptr [480 x i24]* @deriv_lines_buffer_V_4, i64 0, i64 %tmp_54_i" [LKof_hls_opt.cpp:500]   --->   Operation 71 'getelementptr' 'deriv_lines_buffer_V_7' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.23ns)   --->   "%two_pixel_3_V = load i24* %deriv_lines_buffer_V_7, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 72 'load' 'two_pixel_3_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_3 : Operation 73 [1/1] (0.28ns)   --->   "%or_cond_i = and i1 %tmp_53_i, %tmp_48_i_mid2" [LKof_hls_opt.cpp:504]   --->   Operation 73 'and' 'or_cond_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %1, label %.loopexit._crit_edge.i" [LKof_hls_opt.cpp:504]   --->   Operation 74 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_48 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %col_i_mid2, i32 1, i32 15)" [LKof_hls_opt.cpp:525]   --->   Operation 75 'partselect' 'tmp_48' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.07ns)   --->   "%icmp = icmp ne i15 %tmp_48, 0" [LKof_hls_opt.cpp:525]   --->   Operation 76 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.28ns)   --->   "%tmp_59_i = and i1 %tmp_50_i_mid2, %icmp" [LKof_hls_opt.cpp:525]   --->   Operation 77 'and' 'tmp_59_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.28ns)   --->   "%tmp_61_i = and i1 %or_cond_i, %tmp_59_i" [LKof_hls_opt.cpp:525]   --->   Operation 78 'and' 'tmp_61_i' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.65ns)   --->   "br i1 %tmp_61_i, label %2, label %3" [LKof_hls_opt.cpp:525]   --->   Operation 79 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_59_i, label %4, label %._crit_edge116.i" [LKof_hls_opt.cpp:536]   --->   Operation 80 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_35_i)" [LKof_hls_opt.cpp:543]   --->   Operation 81 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.85ns)   --->   "%col = add i16 %col_i_mid2, 1" [LKof_hls_opt.cpp:491]   --->   Operation 82 'add' 'col' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %0" [LKof_hls_opt.cpp:491]   --->   Operation 83 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%deriv_window_2_V_lo = load i24* %deriv_window_2_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 84 'load' 'deriv_window_2_V_lo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%deriv_window_22_V_l = load i24* %deriv_window_22_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 85 'load' 'deriv_window_22_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%deriv_window_7_V_lo = load i24* %deriv_window_7_V"   --->   Operation 86 'load' 'deriv_window_7_V_lo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%deriv_window_10_V_l = load i24* %deriv_window_10_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 87 'load' 'deriv_window_10_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%deriv_window_11_V_l = load i24* %deriv_window_11_V"   --->   Operation 88 'load' 'deriv_window_11_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%deriv_window_12_V_l = load i24* %deriv_window_12_V" [LKof_hls_opt.cpp:443->LKof_hls_opt.cpp:527]   --->   Operation 89 'load' 'deriv_window_12_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%deriv_window_17_V_l = load i24* %deriv_window_17_V"   --->   Operation 90 'load' 'deriv_window_17_V_l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%deriv_window_23_V_1 = load i24* %deriv_window_23_V"   --->   Operation 91 'load' 'deriv_window_23_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%deriv_window_3_V_1 = load i24* %deriv_window_3_V"   --->   Operation 92 'load' 'deriv_window_3_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%deriv_window_8_V_1 = load i24* %deriv_window_8_V"   --->   Operation 93 'load' 'deriv_window_8_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%deriv_window_13_V_1 = load i24* %deriv_window_13_V"   --->   Operation 94 'load' 'deriv_window_13_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%deriv_window_18_V_1 = load i24* %deriv_window_18_V"   --->   Operation 95 'load' 'deriv_window_18_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i24 %deriv_window_18_V_1, i24* %deriv_window_17_V"   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "store i24 %deriv_window_13_V_1, i24* %deriv_window_12_V"   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "store i24 %deriv_window_12_V_l, i24* %deriv_window_11_V" [LKof_hls_opt.cpp:443->LKof_hls_opt.cpp:527]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "store i24 %deriv_window_11_V_l, i24* %deriv_window_10_V"   --->   Operation 99 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "store i24 %deriv_window_8_V_1, i24* %deriv_window_7_V"   --->   Operation 100 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "store i24 %deriv_window_23_V_1, i24* %deriv_window_22_V"   --->   Operation 101 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "store i24 %deriv_window_3_V_1, i24* %deriv_window_2_V"   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.reset" [LKof_hls_opt.cpp:491]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (1.23ns)   --->   "%two_pixel_0_V = load i24* %deriv_lines_buffer_V, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 104 'load' 'two_pixel_0_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 105 [1/2] (1.23ns)   --->   "%two_pixel_1_V = load i24* %deriv_lines_buffer_V_5, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 105 'load' 'two_pixel_1_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 106 [1/1] (1.23ns)   --->   "store i24 %two_pixel_1_V, i24* %deriv_lines_buffer_V, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 106 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 107 [1/2] (1.23ns)   --->   "%two_pixel_2_V = load i24* %deriv_lines_buffer_V_6, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 107 'load' 'two_pixel_2_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 108 [1/1] (1.23ns)   --->   "store i24 %two_pixel_2_V, i24* %deriv_lines_buffer_V_5, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 108 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 109 [1/2] (1.23ns)   --->   "%two_pixel_3_V = load i24* %deriv_lines_buffer_V_7, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 109 'load' 'two_pixel_3_V' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 110 [1/1] (1.23ns)   --->   "store i24 %two_pixel_3_V, i24* %deriv_lines_buffer_V_6, align 4" [LKof_hls_opt.cpp:500]   --->   Operation 110 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "store i24 %two_pixel_3_V, i24* %deriv_window_18_V" [LKof_hls_opt.cpp:500]   --->   Operation 111 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "store i24 %two_pixel_2_V, i24* %deriv_window_13_V" [LKof_hls_opt.cpp:500]   --->   Operation 112 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "store i24 %two_pixel_1_V, i24* %deriv_window_8_V" [LKof_hls_opt.cpp:500]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "store i24 %two_pixel_0_V, i24* %deriv_window_3_V" [LKof_hls_opt.cpp:500]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 115 'br' <Predicate = (!exitcond_flatten & tmp_53_i)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.83ns)   --->   "%inp1_img_V_read = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* %inp1_img_V)" [LKof_hls_opt.cpp:506]   --->   Operation 116 'read' 'inp1_img_V_read' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 117 [1/1] (1.83ns)   --->   "%inp2_img_V_read = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* %inp2_img_V)" [LKof_hls_opt.cpp:507]   --->   Operation 117 'read' 'inp2_img_V_read' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %inp1_img_V_read, i12 %inp2_img_V_read)" [LKof_hls_opt.cpp:507]   --->   Operation 118 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_57_i = zext i16 %col_i_mid2 to i64" [LKof_hls_opt.cpp:509]   --->   Operation 119 'zext' 'tmp_57_i' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%deriv_lines_buffer_V_8 = getelementptr [480 x i24]* @deriv_lines_buffer_V_4, i64 0, i64 %tmp_57_i" [LKof_hls_opt.cpp:509]   --->   Operation 120 'getelementptr' 'deriv_lines_buffer_V_8' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.23ns)   --->   "store i24 %p_Result_s, i24* %deriv_lines_buffer_V_8, align 4" [LKof_hls_opt.cpp:509]   --->   Operation 121 'store' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 480> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "store i24 %p_Result_s, i24* %deriv_window_23_V" [LKof_hls_opt.cpp:509]   --->   Operation 122 'store' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge.i" [LKof_hls_opt.cpp:510]   --->   Operation 123 'br' <Predicate = (!exitcond_flatten & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_0_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_2_V_lo, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 124 'partselect' 'p_Result_0_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_7_V_lo, i32 12, i32 23)"   --->   Operation 125 'partselect' 'tmp' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl10_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp, i3 0)" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 126 'bitconcatenate' 'p_shl10_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl10_i_cast_i = zext i15 %p_shl10_i_i to i16" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 127 'zext' 'p_shl10_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_10_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 128 'partselect' 'p_Result_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_11_V_l, i32 12, i32 23)"   --->   Operation 129 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_s, i3 0)" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 130 'bitconcatenate' 'p_shl_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl_i_cast_i = zext i15 %p_shl_i_i to i16" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 131 'zext' 'p_shl_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_2_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_12_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 132 'partselect' 'p_Result_2_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i24 %deriv_window_12_V_l to i12" [LKof_hls_opt.cpp:443->LKof_hls_opt.cpp:527]   --->   Operation 133 'trunc' 'tmp_49' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_i_cast_i = zext i12 %p_Result_2_i_i to i16" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 134 'zext' 'tmp_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V_2_2_i_i = zext i12 %tmp_49 to i13" [LKof_hls_opt.cpp:451->LKof_hls_opt.cpp:527]   --->   Operation 135 'zext' 'lhs_V_2_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V_2_2_i_i = zext i12 %p_Result_2_2_i_i to i13" [LKof_hls_opt.cpp:451->LKof_hls_opt.cpp:527]   --->   Operation 136 'zext' 'rhs_V_2_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.80ns)   --->   "%filt_out_t_V = sub i13 %lhs_V_2_2_i_i, %rhs_V_2_2_i_i" [LKof_hls_opt.cpp:451->LKof_hls_opt.cpp:527]   --->   Operation 137 'sub' 'filt_out_t_V' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_45 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_13_V_1, i32 12, i32 23)"   --->   Operation 138 'partselect' 'tmp_45' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.84ns)   --->   "%tmp_24_i_i = sub i16 %tmp_i_cast_i, %p_shl_i_cast_i" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 139 'sub' 'tmp_24_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_25_i_cast_i = zext i12 %p_Result_0_2_i_i to i16" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 140 'zext' 'tmp_25_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_50 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_17_V_l, i32 12, i32 23)"   --->   Operation 141 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%loc_mult_y_3_2_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_50, i3 0)" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 142 'bitconcatenate' 'loc_mult_y_3_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_27_i_cast_i_cast = zext i15 %loc_mult_y_3_2_i_i to i16" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 143 'zext' 'tmp_27_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.84ns)   --->   "%tmp_28_i_i = sub i16 %tmp_25_i_cast_i, %p_shl10_i_cast_i" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 144 'sub' 'tmp_28_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_28_i_cast_i = sext i16 %tmp_28_i_i to i17" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 145 'sext' 'tmp_28_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_4_2_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_22_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 146 'partselect' 'p_Result_4_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_81_4_2_i_cast_i = zext i12 %p_Result_4_2_i_i to i13" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 147 'zext' 'tmp_81_4_2_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.80ns)   --->   "%loc_mult_y_4_2_i_i = sub i13 0, %tmp_81_4_2_i_cast_i" [LKof_hls_opt.cpp:447->LKof_hls_opt.cpp:527]   --->   Operation 148 'sub' 'loc_mult_y_4_2_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_32_i_cast_i_cast = sext i13 %loc_mult_y_4_2_i_i to i16" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 149 'sext' 'tmp_32_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.84ns)   --->   "%tmp2 = add i16 %tmp_32_i_cast_i_cast, %tmp_27_i_cast_i_cast" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 150 'add' 'tmp2' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i16 %tmp2 to i17" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 151 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.85ns)   --->   "%accum_y_2_4_4_tr_i_i = add i17 %tmp_28_i_cast_i, %tmp2_cast" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 152 'add' 'accum_y_2_4_4_tr_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %accum_y_2_4_4_tr_i_i, i32 16)" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 153 'bitselect' 'tmp_59' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.84>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%deriv_window_13_V_l = load i24* %deriv_window_13_V" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 154 'load' 'deriv_window_13_V_l' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%loc_mult_x_2_3_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_45, i3 0)" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 155 'bitconcatenate' 'loc_mult_x_2_3_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_23_i_cast_i_cast = zext i15 %loc_mult_x_2_3_i_i to i16" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 156 'zext' 'tmp_23_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_24_i_cast_i = sext i16 %tmp_24_i_i to i17" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 157 'sext' 'tmp_24_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_2_4_i_i = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %deriv_window_13_V_l, i32 12, i32 23)" [LKof_hls_opt.cpp:442->LKof_hls_opt.cpp:527]   --->   Operation 158 'partselect' 'p_Result_2_4_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_81_2_4_i_cast_i = zext i12 %p_Result_2_4_i_i to i13" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 159 'zext' 'tmp_81_2_4_i_cast_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.80ns)   --->   "%loc_mult_x_2_4_i_i = sub i13 0, %tmp_81_2_4_i_cast_i" [LKof_hls_opt.cpp:445->LKof_hls_opt.cpp:527]   --->   Operation 160 'sub' 'loc_mult_x_2_4_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_30_i_cast_i_cast = sext i13 %loc_mult_x_2_4_i_i to i16" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 161 'sext' 'tmp_30_i_cast_i_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.84ns)   --->   "%tmp1 = add i16 %tmp_30_i_cast_i_cast, %tmp_23_i_cast_i_cast" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 162 'add' 'tmp1' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i16 %tmp1 to i17" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 163 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.85ns)   --->   "%accum_x_2_4_4_tr_i_i = add i17 %tmp_24_i_cast_i, %tmp1_cast" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 164 'add' 'accum_x_2_4_4_tr_i_i' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %accum_x_2_4_4_tr_i_i, i32 16)" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 165 'bitselect' 'tmp_52' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_cast = sext i17 %accum_y_2_4_4_tr_i_i to i36" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 166 'sext' 'sext_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul = mul i36 174763, %sext_cast" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 167 'mul' 'mul' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i36 %mul to i34" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 168 'trunc' 'tmp_58' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.02ns)   --->   "%neg_mul = sub i34 0, %tmp_58" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 169 'sub' 'neg_mul' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_60 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %neg_mul, i32 21, i32 33)" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 170 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_61 = sext i13 %tmp_60 to i18" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 171 'sext' 'tmp_61' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_62 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %mul, i32 21, i32 35)" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 172 'partselect' 'tmp_62' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_59)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_63 = sext i15 %tmp_62 to i18" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 173 'sext' 'tmp_63' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_59)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.29ns)   --->   "%p_v1 = select i1 %tmp_59, i18 %tmp_61, i18 %tmp_63" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 174 'select' 'p_v1' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i18 %p_v1 to i13" [LKof_hls_opt.cpp:460->LKof_hls_opt.cpp:527]   --->   Operation 175 'trunc' 'tmp_64' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i18 %p_v1 to i13" [LKof_hls_opt.cpp:460->LKof_hls_opt.cpp:527]   --->   Operation 176 'trunc' 'tmp_66' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_59)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.84>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext2_cast = sext i17 %accum_x_2_4_4_tr_i_i to i36" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 177 'sext' 'sext2_cast' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul3 = mul i36 174763, %sext2_cast" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 178 'mul' 'mul3' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i36 %mul3 to i34" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 179 'trunc' 'tmp_51' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (1.02ns)   --->   "%neg_mul4 = sub i34 0, %tmp_51" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 180 'sub' 'neg_mul4' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_53 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %neg_mul4, i32 21, i32 33)" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 181 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_54 = sext i13 %tmp_53 to i18" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 182 'sext' 'tmp_54' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_55 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %mul3, i32 21, i32 35)" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 183 'partselect' 'tmp_55' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_52)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_56 = sext i15 %tmp_55 to i18" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 184 'sext' 'tmp_56' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_52)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.29ns)   --->   "%p_v = select i1 %tmp_52, i18 %tmp_54, i18 %tmp_56" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 185 'select' 'p_v' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i18 %p_v to i13" [LKof_hls_opt.cpp:459->LKof_hls_opt.cpp:527]   --->   Operation 186 'trunc' 'tmp_57' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.82ns)   --->   "%neg_ti = sub i13 0, %tmp_64" [LKof_hls_opt.cpp:460->LKof_hls_opt.cpp:527]   --->   Operation 187 'sub' 'neg_ti' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_59)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i18 %p_v to i13" [LKof_hls_opt.cpp:459->LKof_hls_opt.cpp:527]   --->   Operation 188 'trunc' 'tmp_65' <Predicate = (!exitcond_flatten & tmp_61_i & !tmp_52)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.30ns)   --->   "%final_val_y_V = select i1 %tmp_59, i13 %neg_ti, i13 %tmp_66" [LKof_hls_opt.cpp:457->LKof_hls_opt.cpp:527]   --->   Operation 189 'select' 'final_val_y_V' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 190 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 230400, i64 0)"   --->   Operation 191 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind" [LKof_hls_opt.cpp:492]   --->   Operation 192 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [LKof_hls_opt.cpp:493]   --->   Operation 193 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.82ns)   --->   "%neg_ti9 = sub i13 0, %tmp_57" [LKof_hls_opt.cpp:459->LKof_hls_opt.cpp:527]   --->   Operation 194 'sub' 'neg_ti9' <Predicate = (!exitcond_flatten & tmp_61_i & tmp_52)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.30ns)   --->   "%final_val_x_V = select i1 %tmp_52, i13 %neg_ti9, i13 %tmp_65" [LKof_hls_opt.cpp:456->LKof_hls_opt.cpp:527]   --->   Operation 195 'select' 'final_val_x_V' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.65ns)   --->   "br label %3" [LKof_hls_opt.cpp:528]   --->   Operation 196 'br' <Predicate = (!exitcond_flatten & tmp_61_i)> <Delay = 0.65>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%filt_out_t_V_2_i = phi i13 [ %filt_out_t_V, %2 ], [ 0, %.loopexit._crit_edge.i ]"   --->   Operation 197 'phi' 'filt_out_t_V_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%filt_out_y_V_2_i = phi i13 [ %final_val_y_V, %2 ], [ 0, %.loopexit._crit_edge.i ]"   --->   Operation 198 'phi' 'filt_out_y_V_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%filt_out_x_V_2_i = phi i13 [ %final_val_x_V, %2 ], [ 0, %.loopexit._crit_edge.i ]"   --->   Operation 199 'phi' 'filt_out_x_V_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_Ix_img_V, i13 %filt_out_x_V_2_i)" [LKof_hls_opt.cpp:538]   --->   Operation 200 'write' <Predicate = (tmp_59_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 201 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_Iy_img_V, i13 %filt_out_y_V_2_i)" [LKof_hls_opt.cpp:539]   --->   Operation 201 'write' <Predicate = (tmp_59_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 202 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i13P(i13* %out_It_img_V, i13 %filt_out_t_V_2_i)" [LKof_hls_opt.cpp:540]   --->   Operation 202 'write' <Predicate = (tmp_59_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "br label %._crit_edge116.i" [LKof_hls_opt.cpp:541]   --->   Operation 203 'br' <Predicate = (tmp_59_i)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 204 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp1_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inp2_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_Ix_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_Iy_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_It_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ deriv_lines_buffer_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ deriv_lines_buffer_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ deriv_lines_buffer_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ deriv_lines_buffer_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
deriv_window_2_V       (alloca           ) [ 001111110]
deriv_window_22_V      (alloca           ) [ 001111110]
deriv_window_7_V       (alloca           ) [ 001111110]
deriv_window_10_V      (alloca           ) [ 001111110]
deriv_window_11_V      (alloca           ) [ 001111110]
deriv_window_12_V      (alloca           ) [ 001111110]
deriv_window_17_V      (alloca           ) [ 001111110]
deriv_window_23_V      (alloca           ) [ 001111110]
deriv_window_3_V       (alloca           ) [ 001111110]
deriv_window_8_V       (alloca           ) [ 001111110]
deriv_window_13_V      (alloca           ) [ 001111110]
deriv_window_18_V      (alloca           ) [ 001111110]
height_read            (read             ) [ 001111110]
width_read             (read             ) [ 001111110]
StgValue_23            (write            ) [ 000000000]
StgValue_24            (write            ) [ 000000000]
StgValue_25            (specinterface    ) [ 000000000]
StgValue_26            (specinterface    ) [ 000000000]
StgValue_27            (specinterface    ) [ 000000000]
StgValue_28            (specinterface    ) [ 000000000]
StgValue_29            (specinterface    ) [ 000000000]
StgValue_30            (specinterface    ) [ 000000000]
StgValue_31            (specinterface    ) [ 000000000]
StgValue_32            (specinterface    ) [ 000000000]
StgValue_33            (specinterface    ) [ 000000000]
tmp_cast_i             (zext             ) [ 000000000]
tmp_43_i               (add              ) [ 000000000]
tmp_44_cast_i          (zext             ) [ 000000000]
tmp_45_i               (add              ) [ 000111110]
cast                   (zext             ) [ 000000000]
cast1                  (zext             ) [ 000000000]
bound                  (mul              ) [ 000111110]
StgValue_41            (br               ) [ 001111110]
indvar_flatten         (phi              ) [ 000111110]
row_i                  (phi              ) [ 000111110]
col_i                  (phi              ) [ 000111110]
indvar_flatten_cast    (zext             ) [ 000000000]
tmp_51_cast_i          (zext             ) [ 000000000]
tmp_52_i               (icmp             ) [ 000000000]
exitcond_flatten       (icmp             ) [ 000111110]
indvar_flatten_next    (add              ) [ 001111110]
col_i_mid2             (select           ) [ 000110000]
row                    (add              ) [ 000000000]
tmp_48_i_mid1          (icmp             ) [ 000000000]
tmp_48_i               (icmp             ) [ 000000000]
tmp_48_i_mid2          (select           ) [ 000000000]
tmp_46                 (partselect       ) [ 000000000]
icmp3                  (icmp             ) [ 000000000]
tmp_47                 (partselect       ) [ 000000000]
icmp4                  (icmp             ) [ 000000000]
tmp_50_i_mid2          (select           ) [ 000000000]
row_i_mid2             (select           ) [ 001111110]
tmp_35_i               (specregionbegin  ) [ 000000000]
tmp_53_i               (icmp             ) [ 000111110]
StgValue_63            (br               ) [ 000000000]
tmp_54_i               (zext             ) [ 000000000]
deriv_lines_buffer_V   (getelementptr    ) [ 000110000]
deriv_lines_buffer_V_5 (getelementptr    ) [ 000110000]
deriv_lines_buffer_V_6 (getelementptr    ) [ 000110000]
deriv_lines_buffer_V_7 (getelementptr    ) [ 000110000]
or_cond_i              (and              ) [ 000110000]
StgValue_74            (br               ) [ 000000000]
tmp_48                 (partselect       ) [ 000000000]
icmp                   (icmp             ) [ 000000000]
tmp_59_i               (and              ) [ 000111110]
tmp_61_i               (and              ) [ 000111110]
StgValue_79            (br               ) [ 000111110]
StgValue_80            (br               ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
col                    (add              ) [ 001111110]
StgValue_83            (br               ) [ 001111110]
deriv_window_2_V_lo    (load             ) [ 000000000]
deriv_window_22_V_l    (load             ) [ 000000000]
deriv_window_7_V_lo    (load             ) [ 000000000]
deriv_window_10_V_l    (load             ) [ 000000000]
deriv_window_11_V_l    (load             ) [ 000000000]
deriv_window_12_V_l    (load             ) [ 000000000]
deriv_window_17_V_l    (load             ) [ 000000000]
deriv_window_23_V_1    (load             ) [ 000000000]
deriv_window_3_V_1     (load             ) [ 000000000]
deriv_window_8_V_1     (load             ) [ 000000000]
deriv_window_13_V_1    (load             ) [ 000000000]
deriv_window_18_V_1    (load             ) [ 000000000]
StgValue_96            (store            ) [ 000000000]
StgValue_97            (store            ) [ 000000000]
StgValue_98            (store            ) [ 000000000]
StgValue_99            (store            ) [ 000000000]
StgValue_100           (store            ) [ 000000000]
StgValue_101           (store            ) [ 000000000]
StgValue_102           (store            ) [ 000000000]
StgValue_103           (br               ) [ 000000000]
two_pixel_0_V          (load             ) [ 000000000]
two_pixel_1_V          (load             ) [ 000000000]
StgValue_106           (store            ) [ 000000000]
two_pixel_2_V          (load             ) [ 000000000]
StgValue_108           (store            ) [ 000000000]
two_pixel_3_V          (load             ) [ 000000000]
StgValue_110           (store            ) [ 000000000]
StgValue_111           (store            ) [ 000000000]
StgValue_112           (store            ) [ 000000000]
StgValue_113           (store            ) [ 000000000]
StgValue_114           (store            ) [ 000000000]
StgValue_115           (br               ) [ 000000000]
inp1_img_V_read        (read             ) [ 000000000]
inp2_img_V_read        (read             ) [ 000000000]
p_Result_s             (bitconcatenate   ) [ 000000000]
tmp_57_i               (zext             ) [ 000000000]
deriv_lines_buffer_V_8 (getelementptr    ) [ 000000000]
StgValue_121           (store            ) [ 000000000]
StgValue_122           (store            ) [ 000000000]
StgValue_123           (br               ) [ 000000000]
p_Result_0_2_i_i       (partselect       ) [ 000000000]
tmp                    (partselect       ) [ 000000000]
p_shl10_i_i            (bitconcatenate   ) [ 000000000]
p_shl10_i_cast_i       (zext             ) [ 000000000]
p_Result_2_i_i         (partselect       ) [ 000000000]
tmp_s                  (partselect       ) [ 000000000]
p_shl_i_i              (bitconcatenate   ) [ 000000000]
p_shl_i_cast_i         (zext             ) [ 000000000]
p_Result_2_2_i_i       (partselect       ) [ 000000000]
tmp_49                 (trunc            ) [ 000000000]
tmp_i_cast_i           (zext             ) [ 000000000]
lhs_V_2_2_i_i          (zext             ) [ 000000000]
rhs_V_2_2_i_i          (zext             ) [ 000000000]
filt_out_t_V           (sub              ) [ 000101110]
tmp_45                 (partselect       ) [ 000101000]
tmp_24_i_i             (sub              ) [ 000101000]
tmp_25_i_cast_i        (zext             ) [ 000000000]
tmp_50                 (partselect       ) [ 000000000]
loc_mult_y_3_2_i_i     (bitconcatenate   ) [ 000000000]
tmp_27_i_cast_i_cast   (zext             ) [ 000000000]
tmp_28_i_i             (sub              ) [ 000000000]
tmp_28_i_cast_i        (sext             ) [ 000000000]
p_Result_4_2_i_i       (partselect       ) [ 000000000]
tmp_81_4_2_i_cast_i    (zext             ) [ 000000000]
loc_mult_y_4_2_i_i     (sub              ) [ 000000000]
tmp_32_i_cast_i_cast   (sext             ) [ 000000000]
tmp2                   (add              ) [ 000000000]
tmp2_cast              (sext             ) [ 000000000]
accum_y_2_4_4_tr_i_i   (add              ) [ 000101000]
tmp_59                 (bitselect        ) [ 000101100]
deriv_window_13_V_l    (load             ) [ 000000000]
loc_mult_x_2_3_i_i     (bitconcatenate   ) [ 000000000]
tmp_23_i_cast_i_cast   (zext             ) [ 000000000]
tmp_24_i_cast_i        (sext             ) [ 000000000]
p_Result_2_4_i_i       (partselect       ) [ 000000000]
tmp_81_2_4_i_cast_i    (zext             ) [ 000000000]
loc_mult_x_2_4_i_i     (sub              ) [ 000000000]
tmp_30_i_cast_i_cast   (sext             ) [ 000000000]
tmp1                   (add              ) [ 000000000]
tmp1_cast              (sext             ) [ 000000000]
accum_x_2_4_4_tr_i_i   (add              ) [ 000100100]
tmp_52                 (bitselect        ) [ 000100110]
sext_cast              (sext             ) [ 000000000]
mul                    (mul              ) [ 000000000]
tmp_58                 (trunc            ) [ 000000000]
neg_mul                (sub              ) [ 000000000]
tmp_60                 (partselect       ) [ 000000000]
tmp_61                 (sext             ) [ 000000000]
tmp_62                 (partselect       ) [ 000000000]
tmp_63                 (sext             ) [ 000000000]
p_v1                   (select           ) [ 000000000]
tmp_64                 (trunc            ) [ 000100100]
tmp_66                 (trunc            ) [ 000100100]
sext2_cast             (sext             ) [ 000000000]
mul3                   (mul              ) [ 000000000]
tmp_51                 (trunc            ) [ 000000000]
neg_mul4               (sub              ) [ 000000000]
tmp_53                 (partselect       ) [ 000000000]
tmp_54                 (sext             ) [ 000000000]
tmp_55                 (partselect       ) [ 000000000]
tmp_56                 (sext             ) [ 000000000]
p_v                    (select           ) [ 000000000]
tmp_57                 (trunc            ) [ 000100010]
neg_ti                 (sub              ) [ 000000000]
tmp_65                 (trunc            ) [ 000100010]
final_val_y_V          (select           ) [ 000100010]
StgValue_190           (specloopname     ) [ 000000000]
StgValue_191           (speclooptripcount) [ 000000000]
StgValue_192           (specloopname     ) [ 000000000]
StgValue_193           (specpipeline     ) [ 000000000]
neg_ti9                (sub              ) [ 000000000]
final_val_x_V          (select           ) [ 000000000]
StgValue_196           (br               ) [ 000000000]
filt_out_t_V_2_i       (phi              ) [ 000101110]
filt_out_y_V_2_i       (phi              ) [ 000100010]
filt_out_x_V_2_i       (phi              ) [ 000111110]
StgValue_200           (write            ) [ 000000000]
StgValue_201           (write            ) [ 000000000]
StgValue_202           (write            ) [ 000000000]
StgValue_203           (br               ) [ 000000000]
StgValue_204           (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp1_img_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp1_img_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp2_img_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp2_img_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_Ix_img_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_Ix_img_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_Iy_img_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_Iy_img_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_It_img_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_It_img_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="width">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="height_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="width_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="deriv_lines_buffer_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_lines_buffer_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="deriv_lines_buffer_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_lines_buffer_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="deriv_lines_buffer_V_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_lines_buffer_V_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="deriv_lines_buffer_V_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deriv_lines_buffer_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_L2_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i13P"/></StgValue>
</bind>
</comp>

<comp id="218" class="1004" name="deriv_window_2_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_2_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="deriv_window_22_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_22_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="deriv_window_7_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_7_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="deriv_window_10_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_10_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="deriv_window_11_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_11_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="deriv_window_12_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_12_V/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="deriv_window_17_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_17_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="deriv_window_23_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_23_V/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="deriv_window_3_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_3_V/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="deriv_window_8_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_8_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="deriv_window_13_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_13_V/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="deriv_window_18_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deriv_window_18_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="height_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="width_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_23_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="StgValue_24_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="16" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="inp1_img_V_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="0" index="1" bw="12" slack="0"/>
<pin id="297" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp1_img_V_read/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="inp2_img_V_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="12" slack="0"/>
<pin id="303" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp2_img_V_read/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_200_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="13" slack="0"/>
<pin id="309" dir="0" index="2" bw="13" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_200/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_201_write_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="13" slack="0"/>
<pin id="316" dir="0" index="2" bw="13" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_201/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_202_write_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="13" slack="0"/>
<pin id="323" dir="0" index="2" bw="13" slack="0"/>
<pin id="324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_202/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="deriv_lines_buffer_V_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="16" slack="0"/>
<pin id="331" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deriv_lines_buffer_V/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="1"/>
<pin id="379" dir="0" index="4" bw="9" slack="0"/>
<pin id="380" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="24" slack="0"/>
<pin id="382" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="two_pixel_0_V/3 StgValue_106/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="deriv_lines_buffer_V_5_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="24" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="16" slack="0"/>
<pin id="344" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deriv_lines_buffer_V_5/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="0" slack="1"/>
<pin id="384" dir="0" index="4" bw="9" slack="0"/>
<pin id="385" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="24" slack="0"/>
<pin id="387" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="two_pixel_1_V/3 StgValue_108/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="deriv_lines_buffer_V_6_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="16" slack="0"/>
<pin id="357" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deriv_lines_buffer_V_6/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="1"/>
<pin id="389" dir="0" index="4" bw="9" slack="0"/>
<pin id="390" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="24" slack="0"/>
<pin id="392" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="two_pixel_2_V/3 StgValue_110/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="deriv_lines_buffer_V_7_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="16" slack="0"/>
<pin id="370" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deriv_lines_buffer_V_7/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="0" slack="0"/>
<pin id="401" dir="0" index="4" bw="9" slack="0"/>
<pin id="402" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="24" slack="0"/>
<pin id="404" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="two_pixel_3_V/3 StgValue_121/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="deriv_lines_buffer_V_8_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="16" slack="0"/>
<pin id="398" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deriv_lines_buffer_V_8/4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="indvar_flatten_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="1"/>
<pin id="408" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="indvar_flatten_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="33" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="417" class="1005" name="row_i_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="1"/>
<pin id="419" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="row_i_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="16" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/3 "/>
</bind>
</comp>

<comp id="428" class="1005" name="col_i_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="col_i_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="16" slack="0"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/3 "/>
</bind>
</comp>

<comp id="439" class="1005" name="filt_out_t_V_2_i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="4"/>
<pin id="441" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="filt_out_t_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="filt_out_t_V_2_i_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="3"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="4"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt_out_t_V_2_i/7 "/>
</bind>
</comp>

<comp id="451" class="1005" name="filt_out_y_V_2_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="13" slack="4"/>
<pin id="453" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="filt_out_y_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="filt_out_y_V_2_i_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="4"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt_out_y_V_2_i/7 "/>
</bind>
</comp>

<comp id="463" class="1005" name="filt_out_x_V_2_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="13" slack="4"/>
<pin id="465" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="filt_out_x_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="filt_out_x_V_2_i_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="13" slack="0"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="1" slack="4"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt_out_x_V_2_i/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_cast_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_44_cast_i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast_i/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_45_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45_i/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="cast1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="17" slack="0"/>
<pin id="489" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="indvar_flatten_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="33" slack="0"/>
<pin id="493" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_flatten_cast/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_51_cast_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast_i/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_52_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="17" slack="1"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_i/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="exitcond_flatten_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="33" slack="0"/>
<pin id="506" dir="0" index="1" bw="34" slack="1"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="indvar_flatten_next_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="33" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="col_i_mid2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_i_mid2/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="row_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_48_i_mid1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="2"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48_i_mid1/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_48_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="2"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48_i/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_48_i_mid2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_48_i_mid2/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_46_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="15" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="0" index="3" bw="5" slack="0"/>
<pin id="552" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_47_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="0" index="3" bw="5" slack="0"/>
<pin id="568" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="15" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_50_i_mid2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50_i_mid2/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="row_i_mid2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="0" index="2" bw="16" slack="0"/>
<pin id="591" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_i_mid2/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_53_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="2"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53_i/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_54_i_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_i/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="or_cond_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_48_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="15" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="0" index="3" bw="5" slack="0"/>
<pin id="619" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="15" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_59_i_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_59_i/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_61_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_61_i/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="col_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="deriv_window_2_V_lo_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="24" slack="3"/>
<pin id="650" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_2_V_lo/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="deriv_window_22_V_l_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="24" slack="3"/>
<pin id="653" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_22_V_l/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="deriv_window_7_V_lo_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="24" slack="3"/>
<pin id="656" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_7_V_lo/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="deriv_window_10_V_l_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="24" slack="3"/>
<pin id="659" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_10_V_l/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="deriv_window_11_V_l_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="24" slack="3"/>
<pin id="662" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_11_V_l/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="deriv_window_12_V_l_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="24" slack="3"/>
<pin id="665" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_12_V_l/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="deriv_window_17_V_l_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="24" slack="3"/>
<pin id="668" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_17_V_l/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="deriv_window_23_V_1_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="24" slack="3"/>
<pin id="671" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_23_V_1/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="deriv_window_3_V_1_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="24" slack="3"/>
<pin id="674" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_3_V_1/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="deriv_window_8_V_1_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="24" slack="3"/>
<pin id="677" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_8_V_1/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="deriv_window_13_V_1_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="24" slack="3"/>
<pin id="680" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_13_V_1/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="deriv_window_18_V_1_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="24" slack="3"/>
<pin id="683" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_18_V_1/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="StgValue_96_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="24" slack="0"/>
<pin id="686" dir="0" index="1" bw="24" slack="3"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="StgValue_97_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="24" slack="0"/>
<pin id="691" dir="0" index="1" bw="24" slack="3"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="StgValue_98_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="24" slack="0"/>
<pin id="696" dir="0" index="1" bw="24" slack="3"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="StgValue_99_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="24" slack="0"/>
<pin id="701" dir="0" index="1" bw="24" slack="3"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="StgValue_100_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="24" slack="0"/>
<pin id="706" dir="0" index="1" bw="24" slack="3"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="StgValue_101_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="24" slack="0"/>
<pin id="711" dir="0" index="1" bw="24" slack="3"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="StgValue_102_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="24" slack="0"/>
<pin id="716" dir="0" index="1" bw="24" slack="3"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="StgValue_111_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="24" slack="0"/>
<pin id="721" dir="0" index="1" bw="24" slack="3"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="StgValue_112_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="24" slack="0"/>
<pin id="726" dir="0" index="1" bw="24" slack="3"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="StgValue_113_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="24" slack="0"/>
<pin id="731" dir="0" index="1" bw="24" slack="3"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="StgValue_114_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="24" slack="0"/>
<pin id="736" dir="0" index="1" bw="24" slack="3"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_Result_s_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="24" slack="0"/>
<pin id="741" dir="0" index="1" bw="12" slack="0"/>
<pin id="742" dir="0" index="2" bw="12" slack="0"/>
<pin id="743" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_57_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57_i/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="StgValue_122_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="24" slack="0"/>
<pin id="754" dir="0" index="1" bw="24" slack="3"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_Result_0_2_i_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="12" slack="0"/>
<pin id="759" dir="0" index="1" bw="24" slack="0"/>
<pin id="760" dir="0" index="2" bw="5" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_0_2_i_i/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="12" slack="0"/>
<pin id="769" dir="0" index="1" bw="24" slack="0"/>
<pin id="770" dir="0" index="2" bw="5" slack="0"/>
<pin id="771" dir="0" index="3" bw="6" slack="0"/>
<pin id="772" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_shl10_i_i_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="15" slack="0"/>
<pin id="779" dir="0" index="1" bw="12" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_i_i/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_shl10_i_cast_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="15" slack="0"/>
<pin id="787" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_i_cast_i/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_Result_2_i_i_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="0"/>
<pin id="791" dir="0" index="1" bw="24" slack="0"/>
<pin id="792" dir="0" index="2" bw="5" slack="0"/>
<pin id="793" dir="0" index="3" bw="6" slack="0"/>
<pin id="794" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i_i/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_s_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="0"/>
<pin id="801" dir="0" index="1" bw="24" slack="0"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="0" index="3" bw="6" slack="0"/>
<pin id="804" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="p_shl_i_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="15" slack="0"/>
<pin id="811" dir="0" index="1" bw="12" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="p_shl_i_cast_i_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="15" slack="0"/>
<pin id="819" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast_i/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_Result_2_2_i_i_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="12" slack="0"/>
<pin id="823" dir="0" index="1" bw="24" slack="0"/>
<pin id="824" dir="0" index="2" bw="5" slack="0"/>
<pin id="825" dir="0" index="3" bw="6" slack="0"/>
<pin id="826" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_2_i_i/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_49_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="24" slack="0"/>
<pin id="833" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_i_cast_i_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="lhs_V_2_2_i_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="0"/>
<pin id="841" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_2_i_i/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="rhs_V_2_2_i_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="0"/>
<pin id="845" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_2_i_i/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="filt_out_t_V_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="12" slack="0"/>
<pin id="849" dir="0" index="1" bw="12" slack="0"/>
<pin id="850" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="filt_out_t_V/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_45_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="0"/>
<pin id="855" dir="0" index="1" bw="24" slack="0"/>
<pin id="856" dir="0" index="2" bw="5" slack="0"/>
<pin id="857" dir="0" index="3" bw="6" slack="0"/>
<pin id="858" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_24_i_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="12" slack="0"/>
<pin id="865" dir="0" index="1" bw="15" slack="0"/>
<pin id="866" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24_i_i/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_25_i_cast_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="12" slack="0"/>
<pin id="871" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_i_cast_i/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_50_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="12" slack="0"/>
<pin id="875" dir="0" index="1" bw="24" slack="0"/>
<pin id="876" dir="0" index="2" bw="5" slack="0"/>
<pin id="877" dir="0" index="3" bw="6" slack="0"/>
<pin id="878" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="loc_mult_y_3_2_i_i_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="15" slack="0"/>
<pin id="885" dir="0" index="1" bw="12" slack="0"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="loc_mult_y_3_2_i_i/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_27_i_cast_i_cast_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="15" slack="0"/>
<pin id="893" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_i_cast_i_cast/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_28_i_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="12" slack="0"/>
<pin id="897" dir="0" index="1" bw="15" slack="0"/>
<pin id="898" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28_i_i/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_28_i_cast_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_cast_i/4 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_Result_4_2_i_i_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="12" slack="0"/>
<pin id="907" dir="0" index="1" bw="24" slack="0"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="0" index="3" bw="6" slack="0"/>
<pin id="910" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_2_i_i/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_81_4_2_i_cast_i_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="12" slack="0"/>
<pin id="917" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81_4_2_i_cast_i/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="loc_mult_y_4_2_i_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="12" slack="0"/>
<pin id="922" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="loc_mult_y_4_2_i_i/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_32_i_cast_i_cast_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="13" slack="0"/>
<pin id="927" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_i_cast_i_cast/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="13" slack="0"/>
<pin id="931" dir="0" index="1" bw="15" slack="0"/>
<pin id="932" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp2_cast_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="939" class="1004" name="accum_y_2_4_4_tr_i_i_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="0"/>
<pin id="941" dir="0" index="1" bw="16" slack="0"/>
<pin id="942" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_y_2_4_4_tr_i_i/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_59_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="17" slack="0"/>
<pin id="948" dir="0" index="2" bw="6" slack="0"/>
<pin id="949" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="deriv_window_13_V_l_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="24" slack="4"/>
<pin id="955" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deriv_window_13_V_l/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="loc_mult_x_2_3_i_i_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="15" slack="0"/>
<pin id="958" dir="0" index="1" bw="12" slack="1"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="loc_mult_x_2_3_i_i/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_23_i_cast_i_cast_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="15" slack="0"/>
<pin id="965" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i_cast_i_cast/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_24_i_cast_i_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="1"/>
<pin id="969" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_i_cast_i/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="p_Result_2_4_i_i_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="12" slack="0"/>
<pin id="972" dir="0" index="1" bw="24" slack="0"/>
<pin id="973" dir="0" index="2" bw="5" slack="0"/>
<pin id="974" dir="0" index="3" bw="6" slack="0"/>
<pin id="975" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_4_i_i/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_81_2_4_i_cast_i_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="12" slack="0"/>
<pin id="982" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81_2_4_i_cast_i/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="loc_mult_x_2_4_i_i_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="12" slack="0"/>
<pin id="987" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="loc_mult_x_2_4_i_i/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_30_i_cast_i_cast_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="13" slack="0"/>
<pin id="992" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_i_cast_i_cast/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="13" slack="0"/>
<pin id="996" dir="0" index="1" bw="15" slack="0"/>
<pin id="997" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp1_cast_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="0"/>
<pin id="1002" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="accum_x_2_4_4_tr_i_i_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="16" slack="0"/>
<pin id="1006" dir="0" index="1" bw="16" slack="0"/>
<pin id="1007" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_x_2_4_4_tr_i_i/5 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_52_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="17" slack="0"/>
<pin id="1013" dir="0" index="2" bw="6" slack="0"/>
<pin id="1014" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_cast_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="17" slack="1"/>
<pin id="1020" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/5 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_58_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="36" slack="0"/>
<pin id="1023" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="neg_mul_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="34" slack="0"/>
<pin id="1027" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/5 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_60_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="13" slack="0"/>
<pin id="1032" dir="0" index="1" bw="34" slack="0"/>
<pin id="1033" dir="0" index="2" bw="6" slack="0"/>
<pin id="1034" dir="0" index="3" bw="7" slack="0"/>
<pin id="1035" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_61_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="13" slack="0"/>
<pin id="1042" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_62_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="15" slack="0"/>
<pin id="1046" dir="0" index="1" bw="36" slack="0"/>
<pin id="1047" dir="0" index="2" bw="6" slack="0"/>
<pin id="1048" dir="0" index="3" bw="7" slack="0"/>
<pin id="1049" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_63_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="15" slack="0"/>
<pin id="1055" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="p_v1_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="0" index="1" bw="13" slack="0"/>
<pin id="1060" dir="0" index="2" bw="15" slack="0"/>
<pin id="1061" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v1/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_64_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="15" slack="0"/>
<pin id="1066" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_66_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="15" slack="0"/>
<pin id="1070" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sext2_cast_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="17" slack="1"/>
<pin id="1074" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext2_cast/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_51_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="36" slack="0"/>
<pin id="1077" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="neg_mul4_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="34" slack="0"/>
<pin id="1081" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul4/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_53_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="13" slack="0"/>
<pin id="1086" dir="0" index="1" bw="34" slack="0"/>
<pin id="1087" dir="0" index="2" bw="6" slack="0"/>
<pin id="1088" dir="0" index="3" bw="7" slack="0"/>
<pin id="1089" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_54_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="13" slack="0"/>
<pin id="1096" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_55_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="15" slack="0"/>
<pin id="1100" dir="0" index="1" bw="36" slack="0"/>
<pin id="1101" dir="0" index="2" bw="6" slack="0"/>
<pin id="1102" dir="0" index="3" bw="7" slack="0"/>
<pin id="1103" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_56_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="15" slack="0"/>
<pin id="1109" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_v_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="0" index="1" bw="13" slack="0"/>
<pin id="1114" dir="0" index="2" bw="15" slack="0"/>
<pin id="1115" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/6 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_57_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="15" slack="0"/>
<pin id="1120" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="neg_ti_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="13" slack="1"/>
<pin id="1125" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_65_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="15" slack="0"/>
<pin id="1129" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="final_val_y_V_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="2"/>
<pin id="1133" dir="0" index="1" bw="13" slack="0"/>
<pin id="1134" dir="0" index="2" bw="13" slack="1"/>
<pin id="1135" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="final_val_y_V/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="neg_ti9_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="13" slack="1"/>
<pin id="1140" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti9/7 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="final_val_x_V_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="2"/>
<pin id="1144" dir="0" index="1" bw="13" slack="0"/>
<pin id="1145" dir="0" index="2" bw="13" slack="1"/>
<pin id="1146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="final_val_x_V/7 "/>
</bind>
</comp>

<comp id="1149" class="1007" name="grp_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="0"/>
<pin id="1151" dir="0" index="1" bw="17" slack="0"/>
<pin id="1152" dir="0" index="2" bw="17" slack="0"/>
<pin id="1153" dir="1" index="3" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp_43_i/2 cast/2 bound/2 "/>
</bind>
</comp>

<comp id="1157" class="1007" name="mul_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="36" slack="0"/>
<pin id="1159" dir="0" index="1" bw="17" slack="0"/>
<pin id="1160" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="1165" class="1007" name="mul3_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="36" slack="0"/>
<pin id="1167" dir="0" index="1" bw="17" slack="0"/>
<pin id="1168" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3/6 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="deriv_window_2_V_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="24" slack="3"/>
<pin id="1175" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_2_V "/>
</bind>
</comp>

<comp id="1179" class="1005" name="deriv_window_22_V_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="24" slack="3"/>
<pin id="1181" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_22_V "/>
</bind>
</comp>

<comp id="1185" class="1005" name="deriv_window_7_V_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="24" slack="3"/>
<pin id="1187" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_7_V "/>
</bind>
</comp>

<comp id="1191" class="1005" name="deriv_window_10_V_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="24" slack="3"/>
<pin id="1193" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_10_V "/>
</bind>
</comp>

<comp id="1197" class="1005" name="deriv_window_11_V_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="24" slack="3"/>
<pin id="1199" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_11_V "/>
</bind>
</comp>

<comp id="1203" class="1005" name="deriv_window_12_V_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="24" slack="3"/>
<pin id="1205" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_12_V "/>
</bind>
</comp>

<comp id="1209" class="1005" name="deriv_window_17_V_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="24" slack="3"/>
<pin id="1211" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_17_V "/>
</bind>
</comp>

<comp id="1215" class="1005" name="deriv_window_23_V_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="24" slack="3"/>
<pin id="1217" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_23_V "/>
</bind>
</comp>

<comp id="1221" class="1005" name="deriv_window_3_V_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="24" slack="3"/>
<pin id="1223" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_3_V "/>
</bind>
</comp>

<comp id="1227" class="1005" name="deriv_window_8_V_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="24" slack="3"/>
<pin id="1229" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_8_V "/>
</bind>
</comp>

<comp id="1233" class="1005" name="deriv_window_13_V_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="24" slack="3"/>
<pin id="1235" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_13_V "/>
</bind>
</comp>

<comp id="1240" class="1005" name="deriv_window_18_V_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="24" slack="3"/>
<pin id="1242" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="deriv_window_18_V "/>
</bind>
</comp>

<comp id="1246" class="1005" name="height_read_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="1"/>
<pin id="1248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="1253" class="1005" name="width_read_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="1"/>
<pin id="1255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_45_i_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="17" slack="1"/>
<pin id="1261" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45_i "/>
</bind>
</comp>

<comp id="1264" class="1005" name="bound_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="34" slack="1"/>
<pin id="1266" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1269" class="1005" name="exitcond_flatten_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="1"/>
<pin id="1271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1273" class="1005" name="indvar_flatten_next_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="33" slack="0"/>
<pin id="1275" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1278" class="1005" name="col_i_mid2_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="1"/>
<pin id="1280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_i_mid2 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="row_i_mid2_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="16" slack="0"/>
<pin id="1285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="row_i_mid2 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp_53_i_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_53_i "/>
</bind>
</comp>

<comp id="1292" class="1005" name="deriv_lines_buffer_V_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="9" slack="1"/>
<pin id="1294" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="deriv_lines_buffer_V "/>
</bind>
</comp>

<comp id="1298" class="1005" name="deriv_lines_buffer_V_5_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="9" slack="1"/>
<pin id="1300" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="deriv_lines_buffer_V_5 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="deriv_lines_buffer_V_6_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="1"/>
<pin id="1306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="deriv_lines_buffer_V_6 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="deriv_lines_buffer_V_7_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="9" slack="1"/>
<pin id="1312" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="deriv_lines_buffer_V_7 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="or_cond_i_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_59_i_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="4"/>
<pin id="1321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_59_i "/>
</bind>
</comp>

<comp id="1323" class="1005" name="tmp_61_i_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_61_i "/>
</bind>
</comp>

<comp id="1327" class="1005" name="col_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="16" slack="0"/>
<pin id="1329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1332" class="1005" name="filt_out_t_V_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="13" slack="3"/>
<pin id="1334" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="filt_out_t_V "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_45_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="12" slack="1"/>
<pin id="1339" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_24_i_i_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="16" slack="1"/>
<pin id="1344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i_i "/>
</bind>
</comp>

<comp id="1347" class="1005" name="accum_y_2_4_4_tr_i_i_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="17" slack="1"/>
<pin id="1349" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="accum_y_2_4_4_tr_i_i "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_59_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="accum_x_2_4_4_tr_i_i_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="17" slack="1"/>
<pin id="1360" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="accum_x_2_4_4_tr_i_i "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_52_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="tmp_64_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="13" slack="1"/>
<pin id="1371" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="tmp_66_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="13" slack="1"/>
<pin id="1376" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="tmp_57_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="13" slack="1"/>
<pin id="1381" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_65_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="13" slack="1"/>
<pin id="1386" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="final_val_y_V_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="13" slack="1"/>
<pin id="1391" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="final_val_y_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="221"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="266" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="272" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="168" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="168" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="216" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="216" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="216" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="164" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="164" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="164" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="164" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="366" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="347" pin="3"/><net_sink comp="334" pin=4"/></net>

<net id="388"><net_src comp="360" pin="3"/><net_sink comp="347" pin=4"/></net>

<net id="393"><net_src comp="373" pin="3"/><net_sink comp="360" pin=4"/></net>

<net id="399"><net_src comp="24" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="164" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="409"><net_src comp="146" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="148" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="148" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="182" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="454"><net_src comp="182" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="455" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="466"><net_src comp="182" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="474"><net_src comp="467" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="144" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="410" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="432" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="491" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="410" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="150" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="499" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="432" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="148" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="421" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="152" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="421" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="499" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="553"><net_src comp="154" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="523" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="26" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="156" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="158" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="569"><net_src comp="154" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="421" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="26" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="156" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="577"><net_src comp="563" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="158" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="499" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="557" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="592"><net_src comp="499" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="421" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="523" pin="2"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="515" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="515" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="612"><net_src comp="595" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="539" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="154" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="515" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="26" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="156" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="628"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="158" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="579" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="608" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="515" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="152" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="678" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="663" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="660" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="675" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="669" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="672" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="373" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="360" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="347" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="334" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="170" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="294" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="300" pin="2"/><net_sink comp="739" pin=2"/></net>

<net id="747"><net_src comp="739" pin="3"/><net_sink comp="373" pin=4"/></net>

<net id="751"><net_src comp="748" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="756"><net_src comp="739" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="172" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="648" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="174" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="176" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="773"><net_src comp="172" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="654" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="174" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="176" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="782"><net_src comp="178" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="767" pin="4"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="180" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="795"><net_src comp="172" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="657" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="174" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="176" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="805"><net_src comp="172" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="660" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="174" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="176" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="814"><net_src comp="178" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="799" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="180" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="827"><net_src comp="172" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="663" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="174" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="830"><net_src comp="176" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="834"><net_src comp="663" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="789" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="831" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="821" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="839" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="859"><net_src comp="172" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="678" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="174" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="176" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="867"><net_src comp="835" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="817" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="757" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="172" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="666" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="174" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="882"><net_src comp="176" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="888"><net_src comp="178" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="873" pin="4"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="180" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="883" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="869" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="785" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="911"><net_src comp="172" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="651" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="174" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="176" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="918"><net_src comp="905" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="182" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="891" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="901" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="935" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="184" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="48" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="961"><net_src comp="178" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="180" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="966"><net_src comp="956" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="976"><net_src comp="172" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="953" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="174" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="176" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="983"><net_src comp="970" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="182" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="980" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="963" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="967" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="184" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="48" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1028"><net_src comp="188" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1021" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1036"><net_src comp="190" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1038"><net_src comp="192" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1039"><net_src comp="194" pin="0"/><net_sink comp="1030" pin=3"/></net>

<net id="1043"><net_src comp="1030" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1050"><net_src comp="196" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="192" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1052"><net_src comp="198" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1056"><net_src comp="1044" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1062"><net_src comp="1040" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=2"/></net>

<net id="1067"><net_src comp="1057" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="1057" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1082"><net_src comp="188" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1075" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1090"><net_src comp="190" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1092"><net_src comp="192" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1093"><net_src comp="194" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1097"><net_src comp="1084" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1104"><net_src comp="196" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="192" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1106"><net_src comp="198" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1110"><net_src comp="1098" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="1094" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1117"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=2"/></net>

<net id="1121"><net_src comp="1111" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="182" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="1111" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="1122" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="182" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1147"><net_src comp="1137" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1148"><net_src comp="1142" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="1154"><net_src comp="475" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="144" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="487" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1161"><net_src comp="186" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1018" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1164"><net_src comp="1157" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1169"><net_src comp="186" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1072" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1171"><net_src comp="1165" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1172"><net_src comp="1165" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1176"><net_src comp="218" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1182"><net_src comp="222" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1188"><net_src comp="226" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1194"><net_src comp="230" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1200"><net_src comp="234" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1206"><net_src comp="238" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1212"><net_src comp="242" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1218"><net_src comp="246" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1224"><net_src comp="250" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1230"><net_src comp="254" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1236"><net_src comp="258" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1243"><net_src comp="262" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1249"><net_src comp="266" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1256"><net_src comp="272" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1262"><net_src comp="481" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1267"><net_src comp="1149" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1272"><net_src comp="504" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="509" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1281"><net_src comp="515" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1286"><net_src comp="587" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1291"><net_src comp="595" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1295"><net_src comp="327" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1301"><net_src comp="340" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1307"><net_src comp="353" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1313"><net_src comp="366" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1318"><net_src comp="608" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="630" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="636" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1330"><net_src comp="642" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1335"><net_src comp="847" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1340"><net_src comp="853" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1345"><net_src comp="863" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1350"><net_src comp="939" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1355"><net_src comp="945" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1361"><net_src comp="1004" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1366"><net_src comp="1010" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1372"><net_src comp="1064" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1377"><net_src comp="1068" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1131" pin=2"/></net>

<net id="1382"><net_src comp="1118" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1387"><net_src comp="1127" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1142" pin=2"/></net>

<net id="1392"><net_src comp="1131" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="455" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_Ix_img_V | {7 }
	Port: out_Iy_img_V | {7 }
	Port: out_It_img_V | {7 }
	Port: height_out | {1 }
	Port: width_out | {1 }
	Port: deriv_lines_buffer_V_1 | {4 }
	Port: deriv_lines_buffer_V_2 | {4 }
	Port: deriv_lines_buffer_V_3 | {4 }
	Port: deriv_lines_buffer_V_4 | {4 }
 - Input state : 
	Port: hls_SpatialTemporalD : inp1_img_V | {4 }
	Port: hls_SpatialTemporalD : inp2_img_V | {4 }
	Port: hls_SpatialTemporalD : height | {1 }
	Port: hls_SpatialTemporalD : width | {1 }
	Port: hls_SpatialTemporalD : deriv_lines_buffer_V_1 | {3 4 }
	Port: hls_SpatialTemporalD : deriv_lines_buffer_V_2 | {3 4 }
	Port: hls_SpatialTemporalD : deriv_lines_buffer_V_3 | {3 4 }
	Port: hls_SpatialTemporalD : deriv_lines_buffer_V_4 | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp_43_i : 1
		tmp_45_i : 1
		cast : 2
		cast1 : 2
		bound : 3
	State 3
		indvar_flatten_cast : 1
		tmp_51_cast_i : 1
		tmp_52_i : 2
		exitcond_flatten : 2
		indvar_flatten_next : 1
		col_i_mid2 : 3
		row : 1
		tmp_48_i_mid1 : 2
		tmp_48_i : 1
		tmp_48_i_mid2 : 3
		tmp_46 : 2
		icmp3 : 3
		tmp_47 : 1
		icmp4 : 2
		tmp_50_i_mid2 : 4
		row_i_mid2 : 3
		tmp_53_i : 4
		StgValue_63 : 5
		tmp_54_i : 4
		deriv_lines_buffer_V : 5
		two_pixel_0_V : 6
		deriv_lines_buffer_V_5 : 5
		two_pixel_1_V : 6
		deriv_lines_buffer_V_6 : 5
		two_pixel_2_V : 6
		deriv_lines_buffer_V_7 : 5
		two_pixel_3_V : 6
		or_cond_i : 5
		StgValue_74 : 5
		tmp_48 : 4
		icmp : 5
		tmp_59_i : 6
		tmp_61_i : 6
		StgValue_79 : 6
		StgValue_80 : 6
		empty : 1
		col : 4
	State 4
		StgValue_96 : 1
		StgValue_97 : 1
		StgValue_98 : 1
		StgValue_99 : 1
		StgValue_100 : 1
		StgValue_101 : 1
		StgValue_102 : 1
		StgValue_106 : 1
		StgValue_108 : 1
		StgValue_110 : 1
		StgValue_111 : 1
		StgValue_112 : 1
		StgValue_113 : 1
		StgValue_114 : 1
		deriv_lines_buffer_V_8 : 1
		StgValue_121 : 2
		StgValue_122 : 1
		p_Result_0_2_i_i : 1
		tmp : 1
		p_shl10_i_i : 2
		p_shl10_i_cast_i : 3
		p_Result_2_i_i : 1
		tmp_s : 1
		p_shl_i_i : 2
		p_shl_i_cast_i : 3
		p_Result_2_2_i_i : 1
		tmp_49 : 1
		tmp_i_cast_i : 2
		lhs_V_2_2_i_i : 2
		rhs_V_2_2_i_i : 2
		filt_out_t_V : 3
		tmp_45 : 1
		tmp_24_i_i : 4
		tmp_25_i_cast_i : 2
		tmp_50 : 1
		loc_mult_y_3_2_i_i : 2
		tmp_27_i_cast_i_cast : 3
		tmp_28_i_i : 4
		tmp_28_i_cast_i : 5
		p_Result_4_2_i_i : 1
		tmp_81_4_2_i_cast_i : 2
		loc_mult_y_4_2_i_i : 3
		tmp_32_i_cast_i_cast : 4
		tmp2 : 5
		tmp2_cast : 6
		accum_y_2_4_4_tr_i_i : 7
		tmp_59 : 8
	State 5
		tmp_23_i_cast_i_cast : 1
		p_Result_2_4_i_i : 1
		tmp_81_2_4_i_cast_i : 2
		loc_mult_x_2_4_i_i : 3
		tmp_30_i_cast_i_cast : 4
		tmp1 : 5
		tmp1_cast : 6
		accum_x_2_4_4_tr_i_i : 7
		tmp_52 : 8
		mul : 1
		tmp_58 : 2
		neg_mul : 3
		tmp_60 : 4
		tmp_61 : 5
		tmp_62 : 2
		tmp_63 : 3
		p_v1 : 6
		tmp_64 : 7
		tmp_66 : 7
	State 6
		mul3 : 1
		tmp_51 : 2
		neg_mul4 : 3
		tmp_53 : 4
		tmp_54 : 5
		tmp_55 : 2
		tmp_56 : 3
		p_v : 6
		tmp_57 : 7
		tmp_65 : 7
		final_val_y_V : 1
	State 7
		final_val_x_V : 1
		filt_out_t_V_2_i : 1
		filt_out_y_V_2_i : 1
		filt_out_x_V_2_i : 2
		StgValue_200 : 3
		StgValue_201 : 2
		StgValue_202 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      filt_out_t_V_fu_847     |    0    |    0    |    19   |
|          |       tmp_24_i_i_fu_863      |    0    |    0    |    22   |
|          |       tmp_28_i_i_fu_895      |    0    |    0    |    22   |
|          |   loc_mult_y_4_2_i_i_fu_919  |    0    |    0    |    19   |
|    sub   |   loc_mult_x_2_4_i_i_fu_984  |    0    |    0    |    19   |
|          |        neg_mul_fu_1024       |    0    |    0    |    41   |
|          |       neg_mul4_fu_1078       |    0    |    0    |    41   |
|          |        neg_ti_fu_1122        |    0    |    0    |    20   |
|          |        neg_ti9_fu_1137       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_45_i_fu_481       |    0    |    0    |    23   |
|          |  indvar_flatten_next_fu_509  |    0    |    0    |    40   |
|          |          row_fu_523          |    0    |    0    |    23   |
|    add   |          col_fu_642          |    0    |    0    |    23   |
|          |          tmp2_fu_929         |    0    |    0    |    22   |
|          |  accum_y_2_4_4_tr_i_i_fu_939 |    0    |    0    |    23   |
|          |          tmp1_fu_994         |    0    |    0    |    22   |
|          | accum_x_2_4_4_tr_i_i_fu_1004 |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_52_i_fu_499       |    0    |    0    |    20   |
|          |    exitcond_flatten_fu_504   |    0    |    0    |    21   |
|          |     tmp_48_i_mid1_fu_529     |    0    |    0    |    13   |
|   icmp   |        tmp_48_i_fu_534       |    0    |    0    |    13   |
|          |         icmp3_fu_557         |    0    |    0    |    13   |
|          |         icmp4_fu_573         |    0    |    0    |    13   |
|          |        tmp_53_i_fu_595       |    0    |    0    |    13   |
|          |          icmp_fu_624         |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       col_i_mid2_fu_515      |    0    |    0    |    16   |
|          |     tmp_48_i_mid2_fu_539     |    0    |    0    |    2    |
|          |     tmp_50_i_mid2_fu_579     |    0    |    0    |    2    |
|  select  |       row_i_mid2_fu_587      |    0    |    0    |    16   |
|          |         p_v1_fu_1057         |    0    |    0    |    15   |
|          |          p_v_fu_1111         |    0    |    0    |    15   |
|          |     final_val_y_V_fu_1131    |    0    |    0    |    13   |
|          |     final_val_x_V_fu_1142    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       or_cond_i_fu_608       |    0    |    0    |    2    |
|    and   |        tmp_59_i_fu_630       |    0    |    0    |    2    |
|          |        tmp_61_i_fu_636       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    mul   |          mul_fu_1157         |    1    |    0    |    0    |
|          |         mul3_fu_1165         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  addmul  |          grp_fu_1149         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    height_read_read_fu_266   |    0    |    0    |    0    |
|   read   |    width_read_read_fu_272    |    0    |    0    |    0    |
|          |  inp1_img_V_read_read_fu_294 |    0    |    0    |    0    |
|          |  inp2_img_V_read_read_fu_300 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   StgValue_23_write_fu_278   |    0    |    0    |    0    |
|          |   StgValue_24_write_fu_286   |    0    |    0    |    0    |
|   write  |   StgValue_200_write_fu_306  |    0    |    0    |    0    |
|          |   StgValue_201_write_fu_313  |    0    |    0    |    0    |
|          |   StgValue_202_write_fu_320  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_cast_i_fu_475      |    0    |    0    |    0    |
|          |     tmp_44_cast_i_fu_478     |    0    |    0    |    0    |
|          |         cast1_fu_487         |    0    |    0    |    0    |
|          |  indvar_flatten_cast_fu_491  |    0    |    0    |    0    |
|          |     tmp_51_cast_i_fu_495     |    0    |    0    |    0    |
|          |        tmp_54_i_fu_600       |    0    |    0    |    0    |
|          |        tmp_57_i_fu_748       |    0    |    0    |    0    |
|          |    p_shl10_i_cast_i_fu_785   |    0    |    0    |    0    |
|   zext   |     p_shl_i_cast_i_fu_817    |    0    |    0    |    0    |
|          |      tmp_i_cast_i_fu_835     |    0    |    0    |    0    |
|          |     lhs_V_2_2_i_i_fu_839     |    0    |    0    |    0    |
|          |     rhs_V_2_2_i_i_fu_843     |    0    |    0    |    0    |
|          |    tmp_25_i_cast_i_fu_869    |    0    |    0    |    0    |
|          |  tmp_27_i_cast_i_cast_fu_891 |    0    |    0    |    0    |
|          |  tmp_81_4_2_i_cast_i_fu_915  |    0    |    0    |    0    |
|          |  tmp_23_i_cast_i_cast_fu_963 |    0    |    0    |    0    |
|          |  tmp_81_2_4_i_cast_i_fu_980  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_46_fu_547        |    0    |    0    |    0    |
|          |         tmp_47_fu_563        |    0    |    0    |    0    |
|          |         tmp_48_fu_614        |    0    |    0    |    0    |
|          |    p_Result_0_2_i_i_fu_757   |    0    |    0    |    0    |
|          |          tmp_fu_767          |    0    |    0    |    0    |
|          |     p_Result_2_i_i_fu_789    |    0    |    0    |    0    |
|          |         tmp_s_fu_799         |    0    |    0    |    0    |
|partselect|    p_Result_2_2_i_i_fu_821   |    0    |    0    |    0    |
|          |         tmp_45_fu_853        |    0    |    0    |    0    |
|          |         tmp_50_fu_873        |    0    |    0    |    0    |
|          |    p_Result_4_2_i_i_fu_905   |    0    |    0    |    0    |
|          |    p_Result_2_4_i_i_fu_970   |    0    |    0    |    0    |
|          |        tmp_60_fu_1030        |    0    |    0    |    0    |
|          |        tmp_62_fu_1044        |    0    |    0    |    0    |
|          |        tmp_53_fu_1084        |    0    |    0    |    0    |
|          |        tmp_55_fu_1098        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_739      |    0    |    0    |    0    |
|          |      p_shl10_i_i_fu_777      |    0    |    0    |    0    |
|bitconcatenate|       p_shl_i_i_fu_809       |    0    |    0    |    0    |
|          |   loc_mult_y_3_2_i_i_fu_883  |    0    |    0    |    0    |
|          |   loc_mult_x_2_3_i_i_fu_956  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_49_fu_831        |    0    |    0    |    0    |
|          |        tmp_58_fu_1021        |    0    |    0    |    0    |
|          |        tmp_64_fu_1064        |    0    |    0    |    0    |
|   trunc  |        tmp_66_fu_1068        |    0    |    0    |    0    |
|          |        tmp_51_fu_1075        |    0    |    0    |    0    |
|          |        tmp_57_fu_1118        |    0    |    0    |    0    |
|          |        tmp_65_fu_1127        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    tmp_28_i_cast_i_fu_901    |    0    |    0    |    0    |
|          |  tmp_32_i_cast_i_cast_fu_925 |    0    |    0    |    0    |
|          |       tmp2_cast_fu_935       |    0    |    0    |    0    |
|          |    tmp_24_i_cast_i_fu_967    |    0    |    0    |    0    |
|          |  tmp_30_i_cast_i_cast_fu_990 |    0    |    0    |    0    |
|   sext   |       tmp1_cast_fu_1000      |    0    |    0    |    0    |
|          |       sext_cast_fu_1018      |    0    |    0    |    0    |
|          |        tmp_61_fu_1040        |    0    |    0    |    0    |
|          |        tmp_63_fu_1053        |    0    |    0    |    0    |
|          |      sext2_cast_fu_1072      |    0    |    0    |    0    |
|          |        tmp_54_fu_1094        |    0    |    0    |    0    |
|          |        tmp_56_fu_1107        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_59_fu_945        |    0    |    0    |    0    |
|          |        tmp_52_fu_1010        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   639   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| accum_x_2_4_4_tr_i_i_reg_1358 |   17   |
| accum_y_2_4_4_tr_i_i_reg_1347 |   17   |
|         bound_reg_1264        |   34   |
|      col_i_mid2_reg_1278      |   16   |
|         col_i_reg_428         |   16   |
|          col_reg_1327         |   16   |
|deriv_lines_buffer_V_5_reg_1298|    9   |
|deriv_lines_buffer_V_6_reg_1304|    9   |
|deriv_lines_buffer_V_7_reg_1310|    9   |
| deriv_lines_buffer_V_reg_1292 |    9   |
|   deriv_window_10_V_reg_1191  |   24   |
|   deriv_window_11_V_reg_1197  |   24   |
|   deriv_window_12_V_reg_1203  |   24   |
|   deriv_window_13_V_reg_1233  |   24   |
|   deriv_window_17_V_reg_1209  |   24   |
|   deriv_window_18_V_reg_1240  |   24   |
|   deriv_window_22_V_reg_1179  |   24   |
|   deriv_window_23_V_reg_1215  |   24   |
|   deriv_window_2_V_reg_1173   |   24   |
|   deriv_window_3_V_reg_1221   |   24   |
|   deriv_window_7_V_reg_1185   |   24   |
|   deriv_window_8_V_reg_1227   |   24   |
|   exitcond_flatten_reg_1269   |    1   |
|    filt_out_t_V_2_i_reg_439   |   13   |
|     filt_out_t_V_reg_1332     |   13   |
|    filt_out_x_V_2_i_reg_463   |   13   |
|    filt_out_y_V_2_i_reg_451   |   13   |
|     final_val_y_V_reg_1389    |   13   |
|      height_read_reg_1246     |   16   |
|  indvar_flatten_next_reg_1273 |   33   |
|     indvar_flatten_reg_406    |   33   |
|       or_cond_i_reg_1315      |    1   |
|      row_i_mid2_reg_1283      |   16   |
|         row_i_reg_417         |   16   |
|      tmp_24_i_i_reg_1342      |   16   |
|       tmp_45_i_reg_1259       |   17   |
|        tmp_45_reg_1337        |   12   |
|        tmp_52_reg_1363        |    1   |
|       tmp_53_i_reg_1288       |    1   |
|        tmp_57_reg_1379        |   13   |
|       tmp_59_i_reg_1319       |    1   |
|        tmp_59_reg_1352        |    1   |
|       tmp_61_i_reg_1323       |    1   |
|        tmp_64_reg_1369        |   13   |
|        tmp_65_reg_1384        |   13   |
|        tmp_66_reg_1374        |   13   |
|      width_read_reg_1253      |   16   |
+-------------------------------+--------+
|             Total             |   739  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_334 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_347 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_373 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  2.624  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   639  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   739  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   739  |   675  |
+-----------+--------+--------+--------+--------+
