-- VHDL for IBM SMS ALD page 16.16.04.1
-- Title: SIGN LATCHES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/1/2020 1:12:05 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_16_04_1_SIGN_LATCHES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_I_CYCLE:	 in STD_LOGIC;
		MS_1401_MINUS_SIGN:	 in STD_LOGIC;
		PS_B_CH_MINUS:	 in STD_LOGIC;
		PS_A_CH_MINUS:	 in STD_LOGIC;
		PS_B_CH_PLUS:	 in STD_LOGIC;
		PS_LAST_LOGIC_GATE_2:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_1:	 in STD_LOGIC;
		MS_DIV_DOT_U_DOT_B_DOT_BB_DOT_T:	 in STD_LOGIC;
		PS_A_CH_PLUS:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_E_OR_Z_OP_CODES:	 in STD_LOGIC;
		MS_1401_PLUS_SIGN:	 in STD_LOGIC;
		PS_MINUS_SIGN_LATCH:	 out STD_LOGIC;
		PS_PLUS_SIGN_LATCH:	 out STD_LOGIC);
end ALD_16_16_04_1_SIGN_LATCHES_ACC;

architecture behavioral of ALD_16_16_04_1_SIGN_LATCHES_ACC is 

	signal OUT_2A_NoPin: STD_LOGIC;
	signal OUT_2A_NoPin_Latch: STD_LOGIC;
	signal OUT_1A_D: STD_LOGIC;
	signal OUT_1A_D_Latch: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_G: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_E: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_5E_B: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_4G_A: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_2H_NoPin: STD_LOGIC;
	signal OUT_1H_G: STD_LOGIC;
	signal OUT_2I_NoPin: STD_LOGIC;
	signal OUT_2I_NoPin_Latch: STD_LOGIC;
	signal OUT_1I_D: STD_LOGIC;
	signal OUT_1I_D_Latch: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;

begin

	OUT_2A_NoPin_Latch <= NOT(MS_I_CYCLE AND OUT_DOT_1A );
	OUT_1A_D_Latch <= NOT(OUT_2A_NoPin AND OUT_2B_NoPin AND OUT_2C_NoPin );
	OUT_2B_NoPin <= NOT(PS_LAST_LOGIC_GATE_2 AND OUT_3F_R AND PS_B_CH_MINUS );
	OUT_1B_G <= NOT(MS_1401_MINUS_SIGN );
	OUT_5C_NoPin <= NOT(PS_B_CH_MINUS AND PS_A_CH_PLUS );
	OUT_4C_E <= NOT(OUT_5C_NoPin AND OUT_5D_NoPin );
	OUT_2C_NoPin <= NOT(OUT_4C_E AND OUT_DOT_4E AND PS_LAST_LOGIC_GATE_2 );
	OUT_5D_NoPin <= NOT(PS_A_CH_MINUS AND PS_B_CH_PLUS );
	OUT_5E_B <= NOT(MS_DIV_DOT_U_DOT_B_DOT_BB_DOT_T );
	OUT_4E_F <= NOT MB_MPLY_DOT_MQ_DOT_B_DOT_1;
	OUT_4F_NoPin <= NOT(PS_A_CYCLE AND PS_UNITS_LATCH AND PS_E_OR_Z_OP_CODES );
	OUT_3F_R <= NOT OUT_4F_NoPin;
	OUT_5G_NoPin <= NOT(PS_A_CH_PLUS AND PS_B_CH_PLUS );
	OUT_4G_A <= NOT(OUT_5G_NoPin AND OUT_5H_NoPin );
	OUT_2G_NoPin <= NOT(OUT_4G_A AND OUT_DOT_4E AND PS_LAST_LOGIC_GATE_2 );
	OUT_5H_NoPin <= NOT(PS_A_CH_MINUS AND PS_B_CH_MINUS );
	OUT_2H_NoPin <= NOT(OUT_3F_R AND PS_LAST_LOGIC_GATE_2 AND PS_B_CH_PLUS );
	OUT_1H_G <= NOT(MS_1401_PLUS_SIGN );
	OUT_2I_NoPin_Latch <= NOT(MS_I_CYCLE AND OUT_DOT_1H );
	OUT_1I_D_Latch <= NOT(OUT_2G_NoPin AND OUT_2H_NoPin AND OUT_2I_NoPin );
	OUT_DOT_1A <= OUT_1A_D OR OUT_1B_G;
	OUT_DOT_4E <= OUT_5E_B OR OUT_4E_F;
	OUT_DOT_1H <= OUT_1H_G OR OUT_1I_D;

	PS_MINUS_SIGN_LATCH <= OUT_DOT_1A;
	PS_PLUS_SIGN_LATCH <= OUT_DOT_1H;

	Latch_2A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2A_NoPin_Latch,
		Q => OUT_2A_NoPin,
		QBar => OPEN );

	Latch_1A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1A_D_Latch,
		Q => OUT_1A_D,
		QBar => OPEN );

	Latch_2I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2I_NoPin_Latch,
		Q => OUT_2I_NoPin,
		QBar => OPEN );

	Latch_1I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1I_D_Latch,
		Q => OUT_1I_D,
		QBar => OPEN );


end;
