{"index": 622, "svad": "This property verifies that when the active-high reset signal TxReset is asserted, the signal TxCtrlEndFrm becomes 0 on the next clock cycle.\n\nThe assertion triggers on every positive edge of the clock MTxClk, but is disabled when TxReset is 0. When TxReset becomes 1, the property requires that on the immediately following clock cycle, TxCtrlEndFrm must be 0. If this condition is not met, the assertion fails with an error message indicating that TxCtrlEndFrm is not 0 one cycle after TxReset is asserted.", "reference_sva": "property p_TxCtrlEndFrm_on_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (TxCtrlEndFrm == 0);\nendproperty\nassert_p_TxCtrlEndFrm_on_TxReset: assert property (p_TxCtrlEndFrm_on_TxReset) else $error(\"Assertion failed: TxCtrlEndFrm is not 0 one cycle after TxReset is asserted\");", "generated_sva": "property TxCtrlEndFrm_ResetCheck;\n    @(posedge MTxClk) disable iff (!TxReset)\n    TxReset |=> !TxCtrlEndFrm;\nendproperty\n\nassert property (TxCtrlEndFrm_ResetCheck) else $error(\"TxCtrlEndFrm is not 0 one cycle after TxReset is asserted\");", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_TxCtrlEndFrm_on_TxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `TxCtrlEndFrm`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MTxClk` (posedge)\n    * Reset Signal: `TxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(TxReset == 1)`\n    * Response condition: `##1 (TxCtrlEndFrm == 0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(TxReset == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (TxCtrlEndFrm == 0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (TxReset == 0)`\n    * Property is disabled when reset `TxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MTxClk) (TxReset == 1) |-> ##1 (TxCtrlEndFrm == 0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_TxCtrlEndFrm_on_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        (TxReset == 1) |-> ##1 (TxCtrlEndFrm == 0);\nendproperty\nassert_p_TxCtrlEndFrm_on_TxReset: assert property (p_TxCtrlEndFrm_on_TxReset) else $error(\"Assertion failed: TxCtrlEndFrm is not 0 one cycle after TxReset is asserted\");\n```\n\n**Summary:**\nProperty `p_TxCtrlEndFrm_on_TxReset` uses overlapping implication synchronized to `MTxClk`.", "error_message": null, "generation_time": 3.1855571269989014, "verification_time": 0.018464088439941406, "from_cache": false}