; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
; 
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
; 
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
; 

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System

        AREA    test,CODE,READONLY

        ; Synchronisation primitives
        LDREXB  r0, [r1]
        LDREXH  r0, [r1]
        LDREX   r0, [r1]
        LDREXD  r0, r1, [r2]

        LDREXBNE  r0, [r1]
        LDREXHNE  r0, [r1]
        LDREXNE   r0, [r1]
        LDREXDNE  r0, r1, [r2]

        DCI     &E1B25F9F               ; LDREXD odd reg, unpredictable

        STREX   r0, r1, [r2]
        STREX   r0, r0, [r2]            ; Unpredictable
        STREX   r0, r1, [r0]            ; Unpredictable
        STREX   pc, r1, [r2]            ; Unpredictable
        DCI     &E1A20F95               ; STREXD odd reg, unpredictable
        STREXD  r0, r14, r15, [r2]      ; Target PC, unpredictable

        ; Hints
        DCI     &E320F000               ; NOP
        DCI     &2320F000               ; NOPCS
        YIELD
        YIELDCS
        WFE
        WFECS
        WFI
        WFICS
        SEV
        SEVCS
        DBG     7
        DBGCS   7
        DCI     &E320F900               ; NOP but with nonzero SBZ, undefined
        DCI     &E320F0EE               ; Unallocated hint, unpredictable NOP

        ; Move immediate 16b
        MOVW    r5, #&DEAD
        MOVT    r5, #&BEEF

        ; Multiply extensions
        UMAAL   r0, r1, r2, r3
        UMAALHI r0, r1, r2, r3
        UMAAL   r0, r1, pc, r3          ; Unpredictable
        UMAAL   r1, r1, r2, r3          ; Clash RdLo RdHi
        MLS     r0, r1, r2, r3
        MLSHI   r0, r1, r2, r3
        MLS     r0, r1, pc, r3          ; Unpredictable

        ; User mode load/store
        LDRCCT  r1, [r2], r3
        LDRT    r1, [r2], #-4
        LDRHTCC r1, [r2], r3            ; UAL only, cond last
        LDRHT   r1, [r2], #-2
        LDRCCBT r1, [r2], r3
        LDRBT   r1, [r2], #-1
        LDRSHTCC r1, [r2], r3           ; UAL only, cond last
        LDRSHT  r1, [r2], #-2
        LDRSBTCC r1, [r2], r3           ; UAL only, cond last
        LDRSBT  r1, [r2], #1
        STRT    r1, [r2]
        STRHT   r1, [r2]
        STRBT   r1, [r2]

        ; Secure extensions
        SMC     7
        SMCHI   7

        MCRR    p7, 0, r3, r4, c5
        MCRRNV  p7, 0, r3, r4, c5       ; MCRR2
        MRRC    p7, 0, r3, r4, c5
        MRRCNV  p7, 0, r3, r4, c5       ; MRRC2

        ; Exception entry and exit
        SRSDA   SP!, #3
        SRSDB   SP, #3
        SRSIA   SP!, #3
        SRSIB   SP, #3
        DCI     &F9CE0503               ; Not SP, undefined
        RFEDA   R15!                    ; Not PC
        RFEDB   R0
        RFEIA   R0!
        RFEIB   R0

        ; Misc instructions
        CPSID   i
        CPSIE   f
        CPSID   aif,#SVC32_mode
        CPS     12
        DCI     &F100000C               ; Mode != 0, no mode change bit, unpredictable

        SETEND  BE

        CLREX
        DSB     ISHST
        DMB     OSH
        DMB     ST
        ISB     SY
        DCI     &F57FF050               ; DMB 0, as SY but unpredictable
        DCI     &F57FF063               ; ISB OSH, as SY but unpredictable
        DCI     &F57FF000               ; Unallocated, unpredictable
10
        PLD     %BT10       
        PLD     [R1, #-1000]
        PLD     [R1, R2]    
        DCI     &F45FF014               ; Objasm 4.01 bug, this is "PLI %BT10"
        PLI     [R1, #-1000]
        PLI     [R1, R2]

        ; Parallel add/sub signed/unsigned
        SADD16CC r0, r1, r2             ; Check for spill into next column
        SADD8CC r0, r1, r2
        SASXCC  r0, r1, r2

        SADD16  r0, r1, r2
        SADD8   r0, r1, r2
        SASX    r0, r1, r2
        SSUB16  r0, r1, r2
        SSUB8   r0, r1, r2
        SSAX    r0, r1, r2

        QADD16  r0, r1, r2
        QADD8   r0, r1, r2
        QASX    r0, r1, r2
        QSUB16  r0, r1, r2
        QSUB8   r0, r1, r2
        QSAX    r0, r1, r2

        SHADD16 r0, r1, r2
        SHADD8  r0, r1, r2
        SHASX   r0, r1, r2
        SHSUB16 r0, r1, r2
        SHSUB8  r0, r1, r2
        SHSAX   r0, r1, r2

        UADD16  r0, r1, r2
        UADD8   r0, r1, r2
        UASX    r0, r1, r2
        USUB16  r0, r1, r2
        USUB8   r0, r1, r2
        USAX    r0, r1, r2

        UQADD16 r0, r1, r2
        UQADD8  r0, r1, r2
        UQASX   r0, r1, r2
        UQSUB16 r0, r1, r2
        UQSUB8  r0, r1, r2
        UQSAX   r0, r1, r2

        UHADD16 r0, r1, r2
        UHADD8  r0, r1, r2
        UHASX   r0, r1, r2
        UHSUB16 r0, r1, r2
        UHSUB8  r0, r1, r2
        UHSAX   r0, r1, r2

        ; Signed multiply and divide
        SMLAD   r0, r1, r2, r3
        SMLADXCS r0, r1, r2, r3
        SMUAD   r0, r1, r2
        SMUADXCS r0, r1, r2
        SMLSD   r0, r1, r2, r3
        SMLSDXCS r0, r1, r2, r3
        SMUSD   r0, r1, r2
        SMUSDXCS r0, r1, r2
        DCI      &E715F716              ; SDIV r5, r6, r7
        DCI      &E735F716              ; UDIV r5, r6, r7
        SMLALD  r0, r1, r2, r3
        SMLALDCS r0, r1, r2, r3
        SMLSLD  r0, r1, r2, r3
        SMLSLDCS r0, r1, r2, r3
        SMMLA   r0, r1, r2, r3
        SMMLARCS r0, r1, r2, r3
        SMMUL   r0, r1, r2
        SMMULRCS r0, r1, r2
        SMMLS   r0, r1, r2, r3
        SMMLSRCS r0, r1, r2, r3

        ; Sum abs diffs
        USAD8   r2, r3, r4
        USADA8  r2, r3, r4, r5
        USADA8CC r2, r3, r4, r5
        
        ; Media extensions
        SEL     r5, r6, r7
        SELCC   r5, PC, r7              ; Not PC
        REV     r0, r1
        REV16   r0, r1
        REVSH   r0, r1
        REVSHCC r0, pc                  ; Not PC
        UBFX    r5, r6, #12, #19
        UBFXCS  r5, r6, #0, #32
        SBFX    r5, PC, #12, #19        ; Not PC
        SBFXCS  r5, r6, #19, #9
        BFI     r5, r6, #9, #19
        BFI     pc, r6, #9, #19         ; PC target unpredictable
        BFCCS   r5, #9, #21

        REV     r1,r2
        REV16   r1,r2
        REVSHCC r1,r2
        RBIT    r1,r2
        RBIT    r1,PC                   ; Not PC

        PKHBT   r0, r1, r2
        PKHBTCC r0, r1, r2, LSL #31
        PKHTB   r0, r2, r1              ; Maps to PKHBT r0, r1, r2
        PKHTB   r0, r1, PC, ASR #1      ; Not PC
        PKHTBCC r0, r1, r2, ASR #32

        USAT    r6, #7, r8
        SSAT    r6, #7, r8, ASR #32
        USAT    r6, #7, PC, LSL #5      ; Not PC
        USAT16NE r6, #7, r8

        UXTB    r0, r1
        UXTAB   r0, r1, r2
        SXTBCC  r0, r1, ROR #8
        SXTABCC r0, r1, r2, ROR #16
        UXTH    r0, r1
        UXTAH   r0, r1, r2
        UXTB16  r0, PC                  ; Not PC
        UXTAB16CC r0, r1, r2, ROR #24

        ; V7 multi processor additions
        PLDW    [r5, r6]

        ; V7 virtualisation additions
        MSR     ELR_hyp, r5
        MSR     R8_fiq, r5
        MRS     r5, SP_irq
        MRS     r5, LR_mon
        ERETNE
        HVC     &1234
        
        ; V8 additions
        DCI     &E1043045               ; CRC32B  r3, r4, r5
        DCI     &11043245               ; CRC32CBNE r3, r4, r5
        DCI     &11243245               ; CRC32CHNE r3, r4, r5
        DCI     &E14F3245               ; CRC32CW r3, pc, r5

        DMB     NSHLD
        DSB     LD

        HLT     &DEAD
        SEVL

        LDA     r0, [r1]
        LDACCB  r0, [r1]
        LDACCH  r0, [pc]
        STL     r2, [r2]

        LDAEXNE r0, [r1]
        LDAEXD  r0, r1, [r2]
        LDAEXNEB r0, [pc]
        LDAEXH  r0, [r1]
        STLEX   r0, r1, [r2]
        STLEXNE r0, pc, [r2]

        END
