// Seed: 4183162108
module module_0 (
    input  uwire id_0
    , id_15,
    output wor   id_1,
    input  wand  id_2,
    output uwire id_3,
    input  wire  id_4,
    input  tri   id_5,
    input  wand  id_6,
    input  wor   id_7,
    input  wire  id_8,
    input  tri0  id_9,
    output wand  id_10,
    input  wand  id_11,
    input  tri   id_12,
    input  wand  id_13
);
  assign id_15 = id_12;
  reg id_16;
  assign id_1 = (id_9);
  always begin
    id_1 = 1'b0;
  end
  always begin
    id_16 <= 1 - id_12;
  end
  wire id_17;
  assign id_10 = id_12 <-> 1'b0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    output wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    output tri1 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    output supply0 id_12,
    output supply0 id_13,
    input wire id_14,
    input supply1 id_15,
    input uwire id_16
);
  assign id_7 = 1;
  assign id_1 = 1;
  module_0(
      id_2, id_5, id_2, id_5, id_15, id_14, id_10, id_11, id_16, id_15, id_4, id_9, id_10, id_2
  );
endmodule
