# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.001024 1024 5.7 3340 20480 0.956416 1.05203 79.5149 32.8476 114.455 114.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.001024 1024 5.7 3340 20592 0.95744 1.05514 100.573 32.9085 135.58 135.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.001024 1024 5.7 3340 20480 0.952416 1.0528 104.852 32.8768 139.819 139.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.001024 1024 5.7 3340 20352 0.945952 1.04499 96.2662 32.7428 131.086 131.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.001024 1024 5.7 3340 20400 0.958304 1.04858 97.5333 32.7388 132.359 132.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.001024 1024 5.7 3340 20384 0.9496 1.04448 99.8551 32.7324 134.669 134.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.001024 1024 5.7 3340 20400 0.956704 1.05094 101.278 32.8172 136.187 136.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.001024 1024 5.7 3340 20224 0.94976 1.0433 97.9217 32.5849 132.584 132.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.001024 1024 5.7 3340 20352 0.956416 1.05062 98.3694 32.8803 133.34 133.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.001024 1024 5.7 3340 20000 0.950784 1.04653 105.709 32.5951 140.386 140.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.001024 1024 5.7 3340 19968 0.954432 1.05018 118.055 32.7898 152.931 153.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 0.001024 1024 5.7 3345 20544 0.951488 1.04896 83.2515 32.8286 118.164 118.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.001024 1024 5.7 3345 20560 0.95856 1.05574 84.3761 32.844 119.319 119.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.001024 1024 5.7 3345 20544 0.951392 1.04858 84.7647 32.8165 119.663 119.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.001024 1024 5.7 3345 20496 0.9584 1.05267 85.0855 32.8465 120.026 120.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.001024 1024 5.7 3345 20480 0.954784 1.05251 84.3987 32.843 119.332 119.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.001024 1024 5.7 3345 20592 0.955232 1.05472 101.408 32.9114 136.414 136.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.001024 1024 5.7 3345 20480 0.951936 1.05472 99.5189 32.8693 134.48 134.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.001024 1024 5.7 3345 20352 0.948224 1.04448 105.123 32.745 139.946 140.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.001024 1024 5.7 3345 20400 0.957056 1.04938 106.567 32.7611 141.417 141.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.001024 1024 5.7 3345 20384 0.948096 1.04637 105.09 32.7696 139.936 140.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.001024 1024 5.7 3345 20400 0.956704 1.05382 104.976 32.8196 139.892 139.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.001024 1024 5.7 3345 20224 0.946592 1.04406 98.9229 32.6247 133.62 133.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.001024 1024 5.7 3345 20352 0.956416 1.04736 109.05 32.8722 144.01 144.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.001024 1024 5.7 3345 20000 0.950272 1.04669 115.284 32.6077 149.973 150.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.001024 1024 5.7 3345 19968 0.954752 1.04838 104.995 32.7667 139.849 139.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 0.001024 1024 5.7 3340 20480 0.952384 1.04842 78.6024 32.832 113.516 113.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.001024 1024 5.7 3340 20480 0.957376 1.05472 88.4629 32.8155 123.375 123.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.001024 1024 5.7 3340 20448 0.95232 1.05062 83.5643 32.811 118.463 118.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.001024 1024 5.7 3340 20496 0.956 1.05267 85.1603 32.8169 120.067 120.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.001024 1024 5.7 3340 20480 0.954368 1.05082 80.875 32.8693 115.832 115.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.001024 1024 5.7 3340 20448 0.956128 1.05514 107.016 32.9165 142.024 142.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.001024 1024 5.7 3340 20160 0.95184 1.0495 75.0367 32.8105 109.933 110.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.001024 1024 5.7 3340 20480 0.950272 1.05078 106.665 32.8969 141.646 141.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.001024 1024 5.7 3340 20160 0.94384 1.04259 72.8216 32.5522 107.445 107.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.001024 1024 5.7 3340 20352 0.946176 1.04573 97.8295 32.7197 132.626 132.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.001024 1024 5.7 3340 20352 0.954368 1.05472 69.6477 32.8554 104.596 104.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.001024 1024 5.7 3340 20200 0.957248 1.04806 99.0108 32.742 133.843 133.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.001024 1024 5.7 3340 20000 0.95232 1.04448 70.1309 32.63 104.843 104.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.001024 1024 5.7 3340 20384 0.946176 1.04435 124.905 32.767 159.751 159.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.001024 1024 5.7 3340 19712 0.937984 1.03485 78.4577 32.3222 112.835 112.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.001024 1024 5.7 3340 20400 0.960512 1.05264 121.202 32.8451 156.143 156.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.001024 1024 5.7 3340 20160 0.946528 1.04198 82.3859 32.6663 117.125 117.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.001024 1024 5.7 3340 20224 0.94864 1.04298 118.291 32.5839 152.954 153.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.001024 1024 5.7 3340 19968 0.955808 1.04858 79.3332 32.762 114.184 114.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.001024 1024 5.7 3340 20352 0.956416 1.05018 105.462 32.8507 140.401 140.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.001024 1024 5.7 3340 19968 0.946912 1.04419 72.578 32.6237 107.273 107.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.001024 1024 5.7 3340 20000 0.95232 1.04653 109.325 32.6315 144.037 144.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.001024 1024 5.7 3340 20000 0.953472 1.0527 79.2091 32.8764 114.175 114.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 0.001024 1024 5.7 3336 20416 0.95152 1.04995 78.7832 32.8306 113.701 113.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.001024 1024 5.7 3336 20400 0.956512 1.05347 83.0544 32.8201 117.973 118.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.001024 1024 5.7 3336 20352 0.951296 1.05085 82.0085 32.787 116.881 116.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.001024 1024 5.7 3336 20160 0.944992 1.04858 54.4503 32.7496 89.2764 89.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.001024 1024 5.7 3336 20384 0.953216 1.05171 93.7221 32.8447 128.654 128.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.001024 1024 5.7 3336 20160 0.946912 1.04832 61.3078 32.7337 96.12 96.2042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.001024 1024 5.7 3336 20352 0.956416 1.05098 89.1572 32.8711 124.12 124.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.001024 1024 5.7 3336 19968 0.950112 1.04317 55.1522 32.6225 89.8504 89.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.001024 1024 5.7 3336 20448 0.956416 1.05677 102.539 32.8813 137.518 137.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.001024 1024 5.7 3336 20160 0.950144 1.05232 73.0691 32.7916 107.948 108.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.001024 1024 5.7 3336 20320 0.952 1.05402 98.1796 32.8922 133.162 133.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.001024 1024 5.7 3336 19840 0.944128 1.04208 68.3489 32.575 102.996 103.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.001024 1024 5.7 3336 20160 0.94672 1.04486 119.46 32.746 154.283 154.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.001024 1024 5.7 3336 19968 0.954336 1.05402 76.6265 32.8491 111.565 111.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.001024 1024 5.7 3336 20200 0.958464 1.04672 119.311 32.747 154.148 154.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.001024 1024 5.7 3336 20000 0.950592 1.04538 81.0615 32.6347 115.771 115.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.001024 1024 5.7 3336 20160 0.948384 1.04531 114.745 32.7363 149.557 149.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.001024 1024 5.7 3336 19712 0.939008 1.03549 75.3894 32.2874 109.736 109.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.001024 1024 5.7 3336 20160 0.958464 1.05088 107.638 32.8515 142.582 142.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.001024 1024 5.7 3336 19680 0.94512 1.04384 74.2127 32.6904 108.974 109.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.001024 1024 5.7 3336 19968 0.9472 1.0431 104.239 32.6244 138.938 139.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.001024 1024 5.7 3336 19968 0.954784 1.04858 73.5846 32.7943 108.465 108.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 0.001024 1024 5.7 3350 20416 0.952864 1.05194 88.2709 32.7982 123.158 123.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.001024 1024 5.7 3350 20400 0.956352 1.05565 80.2465 32.8432 115.187 115.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 0.001024 1024 5.7 3350 20320 0.954368 1.0544 52.599 32.9014 87.593 87.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.001024 1024 5.7 3350 20352 0.95232 1.0505 85.8056 32.8071 120.701 120.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.001024 1024 5.7 3350 20160 0.94576 1.04611 56.8225 32.7457 91.645 91.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.001024 1024 5.7 3350 20384 0.956352 1.05258 90.5321 32.842 125.464 125.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.001024 1024 5.7 3350 20160 0.947872 1.04442 59.1996 32.7643 94.0375 94.1221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.001024 1024 5.7 3350 20352 0.95232 1.05123 88.9355 32.8722 123.896 123.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.001024 1024 5.7 3350 19968 0.950176 1.04445 58.2053 32.616 92.8975 92.9833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.001024 1024 5.7 3350 20448 0.958368 1.05485 105.273 32.9087 140.276 140.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.001024 1024 5.7 3350 20160 0.952256 1.05142 73.685 32.8146 108.587 108.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.001024 1024 5.7 3350 20320 0.951168 1.05363 99.3748 32.8927 134.356 134.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.001024 1024 5.7 3350 19840 0.944128 1.04189 68.9664 32.5808 103.616 103.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.001024 1024 5.7 3350 20160 0.948224 1.04448 118.222 32.7174 153.016 153.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.001024 1024 5.7 3350 19968 0.955872 1.05267 78.3815 32.8759 113.353 113.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.001024 1024 5.7 3350 20200 0.956224 1.04912 119.96 32.7656 154.813 154.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.001024 1024 5.7 3350 20000 0.950272 1.04477 81.5562 32.6328 116.269 116.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.001024 1024 5.7 3350 20160 0.948288 1.04448 110.877 32.747 145.7 145.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.001024 1024 5.7 3350 19712 0.938464 1.03344 73.9163 32.2898 108.26 108.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.001024 1024 5.7 3350 20160 0.956416 1.05338 107.444 32.8237 142.36 142.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.001024 1024 5.7 3350 19680 0.946176 1.04592 74.1735 32.6498 108.9 108.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.001024 1024 5.7 3350 19968 0.949888 1.04243 107.648 32.6165 142.338 142.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.001024 1024 5.7 3350 19968 0.95216 1.04858 74.5007 32.7914 109.376 109.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 0.001024 1024 5.7 3360 20544 0.951616 1.05046 78.6339 32.8115 113.528 113.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 0.001024 1024 5.7 3360 20480 0.954144 1.05062 51.6608 32.8501 86.5988 86.6877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.001024 1024 5.7 3360 20480 0.957344 1.05286 80.9569 32.8469 115.9 115.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.001024 1024 5.7 3360 20480 0.95232 1.05603 53.9241 32.8754 88.8913 88.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.001024 1024 5.7 3360 20448 0.94944 1.05066 89.7076 32.8056 124.595 124.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.001024 1024 5.7 3360 20352 0.948224 1.04477 56.1008 32.7486 90.9288 91.0171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.001024 1024 5.7 3360 20496 0.95744 1.05066 84.6879 32.814 119.593 119.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.001024 1024 5.7 3360 20384 0.946272 1.04406 55.2678 32.7421 90.0799 90.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.001024 1024 5.7 3360 20160 0.956416 1.05062 46.2567 32.8195 81.169 81.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.001024 1024 5.7 3360 20480 0.954816 1.05267 82.6781 32.8416 117.608 117.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.001024 1024 5.7 3360 20224 0.949312 1.04371 53.6585 32.5927 88.3243 88.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.001024 1024 5.7 3360 20352 0.955968 1.05062 45.1823 32.8824 80.1556 80.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.001024 1024 5.7 3360 20448 0.95792 1.05315 121.662 32.8854 156.644 156.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.001024 1024 5.7 3360 20160 0.951872 1.05472 77.7608 32.8123 112.661 112.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.001024 1024 5.7 3360 20304 0.956416 1.05267 66.2016 32.882 101.179 101.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.001024 1024 5.7 3360 20480 0.951776 1.05446 115.226 32.8711 150.187 150.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.001024 1024 5.7 3360 20160 0.946496 1.04608 79.3611 32.8574 114.294 114.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.001024 1024 5.7 3360 20160 0.946176 1.04224 63.873 32.6537 98.6004 98.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 1024 5.7 3360 20352 0.94608 1.04346 104.157 32.7448 138.976 139.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.001024 1024 5.7 3360 20352 0.956288 1.05046 73.6191 32.8467 108.557 108.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.001024 1024 5.7 3360 19584 0.936032 1.03392 63.7911 32.2305 98.0775 98.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.001024 1024 5.7 3360 20400 0.95664 1.04685 109.576 32.7673 144.433 144.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.001024 1024 5.7 3360 20000 0.951904 1.04342 74.1096 32.6043 108.792 108.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.001024 1024 5.7 3360 19800 0.957856 1.05011 63.7712 32.7586 98.6226 98.7056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.001024 1024 5.7 3360 20384 0.949888 1.04515 103.767 32.7691 138.616 138.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.001024 1024 5.7 3360 19712 0.936 1.0377 71.5273 32.3166 105.902 105.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.001024 1024 5.7 3360 19488 0.934688 1.03014 60.6465 32.1669 94.8624 94.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.001024 1024 5.7 3360 20400 0.955008 1.05267 106.549 32.8181 141.462 141.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.001024 1024 5.7 3360 20160 0.946528 1.04595 73.8973 32.6835 108.657 108.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.001024 1024 5.7 3360 19440 0.95232 1.04243 60.8746 32.4941 95.4482 95.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.001024 1024 5.7 3360 20224 0.949312 1.04406 102.055 32.5922 136.721 136.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.001024 1024 5.7 3360 19968 0.958112 1.04858 74.6269 32.7651 109.483 109.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.001024 1024 5.7 3360 19968 0.952 1.04474 62.6778 32.5921 97.3527 97.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 0.001024 1024 5.7 3360 20480 0.953408 1.04653 80.6741 32.8059 115.565 115.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 0.001024 1024 5.7 3360 20480 0.954624 1.05104 53.7246 32.8772 88.6928 88.7789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.001024 1024 5.7 3360 20480 0.956576 1.0527 89.2744 32.8194 124.185 124.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.001024 1024 5.7 3360 20480 0.952288 1.05594 59.5353 32.8747 94.5028 94.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 0.001024 1024 5.7 3360 20400 0.96064 1.05267 49.6696 32.8107 84.5779 84.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.001024 1024 5.7 3360 20448 0.953024 1.05027 84.7109 32.8139 119.612 119.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.001024 1024 5.7 3360 20352 0.947968 1.04413 55.2389 32.7243 90.0403 90.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.001024 1024 5.7 3360 20160 0.9528 1.0511 45.9591 32.7882 80.8356 80.9206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.001024 1024 5.7 3360 20384 0.958944 1.05062 112.663 32.8183 147.579 147.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.001024 1024 5.7 3360 20160 0.94864 1.04842 72.1899 32.7445 107.015 107.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.001024 1024 5.7 3360 20160 0.956544 1.0545 61.4666 32.824 96.3864 96.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.001024 1024 5.7 3360 20480 0.955232 1.0519 105.518 32.8482 140.46 140.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.001024 1024 5.7 3360 20224 0.950688 1.04618 67.2652 32.6196 101.967 102.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.001024 1024 5.7 3360 20352 0.95792 1.05424 55.0653 32.848 90.0078 90.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.001024 1024 5.7 3360 20448 0.95824 1.05642 109.726 32.8852 144.711 144.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.001024 1024 5.7 3360 20160 0.95232 1.05139 75.99 32.7847 110.867 110.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.001024 1024 5.7 3360 20304 0.957344 1.05078 67.766 32.871 102.73 102.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.001024 1024 5.7 3360 19584 0.937376 1.03277 58.1972 32.2275 92.4794 92.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.001024 1024 5.7 3360 20480 0.948992 1.05184 108.372 32.8755 143.332 143.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.001024 1024 5.7 3360 20160 0.940288 1.04048 73.9491 32.5546 108.567 108.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.001024 1024 5.7 3360 20160 0.947488 1.04198 64.9943 32.6774 99.7428 99.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.001024 1024 5.7 3360 19840 0.943648 1.03818 58.126 32.3257 92.5164 92.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.001024 1024 5.7 3360 20352 0.94496 1.04416 103.805 32.7212 138.6 138.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.001024 1024 5.7 3360 20352 0.95712 1.05107 72.8003 32.8747 107.77 107.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.001024 1024 5.7 3360 19584 0.937984 1.032 59.9792 32.1957 94.2311 94.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.001024 1024 5.7 3360 19968 0.949056 1.04442 56.5783 32.5969 91.2498 91.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.001024 1024 5.7 3360 20200 0.956896 1.04995 104.209 32.7626 139.06 139.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.001024 1024 5.7 3360 20000 0.952096 1.05062 76.3176 32.6265 111.03 111.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.001024 1024 5.7 3360 19800 0.958464 1.0481 62.8613 32.7344 97.6857 97.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.001024 1024 5.7 3360 20000 0.953376 1.05245 59.5852 32.8976 94.5726 94.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 0.001024 1024 5.7 3360 20416 0.95232 1.05024 89.0143 32.8376 123.942 124.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 0.001024 1024 5.7 3360 20352 0.956416 1.04771 55.9636 32.8781 90.9332 91.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 0.001024 1024 5.7 3360 20160 0.948224 1.04333 46.1717 32.7486 80.9942 81.0793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.001024 1024 5.7 3360 20400 0.956448 1.05469 84.219 32.8187 119.13 119.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.001024 1024 5.7 3360 20320 0.95424 1.05418 55.0694 32.8939 90.058 90.1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.001024 1024 5.7 3360 20160 0.959904 1.05181 45.8286 32.8446 80.7686 80.8534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.001024 1024 5.7 3360 20352 0.949152 1.05066 109.875 32.7894 144.749 144.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.001024 1024 5.7 3360 20160 0.948224 1.04506 70.053 32.7273 104.854 104.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.001024 1024 5.7 3360 20160 0.950272 1.05133 60.0513 32.79 94.9294 95.0132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.001024 1024 5.7 3360 19968 0.955328 1.05094 50.3662 32.8742 85.3298 85.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.001024 1024 5.7 3360 20384 0.960256 1.05267 107.862 32.8193 142.778 142.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.001024 1024 5.7 3360 20160 0.950272 1.04589 68.309 32.7491 103.138 103.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.001024 1024 5.7 3360 20160 0.956416 1.05424 56.8582 32.8485 91.7994 91.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.001024 1024 5.7 3360 19712 0.940032 1.03258 49.2299 32.3198 83.6062 83.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.001024 1024 5.7 3360 20352 0.954688 1.05062 101.397 32.851 136.334 136.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.001024 1024 5.7 3360 19968 0.948224 1.04243 63.9768 32.6193 98.6716 98.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.001024 1024 5.7 3360 19968 0.95744 1.04858 53.0826 32.8492 88.0169 88.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.001024 1024 5.7 3360 19968 0.957024 1.04896 47.5796 32.7906 82.4668 82.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.001024 1024 5.7 3360 20448 0.958112 1.05318 105.004 32.884 139.983 140.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.001024 1024 5.7 3360 20160 0.95232 1.05485 73.4618 32.7782 108.332 108.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.001024 1024 5.7 3360 20304 0.956128 1.05398 63.2446 32.9112 98.2482 98.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.001024 1024 5.7 3360 19584 0.935872 1.03443 58.0023 32.235 92.2893 92.3733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.001024 1024 5.7 3360 20320 0.95232 1.05062 103.915 32.8692 138.87 138.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.001024 1024 5.7 3360 19840 0.947648 1.04006 71.636 32.5505 106.257 106.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.001024 1024 5.7 3360 19680 0.948544 1.04579 61.0375 32.687 95.8045 95.8898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.001024 1024 5.7 3360 19200 0.944608 1.03629 55.141 32.3383 89.5446 89.6307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 0.001024 1024 5.7 3350 20416 0.951744 1.05216 88.626 32.8349 123.547 123.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 0.001024 1024 5.7 3350 20352 0.954208 1.05053 59.149 32.8477 94.0853 94.1686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 0.001024 1024 5.7 3350 20160 0.947936 1.04592 48.6928 32.7417 83.5115 83.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.001024 1024 5.7 3350 20400 0.95824 1.05267 83.3797 32.8199 118.296 118.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.001024 1024 5.7 3350 20320 0.951808 1.05677 54.7593 32.8964 89.7485 89.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.001024 1024 5.7 3350 20160 0.960608 1.05258 45.852 32.8205 80.7702 80.8587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 0.001024 1024 5.7 3350 19840 0.943872 1.04243 39.7148 32.5797 74.3614 74.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.001024 1024 5.7 3350 20352 0.951008 1.05062 107.683 32.7886 142.559 142.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.001024 1024 5.7 3350 20160 0.946176 1.04554 68.8806 32.746 103.706 103.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.001024 1024 5.7 3350 20160 0.95248 1.05152 57.8938 32.8081 92.7873 92.8736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.001024 1024 5.7 3350 19968 0.956768 1.05011 49.8592 32.8486 84.7996 84.8888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.001024 1024 5.7 3350 20384 0.960512 1.05254 103.697 32.8195 138.611 138.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.001024 1024 5.7 3350 20160 0.948192 1.04653 67.0403 32.7381 101.856 101.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.001024 1024 5.7 3350 20160 0.958464 1.0513 55.6211 32.842 90.5554 90.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.001024 1024 5.7 3350 19712 0.937216 1.03389 48.09 32.3258 82.4689 82.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.001024 1024 5.7 3350 20352 0.955712 1.05062 98.0772 32.8708 133.038 133.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.001024 1024 5.7 3350 19968 0.949664 1.04243 64.4925 32.623 99.1908 99.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.001024 1024 5.7 3350 19968 0.954912 1.05123 54.1047 32.8763 89.0754 89.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.001024 1024 5.7 3350 19968 0.954592 1.0471 48.3052 32.7597 83.153 83.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.001024 1024 5.7 3350 20448 0.957632 1.05491 108.854 32.9091 143.86 143.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.001024 1024 5.7 3350 20160 0.95056 1.05082 75.6203 32.7816 110.487 110.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.001024 1024 5.7 3350 20304 0.956416 1.0537 65.2124 32.9043 100.213 100.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.001024 1024 5.7 3350 19584 0.936288 1.03424 57.9608 32.2366 92.2517 92.3345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.001024 1024 5.7 3350 19440 0.952736 1.04272 55.437 32.524 90.0389 90.1301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.001024 1024 5.7 3350 20320 0.954144 1.05347 104.049 32.8697 139.011 139.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.001024 1024 5.7 3350 19840 0.94416 1.04198 73.7242 32.5732 108.366 108.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.001024 1024 5.7 3350 19680 0.945664 1.0456 61.4981 32.6492 96.2231 96.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.001024 1024 5.7 3350 19200 0.942528 1.03789 55.9853 32.3577 90.4053 90.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.001024 1024 5.7 3350 20000 0.953856 1.05267 58.5172 32.8741 93.4835 93.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.001024 1024 5.7 3360 20288 0.950272 1.05062 83.2426 32.804 118.135 118.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 0.001024 1024 5.7 3360 20224 0.955168 1.0505 54.7187 32.8485 89.6578 89.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 0.001024 1024 5.7 3360 20160 0.94736 1.04426 45.3724 32.7191 80.1666 80.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 0.001024 1024 5.7 3360 19968 0.950272 1.04333 39.8272 32.6147 74.5213 74.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.001024 1024 5.7 3360 20320 0.958464 1.05459 107.864 32.8436 142.805 142.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.001024 1024 5.7 3360 20320 0.954016 1.05098 69.3955 32.8905 104.374 104.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.001024 1024 5.7 3360 20160 0.961184 1.05062 58.2388 32.8226 93.1572 93.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 0.001024 1024 5.7 3360 19840 0.946464 1.04243 49.3933 32.5766 84.0414 84.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.001024 1024 5.7 3360 20256 0.950912 1.04998 105.695 32.7892 140.571 140.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.001024 1024 5.7 3360 20160 0.946912 1.04416 66.7255 32.7182 101.517 101.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.001024 1024 5.7 3360 20160 0.953856 1.04816 55.8041 32.8075 90.695 90.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.001024 1024 5.7 3360 19968 0.957664 1.04861 48.6759 32.878 83.6427 83.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.001024 1024 5.7 3360 19680 0.94768 1.04269 42.7649 32.6804 77.5207 77.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.001024 1024 5.7 3360 20272 0.95616 1.05232 96.5965 32.8471 131.535 131.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.001024 1024 5.7 3360 20160 0.949952 1.04448 64.604 32.7749 99.455 99.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.001024 1024 5.7 3360 20160 0.960704 1.05238 54.1775 32.8433 89.118 89.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.001024 1024 5.7 3360 19712 0.940608 1.03322 46.837 32.3147 81.2109 81.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.001024 1024 5.7 3360 19600 0.961792 1.04934 41.9084 32.8404 76.8437 76.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.001024 1024 5.7 3360 20224 0.956704 1.05062 91.7705 32.8818 126.739 126.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.001024 1024 5.7 3360 19968 0.951968 1.04362 61.9298 32.5948 96.6034 96.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.001024 1024 5.7 3360 19968 0.95744 1.05034 52.0992 32.8416 87.0321 87.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.001024 1024 5.7 3360 19968 0.954912 1.04858 46.3577 32.7855 81.2279 81.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.001024 1024 5.7 3360 19200 0.943232 1.03424 39.7619 32.3366 74.1564 74.2391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.001024 1024 5.7 3392 20224 0.95232 1.05194 81.8218 32.8315 116.744 116.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 0.001024 1024 5.7 3392 20224 0.955744 1.04976 53.9485 32.8591 88.8983 88.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 0.001024 1024 5.7 3392 19968 0.944832 1.04653 44.7322 32.7452 79.5504 79.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 0.001024 1024 5.7 3392 19968 0.950208 1.04243 39.6184 32.625 74.3196 74.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.001024 1024 5.7 3392 20240 0.956416 1.05456 108.427 32.8182 143.339 143.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.001024 1024 5.7 3392 20160 0.95232 1.05443 67.3052 32.8771 102.273 102.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.001024 1024 5.7 3392 20160 0.959104 1.05101 55.4542 32.8374 90.3848 90.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.001024 1024 5.7 3392 19840 0.944128 1.04621 48.5411 32.5514 83.1644 83.2488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 0.001024 1024 5.7 3392 19600 0.952256 1.04547 42.7999 32.6027 77.4853 77.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.001024 1024 5.7 3392 20160 0.950528 1.05062 102.212 32.8182 137.114 137.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.001024 1024 5.7 3392 19968 0.949152 1.04413 64.4639 32.72 99.2611 99.3477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.001024 1024 5.7 3392 19872 0.951808 1.04858 53.6948 32.7926 88.5724 88.6579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.001024 1024 5.7 3392 19968 0.956992 1.05062 47.8613 32.8781 82.8298 82.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.001024 1024 5.7 3392 19680 0.9456 1.04416 41.3308 32.6529 76.057 76.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.001024 1024 5.7 3392 20160 0.958816 1.05242 94.8265 32.8189 129.741 129.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.001024 1024 5.7 3392 19936 0.950272 1.05062 61.8271 32.9055 96.8172 96.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.001024 1024 5.7 3392 19824 0.958464 1.05171 51.8098 32.8464 86.7492 86.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.001024 1024 5.7 3392 19264 0.939456 1.03216 44.7214 32.2878 79.0647 79.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.001024 1024 5.7 3392 19600 0.962304 1.0529 40.6907 32.8171 75.608 75.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.001024 1024 5.7 3392 20224 0.954368 1.04992 90.6752 32.8669 125.63 125.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.001024 1024 5.7 3392 19968 0.949664 1.04246 60.8396 32.6094 95.5236 95.6087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.001024 1024 5.7 3392 19968 0.954816 1.05267 50.8254 32.884 85.8007 85.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.001024 1024 5.7 3392 19968 0.956448 1.04989 44.8982 32.7683 79.7556 79.8413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.001024 1024 5.7 3392 19200 0.947328 1.03606 38.9098 32.3601 73.3364 73.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.001024 1024 5.7 3392 19200 0.951232 1.04653 36.5325 32.62 71.2324 71.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 0.001024 1024 5.7 3456 19808 0.952896 1.05078 81.8506 32.8709 116.812 116.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.001024 1024 5.7 3456 19712 0.950528 1.05062 91.962 32.8038 126.852 126.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 0.001024 1024 5.7 3456 19712 0.954112 1.05261 61.6621 32.8743 96.6245 96.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 0.001024 1024 5.7 3456 19584 0.9472 1.04448 51.0529 32.7497 85.8759 85.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 0.001024 1024 5.7 3456 19456 0.950176 1.0431 45.1756 32.6246 79.8789 79.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 0.001024 1024 5.7 3456 19200 0.946176 1.0417 40.1387 32.5479 74.7552 74.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 0.001024 1024 5.7 3456 19584 0.960384 1.05126 38.7868 32.8492 73.7333 73.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 0.001024 1024 5.7 3456 18816 0.940288 1.03168 34.9449 32.2839 69.284 69.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 0.001024 1024 5.7 3456 19456 0.955008 1.04733 34.8725 32.788 69.7447 69.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 0.001024 1024 5.7 3360 19712 0.940032 1.03357 33.0109 32.3146 67.383 67.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 0.001024 1024 5.7 3392 19264 0.940128 1.03392 32.2303 32.2909 66.5767 66.6602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 0.001024 1024 5.7 3350 20160 0.956416 1.05104 34.1722 32.8407 69.1055 69.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 0.001024 1024 5.7 3360 20160 0.959488 1.05123 33.8804 32.841 68.8125 68.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 0.001024 1024 5.7 3360 20224 0.950272 1.04448 38.1939 32.6204 72.8908 72.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 0.001024 1024 5.7 3360 19200 0.922144 1.01648 51.94 31.7207 85.6808 85.7658
