{
    "id": "105298322",
    "title": "ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable Matrix",
    "venue": "field-programmable logic and applications",
    "year": 2003,
    "authors": [
        {
            "name": "Bingfeng Mei",
            "id": "2893884359",
            "org": "IMEC vzw"
        },
        {
            "name": "Serge Vernalde",
            "id": "2131818294",
            "org": "IMEC vzw"
        },
        {
            "name": "Diederik Verkest",
            "id": "2041243218",
            "org": "IMEC vzw"
        },
        {
            "name": "Hugo De Man",
            "id": "2895036884",
            "org": "IMEC vzw"
        },
        {
            "name": "Rudy Lauwereins",
            "id": "2427667568",
            "org": "IMEC vzw"
        }
    ],
    "fields_of_study": [
        "Field-programmable gate array",
        "Parallel computing",
        "Computer architecture",
        "Computer science",
        "Compiler",
        "Reduced instruction set computing",
        "Instruction set",
        "Very long instruction word",
        "Applications architecture",
        "Programming paradigm",
        "Real-time computing",
        "Architecture"
    ],
    "references": [
        "37253703",
        "1502361557",
        "1555915743",
        "1887556625",
        "1891709150",
        "2025787141",
        "2098129944",
        "2115153748",
        "2142490124",
        "2242293693"
    ]
}