git clone --depth 1 --no-tags https://github.com/percentwei/IC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544983422
git clone --depth 1 --no-tags https://github.com/AzofeifaJ/Proyecto-3-Dise-o-L-gico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553286253
git clone --depth 1 --no-tags https://github.com/Lombeelo/APB-BCD-Summator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554329989
git clone --depth 1 --no-tags https://github.com/shuny42657/pset5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541617812
git clone --depth 1 --no-tags https://github.com/01fe21mve007/ADLV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541486198
git clone --depth 1 --no-tags https://github.com/shaswat2428/AXI-BUS-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544351533
git clone --depth 1 --no-tags https://github.com/PrathammGupta/verilog.4.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543107683
git clone --depth 1 --no-tags https://github.com/ishwarya-debug/LC3_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567967143
git clone --depth 1 --no-tags https://github.com/ALI11-2000/riscof_plugin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570165326
git clone --depth 1 --no-tags https://github.com/elianne-sacher/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569512563
git clone --depth 1 --no-tags https://github.com/antoniocruz23/3002-MIPS-Processor-cw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570375887
git clone --depth 1 --no-tags https://github.com/jatinp101/verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548623291
git clone --depth 1 --no-tags https://github.com/VINUTHNA-SRI/SV_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546480673
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/single-cycle-risc-v-implementation-in-system-verilog-with-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547346816
git clone --depth 1 --no-tags https://github.com/Engghassanali/Three-Stage-Pipeline-with-CSR-Support.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572461308
git clone --depth 1 --no-tags https://github.com/Engghassanali/Three-Stage-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572013818
git clone --depth 1 --no-tags https://github.com/Fall-2022-Classes/fa22-final-project-team-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572674303
git clone --depth 1 --no-tags https://github.com/konnpaku-youmu/CPAEP_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563762664
git clone --depth 1 --no-tags https://github.com/RobertoPSF/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561496604
git clone --depth 1 --no-tags https://github.com/GarrettTP/fpga-game-of-life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564204254
git clone --depth 1 --no-tags https://github.com/barawn/firmware-pueo-turfio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564365817
git clone --depth 1 --no-tags https://github.com/waterRK9/Virtual_Lightboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559736498
git clone --depth 1 --no-tags https://github.com/ECE4278/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557443258
git clone --depth 1 --no-tags https://github.com/georgec7/Hardware-Generation-Tool-for-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560844860
git clone --depth 1 --no-tags https://github.com/DavidGogia/hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561900539
git clone --depth 1 --no-tags https://github.com/ece554fall22/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558588417
git clone --depth 1 --no-tags https://github.com/marisolcastellanos/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557714199
git clone --depth 1 --no-tags https://github.com/Jorpty/fpgasynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569920213
git clone --depth 1 --no-tags https://github.com/jaysunl/SHA256-Bitcoin-Hasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568609911
git clone --depth 1 --no-tags https://github.com/EthanL929/ELEC6236.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548081683
git clone --depth 1 --no-tags https://github.com/laurentiuduca/rlsoc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572458413
git clone --depth 1 --no-tags https://github.com/aignacio/bus_arch_sv_pkg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551586562
git clone --depth 1 --no-tags https://github.com/LenkaBrest/formal_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541718649
git clone --depth 1 --no-tags https://github.com/huynkhai0505/Group8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544019345
git clone --depth 1 --no-tags https://github.com/flaviens/verisegf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548931582
git clone --depth 1 --no-tags https://github.com/flaviens/verilator_internal_err_undriven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552887415
git clone --depth 1 --no-tags https://github.com/noemiabril/Saturn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552545771
git clone --depth 1 --no-tags https://github.com/adinavale/hw2_cursor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555199203
git clone --depth 1 --no-tags https://github.com/jdcasanasr/dragonfang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560182962
git clone --depth 1 --no-tags https://github.com/TimofeyAlexandrov/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567849823
git clone --depth 1 --no-tags https://github.com/nhanlo/Memory_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562182220
git clone --depth 1 --no-tags https://github.com/bmsully/peoplewatching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560412219
git clone --depth 1 --no-tags https://github.com/Charis02/fpga-daw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561997353
git clone --depth 1 --no-tags https://github.com/adityab82/simple_risc_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569044214
git clone --depth 1 --no-tags https://github.com/UandersonSilva/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564306601
git clone --depth 1 --no-tags https://github.com/barawn/surf_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569452120
git clone --depth 1 --no-tags https://github.com/firemountain154B/HSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570957733
git clone --depth 1 --no-tags https://github.com/Krishnakiran1217/-100daysofRTLcoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546076540
git clone --depth 1 --no-tags https://github.com/Xiao215/ECE253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551562587
git clone --depth 1 --no-tags https://github.com/Roderick-Wu/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563660790
git clone --depth 1 --no-tags https://github.com/bryceberger/337-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564488253
git clone --depth 1 --no-tags https://github.com/madhu2000u/Multiply-Accumulate-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560666749
git clone --depth 1 --no-tags https://github.com/luca-valente/sv_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567818615
git clone --depth 1 --no-tags https://github.com/edoardo-casapieri1/Design-of-a-digital-circuit-performing-the-Vigen-re-Cipher-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569843255
git clone --depth 1 --no-tags https://github.com/angryflyer/urv32-async.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569976677
git clone --depth 1 --no-tags https://github.com/jishengli65110114/small-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571370564
git clone --depth 1 --no-tags https://github.com/Engghassanali/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572004711
git clone --depth 1 --no-tags https://github.com/Engghassanali/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572000058
git clone --depth 1 --no-tags https://github.com/nahmadi95/test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573160528
git clone --depth 1 --no-tags https://github.com/anbtrfl/skkv_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565187397
git clone --depth 1 --no-tags https://github.com/dineshannayya/rtc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566669926
git clone --depth 1 --no-tags https://github.com/JunnanLi/FL-M32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565489197
git clone --depth 1 --no-tags https://github.com/deniz-sun/cs224_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563511617
git clone --depth 1 --no-tags https://github.com/martinKindall/basys3_fpga_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567929479
git clone --depth 1 --no-tags https://github.com/wijapiotr/lift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572944944
git clone --depth 1 --no-tags https://github.com/sapross/Streaming-Trace-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572452358
git clone --depth 1 --no-tags https://github.com/bryan-kwan/UART-Tx-Rx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564418989
git clone --depth 1 --no-tags https://github.com/AhibAlghazali/ESE545-CELL-SPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569085604
git clone --depth 1 --no-tags https://github.com/LxsaChn/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568323267
git clone --depth 1 --no-tags https://github.com/s0321011/ibex_super_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549648760
git clone --depth 1 --no-tags https://github.com/rrios19/FPM-VFCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551634981
git clone --depth 1 --no-tags https://github.com/timbarrera/Single-Cycle-RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547744577
git clone --depth 1 --no-tags https://github.com/alankuo04/AAHLS_LabA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548794042
git clone --depth 1 --no-tags https://github.com/ArnyminerZ/UPV-ISDIGI-DIVISORBINARIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550823487
git clone --depth 1 --no-tags https://github.com/jovigob/Tarea2_ISDIGI_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549520628
git clone --depth 1 --no-tags https://github.com/jdm2962/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561094108
git clone --depth 1 --no-tags https://github.com/FasnaJF/product-list-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562757907
git clone --depth 1 --no-tags https://github.com/HardGraphite/SystemVerilogPlayground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546373478
git clone --depth 1 --no-tags https://github.com/vayne1125/Computer-System-Design_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544522112
git clone --depth 1 --no-tags https://github.com/ryanbelmont/School_Fall2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543723138
git clone --depth 1 --no-tags https://github.com/viceol/Lightelligence-Coding-Challenge-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544681227
git clone --depth 1 --no-tags https://github.com/Kowareta993/riscv-processor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547933165
git clone --depth 1 --no-tags https://github.com/hamidkhd/MIPS-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543068629
git clone --depth 1 --no-tags https://github.com/aaarazm/FPGA_CA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548294083
git clone --depth 1 --no-tags https://github.com/dinhviethoa/dinhviethoa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562340654
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542284590
git clone --depth 1 --no-tags https://github.com/grantnedwards/ece748_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542407799
git clone --depth 1 --no-tags https://github.com/shaswat2428/AHB-BUS-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544349356
git clone --depth 1 --no-tags https://github.com/lindaazhao/ECE253-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551720010
git clone --depth 1 --no-tags https://github.com/BhavikJoshi/RISC-V-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555217561
git clone --depth 1 --no-tags https://github.com/arquitectura-de-computadores-1/ASIP_alpha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557214169
git clone --depth 1 --no-tags https://github.com/123orrin/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556083965
git clone --depth 1 --no-tags https://github.com/Conquerix/dlx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558318286
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/OSVVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551017367
git clone --depth 1 --no-tags https://github.com/FETup/LLC_Cache_Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561897403
git clone --depth 1 --no-tags https://github.com/RehanQasim-dev/RISC-V-Single-Cycle-Non-pipelined-Processor-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548225103
git clone --depth 1 --no-tags https://github.com/tvd0405/SVA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548390353
git clone --depth 1 --no-tags https://github.com/Marwa2019uet/Risc_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563011729
