{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686276405088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686276405088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:06:45 2023 " "Processing started: Thu Jun 08 19:06:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686276405088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276405088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276405088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686276405264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686276405264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile16x16a.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile16x16a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile16x16a " "Found entity 1: regfile16x16a" {  } { { "regfile16x16a.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/regfile16x16a.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408815 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile16x16a_tb " "Found entity 2: regfile16x16a_tb" {  } { { "regfile16x16a.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/regfile16x16a.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 Project.sv(5) " "Verilog HDL Declaration information at Project.sv(5): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.sv 1 1 " "Found 1 design units, including 1 entities, in source file project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/PC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408817 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_tb " "Found entity 2: PC_tb" {  } { { "PC.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/PC.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_2to1 " "Found entity 1: Mux_16w_2to1" {  } { { "Mux_16w_2to1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408818 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_2to1_tb " "Found entity 2: Mux_16w_2to1_tb" {  } { { "Mux_16w_2to1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_2to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/IR.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408818 ""} { "Info" "ISGN_ENTITY_NAME" "2 IR_tb " "Found entity 2: IR_tb" {  } { { "IR.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/IR.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408819 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_tb " "Found entity 2: FSM_tb" {  } { { "FSM.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/FSM.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408820 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_tb " "Found entity 2: Datapath_tb" {  } { { "Datapath.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408821 ""} { "Info" "ISGN_ENTITY_NAME" "2 Controller_tb " "Found entity 2: Controller_tb" {  } { { "Controller.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Controller.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408821 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ALU.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "KeyFilter.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/KeyFilter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsyncreg.sv 2 2 " "Found 2 design units, including 2 entities, in source file buttonsyncreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSyncReg " "Found entity 1: ButtonSyncReg" {  } { { "ButtonSyncReg.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ButtonSyncReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408822 ""} { "Info" "ISGN_ENTITY_NAME" "2 ButtonSyncReg_tb " "Found entity 2: ButtonSyncReg_tb" {  } { { "ButtonSyncReg.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/ButtonSyncReg.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_8_to_1 " "Found entity 1: Mux_16w_8_to_1" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408827 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_8_to_1_tb " "Found entity 2: Mux_16w_8_to_1_tb" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Mux_16w_8_to_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686276408846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSyncReg ButtonSyncReg:button " "Elaborating entity \"ButtonSyncReg\" for hierarchy \"ButtonSyncReg:button\"" {  } { { "Project.sv" "button" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:Filter " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:Filter\"" {  } { { "Project.sv" "Filter" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:process " "Elaborating entity \"Processor\" for hierarchy \"Processor:process\"" {  } { { "Project.sv" "process" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Processor:process\|Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Processor:process\|Controller:controller\"" {  } { { "Processor.sv" "controller" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory Processor:process\|Controller:controller\|InstMemory:ROM " "Elaborating entity \"InstMemory\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\"" {  } { { "Controller.sv" "ROM" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\"" {  } { { "InstMemory.v" "altsyncram_component" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file A.mif " "Parameter \"init_file\" = \"A.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276408928 ""}  } { { "InstMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/InstMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686276408928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agb1 " "Found entity 1: altsyncram_agb1" {  } { { "db/altsyncram_agb1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_agb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agb1 Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated " "Elaborating entity \"altsyncram_agb1\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4uc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4uc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4uc2 " "Found entity 1: altsyncram_4uc2" {  } { { "db/altsyncram_4uc2.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_4uc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276408988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276408988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4uc2 Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|altsyncram_4uc2:altsyncram1 " "Elaborating entity \"altsyncram_4uc2\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|altsyncram_4uc2:altsyncram1\"" {  } { { "db/altsyncram_agb1.tdf" "altsyncram1" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_agb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276408988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_agb1.tdf" "mgl_prim2" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_agb1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_agb1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_agb1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229869908 " "Parameter \"NODE_NAME\" = \"1229869908\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409600 ""}  } { { "db/altsyncram_agb1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_agb1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686276409600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Processor:process\|Controller:controller\|InstMemory:ROM\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:process\|Controller:controller\|IR:instrucReg " "Elaborating entity \"IR\" for hierarchy \"Processor:process\|Controller:controller\|IR:instrucReg\"" {  } { { "Controller.sv" "instrucReg" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Processor:process\|Controller:controller\|FSM:stateMachine " "Elaborating entity \"FSM\" for hierarchy \"Processor:process\|Controller:controller\|FSM:stateMachine\"" {  } { { "Controller.sv" "stateMachine" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Controller.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:process\|Controller:controller\|PC:counter " "Elaborating entity \"PC\" for hierarchy \"Processor:process\|Controller:controller\|PC:counter\"" {  } { { "Controller.sv" "counter" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Controller.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Processor:process\|Datapath:datapath " "Elaborating entity \"Datapath\" for hierarchy \"Processor:process\|Datapath:datapath\"" {  } { { "Processor.sv" "datapath" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile16x16a Processor:process\|Datapath:datapath\|regfile16x16a:RegUnit " "Elaborating entity \"regfile16x16a\" for hierarchy \"Processor:process\|Datapath:datapath\|regfile16x16a:RegUnit\"" {  } { { "Datapath.sv" "RegUnit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Processor:process\|Datapath:datapath\|DataMemory:RAMunit " "Elaborating entity \"DataMemory\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\"" {  } { { "Datapath.sv" "RAMunit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "altsyncram_component" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D.mif " "Parameter \"init_file\" = \"D.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409816 ""}  } { { "DataMemory.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/DataMemory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686276409816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hi1 " "Found entity 1: altsyncram_6hi1" {  } { { "db/altsyncram_6hi1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_6hi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276409837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276409837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6hi1 Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated " "Elaborating entity \"altsyncram_6hi1\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po82 " "Found entity 1: altsyncram_po82" {  } { { "db/altsyncram_po82.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_po82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276409862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276409862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po82 Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|altsyncram_po82:altsyncram1 " "Elaborating entity \"altsyncram_po82\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|altsyncram_po82:altsyncram1\"" {  } { { "db/altsyncram_6hi1.tdf" "altsyncram1" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_6hi1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6hi1.tdf" "mgl_prim2" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_6hi1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6hi1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_6hi1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:process\|Datapath:datapath\|DataMemory:RAMunit\|altsyncram:altsyncram_component\|altsyncram_6hi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686276409878 ""}  } { { "db/altsyncram_6hi1.tdf" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/altsyncram_6hi1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686276409878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_2to1 Processor:process\|Datapath:datapath\|Mux_16w_2to1:MuxUnit " "Elaborating entity \"Mux_16w_2to1\" for hierarchy \"Processor:process\|Datapath:datapath\|Mux_16w_2to1:MuxUnit\"" {  } { { "Datapath.sv" "MuxUnit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:process\|Datapath:datapath\|ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"Processor:process\|Datapath:datapath\|ALU:ALUunit\"" {  } { { "Datapath.sv" "ALUunit" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_8_to_1 Mux_16w_8_to_1:multiplexer " "Elaborating entity \"Mux_16w_8_to_1\" for hierarchy \"Mux_16w_8_to_1:multiplexer\"" {  } { { "Project.sv" "multiplexer" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.sv 1 1 " "Using design file decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276409889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686276409889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:hex0 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:hex0\"" {  } { { "Project.sv" "hex0" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/Project.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276409889 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686276410030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.08.19:06:51 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2023.06.08.19:06:51 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276411324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276412386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276412429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276413476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276413517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276413560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276413617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276413626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276413626 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686276414294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276414404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276414404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276414447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276414447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276414454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276414454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276414478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276414478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276414518 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276414518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276414518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686276414545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276414545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276415923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686276416466 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686276416517 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686276416517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276416582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/Steven/Documents/GitHub/TCES330_Project/Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276416840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686276417301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686276417301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1518 " "Implemented 1518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686276417466 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686276417466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1414 " "Implemented 1414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686276417466 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686276417466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686276417466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686276417476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:06:57 2023 " "Processing ended: Thu Jun 08 19:06:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686276417476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686276417476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686276417476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686276417476 ""}
