include "Verilog/v.grm"
redefine module
      [module_declaration] '; [NL]
      [repeat statement ignored] [NL]
      'endmodule [NL]
    | [macro_statement]
end define

redefine module_declaration
    'module [id] '( [list part_module_declaration ordered] ') 
end define
