Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Aug  8 14:15:33 2022
| Host         : VSOLIDUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7k325t-fbg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[0]/Q (HIGH)

 There are 52554 register/latch pins with no clock driven by root clock pin: clk_125MHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 156108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 80 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2978 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.270       -0.270                      1                10275        0.037        0.000                      0                10275        0.000        0.000                       0                  4555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk_pcie_clk_p  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0       {0.000 5.000}        10.000          100.000         
  clk_125mhz        {0.000 4.000}        8.000           125.000         
  clk_250mhz        {0.000 2.000}        4.000           250.000         
  mmcm_fb           {0.000 5.000}        10.000          100.000         
  userclk1          {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pcie_clk_p        9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    84  
txoutclk_x0y0                                                                                                                                                         3.000        0.000                       0                     3  
  clk_125mhz              1.545        0.000                      0                 8339        0.079        0.000                      0                 8339        2.286        0.000                       0                  3781  
  clk_250mhz             -0.144       -0.144                      1                 6467        0.296        0.000                      0                 6467        0.000        0.000                       0                  2988  
  mmcm_fb                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                0.795        0.000                      0                 1844        0.037        0.000                      0                 1844        0.000        0.000                       0                   683  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_250mhz    clk_125mhz          0.264        0.000                      0                 6502        0.038        0.000                      0                 6502  
clk_125mhz    clk_250mhz         -0.270       -0.270                      1                 6477        0.038        0.000                      0                 6477  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  userclk1           userclk1                 1.961        0.000                      0                   35        0.306        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pcie_clk_p
  To Clock:  sys_clk_pcie_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.278     4.609    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y231       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y231       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.609 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.609    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X138Y231       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.140    13.471    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y231       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.138    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X138Y231       FDRE (Setup_fdre_C_D)        0.064    14.638    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    4.605ns
    Clock Pessimism Removal (CPR):    1.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.274     4.605    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y228       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y228       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.605 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.605    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X138Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.137    13.468    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.137    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X138Y228       FDRE (Setup_fdre_C_D)        0.064    14.634    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 13.467 - 10.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    1.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.273     4.604    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y222       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y222       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.604 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.604    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X138Y222       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.136    13.467    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y222       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.137    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X138Y222       FDRE (Setup_fdre_C_D)        0.064    14.633    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 13.466 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    1.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.271     4.602    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y223       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y223       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.602 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.602    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X138Y223       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.135    13.466    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y223       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.136    14.602    
                         clock uncertainty           -0.035    14.567    
    SLICE_X138Y223       FDRE (Setup_fdre_C_D)        0.064    14.631    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 13.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.281     4.612    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y215       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y215       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.612 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.612    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X134Y215       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.142    13.473    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y215       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.139    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X134Y215       FDRE (Setup_fdre_C_D)        0.064    14.641    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.280     4.611    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y216       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y216       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.611 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.611    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X134Y216       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.141    13.472    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y216       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.139    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X134Y216       FDRE (Setup_fdre_C_D)        0.064    14.640    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 13.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    1.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.289     4.620    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y205       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y205       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.620 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.620    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X138Y205       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.149    13.480    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y205       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.140    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X138Y205       FDRE (Setup_fdre_C_D)        0.064    14.649    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 13.479 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    1.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.289     4.620    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y204       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y204       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.620 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.620    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X134Y204       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.148    13.479    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y204       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.141    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X134Y204       FDRE (Setup_fdre_C_D)        0.064    14.649    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.493 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.293     4.624    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y183       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.624 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.624    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y183       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.162    13.493    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.131    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X142Y183       FDRE (Setup_fdre_C_D)        0.064    14.653    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pcie_clk_p rise@10.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.493 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.883     3.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.293     4.624    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y183       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y183       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.624 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.624    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X138Y183       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                     10.000    10.000 r  
    L8                                                0.000    10.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.830    12.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.162    13.493    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y183       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.131    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X138Y183       FDRE (Setup_fdre_C_D)        0.064    14.653    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.565     1.377    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y228       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y228       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.648 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.648    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X138Y228       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.769     1.913    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y228       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.536     1.377    
    SLICE_X138Y228       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.476    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.575     1.387    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y205       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y205       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.658 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.658    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X138Y205       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.781     1.925    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y205       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.538     1.387    
    SLICE_X138Y205       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.486    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.585     1.397    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y169       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y169       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.668 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.668    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X138Y169       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.784     1.928    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y169       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.531     1.397    
    SLICE_X138Y169       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.496    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.564     1.376    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y222       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y222       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.647 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.647    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X138Y222       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.768     1.912    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y222       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.536     1.376    
    SLICE_X138Y222       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.475    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.563     1.375    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y223       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y223       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.646 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.646    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X138Y223       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.766     1.910    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y223       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.535     1.375    
    SLICE_X138Y223       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.474    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.571     1.383    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y215       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y215       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.654 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.654    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X134Y215       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.774     1.918    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y215       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.535     1.383    
    SLICE_X134Y215       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.482    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.570     1.382    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y216       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y216       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.653 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.653    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X134Y216       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.773     1.917    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y216       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.535     1.382    
    SLICE_X134Y216       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.481    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.575     1.387    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y204       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y204       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.658 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.658    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X134Y204       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.780     1.924    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X134Y204       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.537     1.387    
    SLICE_X134Y204       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.486    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.593     1.405    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X136Y194       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.676 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.676    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X136Y194       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.794     1.938    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X136Y194       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.533     1.405    
    SLICE_X136Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.504    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pcie_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pcie_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pcie_clk_p rise@0.000ns - sys_clk_pcie_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.345     0.786    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.593     1.405    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y194       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.676 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.676    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X138Y194       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pcie_clk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  sys_clk_pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pcie_clk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sys_clk_pcie_clk_inst/O
                         net (fo=11, routed)          0.382     1.114    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.794     1.938    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y194       SRLC32E                                      r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.533     1.405    
    SLICE_X138Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.504    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pcie_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_pcie_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y2  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y1  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y0  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y3  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y183      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y183      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y183      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y183      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y183      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y183      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y183      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y228      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y228      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y228      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y228      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y228      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y228      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y231      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y231      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y231      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y231      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y231      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y231      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X138Y231      pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y7  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17      pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 pcie_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz fall@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.266ns (32.464%)  route 0.553ns (67.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 7.607 - 4.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.229     5.260    pcie_support_i/pipe_clock_i/pclk_sel_reg_0
    SLICE_X80Y196        FDRE                                         r  pcie_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223     5.483 f  pcie_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           0.277     5.760    pcie_support_i/pipe_clock_i/pclk_sel
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     5.803 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_i_1/O
                         net (fo=1, routed)           0.276     6.079    pcie_support_i/pipe_clock_i/S00
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 f  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 f  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.252 f  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
                         clock pessimism              0.221     7.828    
                         clock uncertainty           -0.071     7.757    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.132     7.625    pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.204ns (4.964%)  route 3.906ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         3.906     9.432    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X144Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.167    12.857    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/C
                         clock pessimism              0.341    13.198    
                         clock uncertainty           -0.071    13.127    
    SLICE_X144Y150       FDRE (Setup_fdre_C_R)       -0.387    12.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.204ns (4.964%)  route 3.906ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         3.906     9.432    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X144Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.167    12.857    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]/C
                         clock pessimism              0.341    13.198    
                         clock uncertainty           -0.071    13.127    
    SLICE_X144Y150       FDRE (Setup_fdre_C_R)       -0.387    12.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.204ns (4.964%)  route 3.906ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         3.906     9.432    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X144Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.167    12.857    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism              0.341    13.198    
                         clock uncertainty           -0.071    13.127    
    SLICE_X144Y150       FDRE (Setup_fdre_C_R)       -0.387    12.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.204ns (4.966%)  route 3.904ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         3.904     9.430    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.167    12.857    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/C
                         clock pessimism              0.341    13.198    
                         clock uncertainty           -0.071    13.127    
    SLICE_X145Y150       FDRE (Setup_fdre_C_R)       -0.387    12.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.204ns (4.966%)  route 3.904ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         3.904     9.430    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.167    12.857    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism              0.341    13.198    
                         clock uncertainty           -0.071    13.127    
    SLICE_X145Y150       FDRE (Setup_fdre_C_R)       -0.387    12.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.204ns (4.966%)  route 3.904ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         3.904     9.430    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.167    12.857    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C
                         clock pessimism              0.341    13.198    
                         clock uncertainty           -0.071    13.127    
    SLICE_X145Y150       FDRE (Setup_fdre_C_R)       -0.387    12.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.204ns (4.966%)  route 3.904ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         3.904     9.430    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.167    12.857    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y150       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism              0.341    13.198    
                         clock uncertainty           -0.071    13.127    
    SLICE_X145Y150       FDRE (Setup_fdre_C_R)       -0.387    12.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.204ns (4.710%)  route 4.127ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         4.127     9.653    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X150Y149       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.393    13.083    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X150Y149       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism              0.341    13.424    
                         clock uncertainty           -0.071    13.353    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.387    12.966    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.204ns (4.710%)  route 4.127ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.291     5.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X144Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y206       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=780, routed)         4.127     9.653    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X150Y149       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         1.393    13.083    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X150Y149       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[7]/C
                         clock pessimism              0.341    13.424    
                         clock uncertainty           -0.071    13.353    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.387    12.966    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  3.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.138%)  route 0.226ns (63.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.578     2.204    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y200       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y200       FDRE (Prop_fdre_C_Q)         0.100     2.304 f  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/Q
                         net (fo=38, routed)          0.226     2.530    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/Q[0]
    SLICE_X140Y198       LUT6 (Prop_lut6_I0_O)        0.028     2.558 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.558    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[3]_i_1__2_n_0
    SLICE_X140Y198       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.793     2.740    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X140Y198       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/C
                         clock pessimism             -0.321     2.419    
    SLICE_X140Y198       FDRE (Hold_fdre_C_D)         0.060     2.479    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.814%)  route 0.229ns (64.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.592     2.218    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X140Y198       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y198       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/Q
                         net (fo=26, routed)          0.229     2.547    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]
    SLICE_X145Y202       LUT6 (Prop_lut6_I0_O)        0.028     2.575 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.575    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg[0]
    SLICE_X145Y202       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.784     2.731    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y202       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C
                         clock pessimism             -0.321     2.410    
    SLICE_X145Y202       FDRE (Hold_fdre_C_D)         0.060     2.470    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.675     2.301    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X147Y149       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.100     2.401 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.456    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1[5]
    SLICE_X147Y149       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.896     2.843    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X147Y149       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/C
                         clock pessimism             -0.542     2.301    
    SLICE_X147Y149       FDRE (Hold_fdre_C_D)         0.049     2.350    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.567     2.193    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y228       FDRE (Prop_fdre_C_Q)         0.100     2.293 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     2.348    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1[7]
    SLICE_X145Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.771     2.718    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.525     2.193    
    SLICE_X145Y228       FDRE (Hold_fdre_C_D)         0.049     2.242    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.589     2.215    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X139Y189       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y189       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.370    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1[4]
    SLICE_X139Y189       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.790     2.737    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X139Y189       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.522     2.215    
    SLICE_X139Y189       FDRE (Hold_fdre_C_D)         0.047     2.262    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.575     2.201    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y239       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y239       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.356    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1[1]
    SLICE_X137Y239       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.781     2.728    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y239       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/C
                         clock pessimism             -0.527     2.201    
    SLICE_X137Y239       FDRE (Hold_fdre_C_D)         0.047     2.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.574     2.200    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y237       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y237       FDRE (Prop_fdre_C_Q)         0.100     2.300 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.355    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1
    SLICE_X137Y237       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.779     2.726    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y237       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.526     2.200    
    SLICE_X137Y237       FDRE (Hold_fdre_C_D)         0.047     2.247    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.565     2.191    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y226       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y226       FDRE (Prop_fdre_C_Q)         0.100     2.291 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.346    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X141Y226       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.768     2.715    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y226       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.524     2.191    
    SLICE_X141Y226       FDRE (Hold_fdre_C_D)         0.047     2.238    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.573     2.199    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y213       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y213       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.354    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1[1]
    SLICE_X141Y213       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.778     2.725    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y213       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/C
                         clock pessimism             -0.526     2.199    
    SLICE_X141Y213       FDRE (Hold_fdre_C_D)         0.047     2.246    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.575     2.201    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y210       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y210       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.356    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X141Y210       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=792, routed)         0.781     2.728    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y210       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.527     2.201    
    SLICE_X141Y210       FDRE (Hold_fdre_C_D)         0.047     2.248    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y2  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y7  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y1   pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y6  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y5  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y4  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y3  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :            1  Failing Endpoint ,  Worst Slack       -0.144ns,  Total Violation       -0.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 pcie_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz fall@2.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.223ns (43.305%)  route 0.292ns (56.695%))
  Logic Levels:           0  
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 5.607 - 2.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.229     5.260    pcie_support_i/pipe_clock_i/pclk_sel_reg_0
    SLICE_X80Y196        FDRE                                         r  pcie_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223     5.483 r  pcie_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           0.292     5.775    pcie_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 f  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.912 f  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.252 f  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     5.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
                         clock pessimism              0.221     5.828    
                         clock uncertainty           -0.065     5.763    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.132     5.631    pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          5.631    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.902ns (30.110%)  route 2.094ns (69.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.094     8.490    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     9.001    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.902ns (30.212%)  route 2.084ns (69.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.084     8.480    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.993    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.902ns (30.756%)  route 2.031ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 9.023 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.031     8.427    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.333     9.023    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.364    
                         clock uncertainty           -0.065     9.300    
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.997    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.902ns (30.935%)  route 2.014ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.014     8.410    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     9.001    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.902ns (30.961%)  route 2.011ns (69.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.011     8.408    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     9.001    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.902ns (31.078%)  route 2.000ns (68.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.000     8.397    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     9.001    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.902ns (31.644%)  route 1.948ns (68.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           1.948     8.345    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.993    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.902ns (31.903%)  route 1.925ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           1.925     8.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.993    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.902ns (32.232%)  route 1.896ns (67.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           1.896     8.293    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     8.993    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.597 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.597    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.519     2.205    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.096     2.301    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.600 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.600    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.519     2.205    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.096     2.301    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.155ns (39.806%)  route 0.234ns (60.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.575     2.201    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X127Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDRE (Prop_fdre_C_Q)         0.091     2.292 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/Q
                         net (fo=3, routed)           0.234     2.526    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2[3]
    SLICE_X131Y176       LUT6 (Prop_lut6_I5_O)        0.064     2.590 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[16]_i_1__6/O
                         net (fo=1, routed)           0.000     2.590    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[16]_i_1__6_n_0
    SLICE_X131Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.773     2.720    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X131Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/C
                         clock pessimism             -0.489     2.231    
    SLICE_X131Y176       FDRE (Hold_fdre_C_D)         0.060     2.291    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.592 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.592    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.519     2.205    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.292    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.155ns (37.472%)  route 0.259ns (62.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.573     2.199    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X135Y215       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y215       FDRE (Prop_fdre_C_Q)         0.091     2.290 f  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.259     2.549    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X136Y220       LUT5 (Prop_lut5_I3_O)        0.064     2.613 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gt_rx_phy_status_q_i_1__0/O
                         net (fo=1, routed)           0.000     2.613    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X136Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.772     2.719    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X136Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.494     2.225    
    SLICE_X136Y220       FDRE (Hold_fdre_C_D)         0.087     2.312    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.157ns (39.837%)  route 0.237ns (60.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.576     2.202    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X140Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y207       FDRE (Prop_fdre_C_Q)         0.091     2.293 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/Q
                         net (fo=3, routed)           0.237     2.530    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2
    SLICE_X139Y207       LUT4 (Prop_lut4_I3_O)        0.066     2.596 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.000     2.596    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm[4]_i_1_n_0
    SLICE_X139Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.782     2.729    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X139Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.494     2.235    
    SLICE_X139Y207       FDRE (Hold_fdre_C_D)         0.060     2.295    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.595 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.595    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.519     2.205    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.292    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.596 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.596    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.519     2.205    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.292    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.626%)  route 0.239ns (60.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.567     2.193    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X139Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y228       FDRE (Prop_fdre_C_Q)         0.091     2.284 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/Q
                         net (fo=3, routed)           0.239     2.523    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[24]
    SLICE_X140Y220       LUT3 (Prop_lut3_I2_O)        0.066     2.589 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[18]_i_1/O
                         net (fo=1, routed)           0.000     2.589    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[18]_i_1_n_0
    SLICE_X140Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.772     2.719    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X140Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/C
                         clock pessimism             -0.494     2.225    
    SLICE_X140Y220       FDRE (Hold_fdre_C_D)         0.060     2.285    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.130%)  route 0.297ns (69.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.577     2.203    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X139Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/Q
                         net (fo=27, routed)          0.297     2.600    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/fsm_tx[2]
    SLICE_X142Y246       LUT6 (Prop_lut6_I1_O)        0.028     2.628 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1/O
                         net (fo=1, routed)           0.000     2.628    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1_n_0
    SLICE_X142Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.783     2.730    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism             -0.494     2.236    
    SLICE_X142Y246       FDRE (Hold_fdre_C_D)         0.087     2.323    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X0Y0           pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y2  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y2  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y2  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y2  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3     pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X130Y179      pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  pcie_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  pcie_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  pcie_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  pcie_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_tx_tdata_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.843ns (64.533%)  route 1.013ns (35.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 8.856 - 4.000 ) 
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.498     5.529    dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y27         RAMB36E1                                     r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      1.800     7.329 r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           1.013     8.341    app/pcie_bars_dma_compoent/doutb[21]
    SLICE_X133Y150       LUT6 (Prop_lut6_I0_O)        0.043     8.384 r  app/pcie_bars_dma_compoent/dma_tx_tdata[45]_i_1/O
                         net (fo=1, routed)           0.000     8.384    app/pcie_bars_dma_compoent/dma_tx_tdata[45]_i_1_n_0
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.166     8.856    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[45]/C
                         clock pessimism              0.354     9.210    
                         clock uncertainty           -0.065     9.145    
    SLICE_X133Y150       FDRE (Setup_fdre_C_D)        0.034     9.179    app/pcie_bars_dma_compoent/dma_tx_tdata_reg[45]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_tx_tdata_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 1.843ns (64.739%)  route 1.004ns (35.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 8.856 - 4.000 ) 
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.498     5.529    dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y27         RAMB36E1                                     r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     7.329 r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.004     8.332    app/pcie_bars_dma_compoent/doutb[5]
    SLICE_X133Y150       LUT6 (Prop_lut6_I0_O)        0.043     8.375 r  app/pcie_bars_dma_compoent/dma_tx_tdata[61]_i_1/O
                         net (fo=1, routed)           0.000     8.375    app/pcie_bars_dma_compoent/dma_tx_tdata[61]_i_1_n_0
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.166     8.856    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[61]/C
                         clock pessimism              0.354     9.210    
                         clock uncertainty           -0.065     9.145    
    SLICE_X133Y150       FDRE (Setup_fdre_C_D)        0.034     9.179    app/pcie_bars_dma_compoent/dma_tx_tdata_reg[61]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_tx_tdata_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.843ns (67.606%)  route 0.883ns (32.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.503     5.534    app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y29         RAMB36E1                                     r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     7.334 r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[14]
                         net (fo=2, routed)           0.883     8.217    app/pcie_bars_dma_compoent/bar2_dout[14]
    SLICE_X137Y151       LUT6 (Prop_lut6_I2_O)        0.043     8.260 r  app/pcie_bars_dma_compoent/bars_tx_tdata[46]_i_1/O
                         net (fo=1, routed)           0.000     8.260    app/pcie_bars_dma_compoent/bars_tx_tdata[46]_i_1_n_0
    SLICE_X137Y151       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X137Y151       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[46]/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X137Y151       FDRE (Setup_fdre_C_D)        0.034     9.180    app/pcie_bars_dma_compoent/bars_tx_tdata_reg[46]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_tx_tdata_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.843ns (67.703%)  route 0.879ns (32.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 8.856 - 4.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.503     5.534    app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y29         RAMB36E1                                     r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      1.800     7.334 r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[15]
                         net (fo=2, routed)           0.879     8.213    app/pcie_bars_dma_compoent/bar2_dout[15]
    SLICE_X134Y150       LUT6 (Prop_lut6_I4_O)        0.043     8.256 r  app/pcie_bars_dma_compoent/bars_tx_tdata[47]_i_1/O
                         net (fo=1, routed)           0.000     8.256    app/pcie_bars_dma_compoent/bars_tx_tdata[47]_i_1_n_0
    SLICE_X134Y150       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.166     8.856    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X134Y150       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[47]/C
                         clock pessimism              0.354     9.210    
                         clock uncertainty           -0.065     9.145    
    SLICE_X134Y150       FDRE (Setup_fdre_C_D)        0.065     9.210    app/pcie_bars_dma_compoent/bars_tx_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_tx_tdata_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.843ns (68.546%)  route 0.846ns (31.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 8.856 - 4.000 ) 
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.498     5.529    dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y27         RAMB36E1                                     r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     7.329 r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           0.846     8.174    app/pcie_bars_dma_compoent/doutb[15]
    SLICE_X133Y150       LUT6 (Prop_lut6_I0_O)        0.043     8.217 r  app/pcie_bars_dma_compoent/dma_tx_tdata[55]_i_1/O
                         net (fo=1, routed)           0.000     8.217    app/pcie_bars_dma_compoent/dma_tx_tdata[55]_i_1_n_0
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.166     8.856    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[55]/C
                         clock pessimism              0.354     9.210    
                         clock uncertainty           -0.065     9.145    
    SLICE_X133Y150       FDRE (Setup_fdre_C_D)        0.034     9.179    app/pcie_bars_dma_compoent/dma_tx_tdata_reg[55]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_tx_tdata_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.843ns (67.959%)  route 0.869ns (32.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.503     5.534    app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y29         RAMB36E1                                     r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      1.800     7.334 r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[31]
                         net (fo=2, routed)           0.869     8.202    app/pcie_bars_dma_compoent/bar2_dout[31]
    SLICE_X136Y153       LUT6 (Prop_lut6_I0_O)        0.043     8.245 r  app/pcie_bars_dma_compoent/bars_tx_tdata[63]_i_2/O
                         net (fo=1, routed)           0.000     8.245    app/pcie_bars_dma_compoent/bars_tx_tdata[63]_i_2_n_0
    SLICE_X136Y153       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X136Y153       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[63]/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X136Y153       FDRE (Setup_fdre_C_D)        0.066     9.212    app/pcie_bars_dma_compoent/bars_tx_tdata_reg[63]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_tx_tdata_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.843ns (63.269%)  route 1.070ns (36.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 9.025 - 4.000 ) 
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.498     5.529    dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y27         RAMB36E1                                     r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     7.329 r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.070     8.399    app/pcie_bars_dma_compoent/doutb[2]
    SLICE_X131Y145       LUT6 (Prop_lut6_I0_O)        0.043     8.442 r  app/pcie_bars_dma_compoent/dma_tx_tdata[58]_i_1/O
                         net (fo=1, routed)           0.000     8.442    app/pcie_bars_dma_compoent/dma_tx_tdata[58]_i_1_n_0
    SLICE_X131Y145       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.335     9.025    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X131Y145       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[58]/C
                         clock pessimism              0.429     9.454    
                         clock uncertainty           -0.065     9.389    
    SLICE_X131Y145       FDRE (Setup_fdre_C_D)        0.034     9.423    app/pcie_bars_dma_compoent/dma_tx_tdata_reg[58]
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_tx_tdata_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.843ns (69.222%)  route 0.819ns (30.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 8.856 - 4.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.503     5.534    app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y29         RAMB36E1                                     r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      1.800     7.334 r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[7]
                         net (fo=1, routed)           0.819     8.153    app/pcie_bars_dma_compoent/bar2_dout[7]
    SLICE_X134Y151       LUT5 (Prop_lut5_I0_O)        0.043     8.196 r  app/pcie_bars_dma_compoent/bars_tx_tdata[39]_i_1/O
                         net (fo=1, routed)           0.000     8.196    app/pcie_bars_dma_compoent/bars_tx_tdata[39]_i_1_n_0
    SLICE_X134Y151       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.166     8.856    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X134Y151       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[39]/C
                         clock pessimism              0.354     9.210    
                         clock uncertainty           -0.065     9.145    
    SLICE_X134Y151       FDRE (Setup_fdre_C_D)        0.064     9.209    app/pcie_bars_dma_compoent/bars_tx_tdata_reg[39]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_tx_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 1.843ns (65.036%)  route 0.991ns (34.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 9.029 - 4.000 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.501     5.532    dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y28         RAMB36E1                                     r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800     7.332 r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=1, routed)           0.717     8.049    app/pcie_bars_dma_compoent/doutb[56]
    SLICE_X137Y144       LUT5 (Prop_lut5_I4_O)        0.043     8.092 r  app/pcie_bars_dma_compoent/dma_tx_tdata[0]_i_1/O
                         net (fo=1, routed)           0.274     8.365    app/pcie_bars_dma_compoent/dma_tx_tdata[0]_i_1_n_0
    SLICE_X137Y146       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.339     9.029    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X137Y146       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[0]/C
                         clock pessimism              0.429     9.458    
                         clock uncertainty           -0.065     9.393    
    SLICE_X137Y146       FDRE (Setup_fdre_C_D)       -0.010     9.383    app/pcie_bars_dma_compoent/dma_tx_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.383    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_tx_tdata_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.843ns (71.027%)  route 0.752ns (28.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 8.856 - 4.000 ) 
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.498     5.529    dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y27         RAMB36E1                                     r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      1.800     7.329 r  dma_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[21]
                         net (fo=1, routed)           0.752     8.080    app/pcie_bars_dma_compoent/doutb[23]
    SLICE_X133Y150       LUT6 (Prop_lut6_I0_O)        0.043     8.123 r  app/pcie_bars_dma_compoent/dma_tx_tdata[47]_i_1/O
                         net (fo=1, routed)           0.000     8.123    app/pcie_bars_dma_compoent/dma_tx_tdata[47]_i_1_n_0
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.166     8.856    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X133Y150       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[47]/C
                         clock pessimism              0.354     9.210    
                         clock uncertainty           -0.065     9.145    
    SLICE_X133Y150       FDRE (Setup_fdre_C_D)        0.033     9.178    app/pcie_bars_dma_compoent/dma_tx_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.021ns (7.479%)  route 0.260ns (92.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.587     2.213    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.234 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.260     2.493    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[2]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.816     2.763    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.457    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tuser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSTR
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.666%)  route 0.482ns (80.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.586     2.212    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X132Y163       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tuser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y163       FDRE (Prop_fdre_C_Q)         0.118     2.330 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tuser_reg[2]/Q
                         net (fo=1, routed)           0.482     2.812    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/cfg_aer_ecrc_check_en_0[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSTR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.786     2.733    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.489     2.244    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTSTR)
                                                      0.514     2.758    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.042ns (14.015%)  route 0.258ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.587     2.213    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     2.255 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.258     2.512    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.816     2.763    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.457    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 app/pcie_bars_dma_compoent/bar2_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.114%)  route 0.193ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.643     2.269    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X133Y144       FDRE                                         r  app/pcie_bars_dma_compoent/bar2_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y144       FDRE (Prop_fdre_C_Q)         0.100     2.369 r  app/pcie_bars_dma_compoent/bar2_wr_addr_reg[2]/Q
                         net (fo=1, routed)           0.193     2.562    app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X5Y29         RAMB36E1                                     r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.894     2.841    app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.528     2.313    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.496    app/pcie_bars_dma_compoent/bar2_ram_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.022ns (5.217%)  route 0.400ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.587     2.213    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[29])
                                                      0.022     2.235 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[29]
                         net (fo=1, routed)           0.400     2.634    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[11]
    RAMB36_X4Y32         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.811     2.758    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y32         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.269    
    RAMB36_X4Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.565    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/cfg_device_number_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_tx_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.146ns (36.738%)  route 0.251ns (63.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.590     2.216    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pipe_userclk2_in
    SLICE_X132Y154       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/cfg_device_number_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/cfg_device_number_d_reg[0]/Q
                         net (fo=2, routed)           0.251     2.585    app/pcie_bars_dma_compoent/cfg_device_number[0]
    SLICE_X133Y148       LUT6 (Prop_lut6_I1_O)        0.028     2.613 r  app/pcie_bars_dma_compoent/bars_tx_tdata[19]_i_1/O
                         net (fo=1, routed)           0.000     2.613    app/pcie_bars_dma_compoent/bars_tx_tdata[19]_i_1_n_0
    SLICE_X133Y148       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X133Y148       FDRE                                         r  app/pcie_bars_dma_compoent/bars_tx_tdata_reg[19]/C
                         clock pessimism             -0.329     2.483    
    SLICE_X133Y148       FDRE (Hold_fdre_C_D)         0.060     2.543    app/pcie_bars_dma_compoent/bars_tx_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/cfg_bus_number_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_tx_tdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.379%)  route 0.279ns (65.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.590     2.216    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pipe_userclk2_in
    SLICE_X132Y154       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/cfg_bus_number_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y154       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/cfg_bus_number_d_reg[7]/Q
                         net (fo=2, routed)           0.279     2.613    app/pcie_bars_dma_compoent/cfg_bus_number[7]
    SLICE_X134Y148       LUT6 (Prop_lut6_I1_O)        0.028     2.641 r  app/pcie_bars_dma_compoent/dma_tx_tdata[31]_i_1/O
                         net (fo=1, routed)           0.000     2.641    app/pcie_bars_dma_compoent/dma_tx_tdata[31]_i_1_n_0
    SLICE_X134Y148       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X134Y148       FDRE                                         r  app/pcie_bars_dma_compoent/dma_tx_tdata_reg[31]/C
                         clock pessimism             -0.329     2.483    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.570    app/pcie_bars_dma_compoent/dma_tx_tdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.031ns (7.403%)  route 0.388ns (92.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.587     2.213    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[7])
                                                      0.031     2.244 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[7]
                         net (fo=1, routed)           0.388     2.631    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/wdata[7]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.807     2.754    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.265    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.561    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.036ns (8.553%)  route 0.385ns (91.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.587     2.213    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[65])
                                                      0.036     2.249 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[65]
                         net (fo=1, routed)           0.385     2.634    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_1[11]
    RAMB36_X5Y35         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.809     2.756    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X5Y35         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X5Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.563    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.040ns (9.336%)  route 0.388ns (90.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.587     2.213    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[43])
                                                      0.040     2.253 r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[43]
                         net (fo=1, routed)           0.388     2.641    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/wdata[7]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.815     2.762    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.273    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.569    pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000         4.000       2.000      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y33     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y33     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y32     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y32     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y31     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y31     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y30     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y30     pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X132Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X132Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X132Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X132Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X130Y147   app/pcie_bars_dma_compoent/req_requester_id_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X130Y147   app/pcie_bars_dma_compoent/req_tag_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X130Y147   app/pcie_bars_dma_compoent/req_tag_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X131Y144   pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X130Y149   pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_reg[39]/C
Low Pulse Width   Slow    FDRE/C              n/a                0.400         2.000       1.600      SLICE_X130Y149   pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_reg[40]/C
High Pulse Width  Slow    FDCE/C              n/a                0.350         2.000       1.650      SLICE_X139Y147   app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a                0.350         2.000       1.650      SLICE_X140Y144   app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a                0.350         2.000       1.650      SLICE_X140Y145   app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a                0.350         2.000       1.650      SLICE_X140Y145   app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X137Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X137Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X136Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X136Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X136Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a                0.350         2.000       1.650      SLICE_X135Y142   app/pcie_bars_dma_compoent/bar0_data_buffer_reg[2]/C
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.456       0.104      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.450       0.110      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.445       0.195      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.439       0.201      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X0Y0        pcie_support_i/PCIe_IP_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.996ns  (logic 0.902ns (30.110%)  route 2.094ns (69.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.094    12.490    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337    13.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303    12.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.986ns  (logic 0.902ns (30.212%)  route 2.084ns (69.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.084    12.480    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329    13.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303    12.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.933ns  (logic 0.902ns (30.756%)  route 2.031ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 13.023 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.031    12.427    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.333    13.023    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.244    
                         clock uncertainty           -0.191    13.053    
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303    12.750    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.916ns  (logic 0.902ns (30.935%)  route 2.014ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.014    12.410    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337    13.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303    12.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.913ns  (logic 0.902ns (30.961%)  route 2.011ns (69.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.011    12.408    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337    13.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    12.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.902ns  (logic 0.902ns (31.078%)  route 2.000ns (68.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.000    12.397    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337    13.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303    12.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.850ns  (logic 0.902ns (31.644%)  route 1.948ns (68.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           1.948    12.345    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329    13.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303    12.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.827ns  (logic 0.902ns (31.903%)  route 1.925ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           1.925    12.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329    13.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    12.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.798ns  (logic 0.902ns (32.232%)  route 1.896ns (67.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     9.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902    10.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           1.896    12.293    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329    13.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303    12.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.899ns  (logic 0.266ns (9.174%)  route 2.633ns (90.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 9.321 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.290     9.321    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X139Y206       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y206       FDRE (Prop_fdre_C_Q)         0.223     9.544 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_2/Q
                         net (fo=227, routed)         2.231    11.775    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_2_alias
    SLICE_X141Y246       LUT4 (Prop_lut4_I0_O)        0.043    11.818 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1/O
                         net (fo=15, routed)          0.402    12.220    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0
    SLICE_X140Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.151    12.841    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X140Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[10]/C
                         clock pessimism              0.314    13.155    
                         clock uncertainty           -0.191    12.964    
    SLICE_X140Y246       FDRE (Setup_fdre_C_CE)      -0.201    12.763    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[10]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.597 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.597    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.096     2.559    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.600 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.600    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.096     2.559    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.155ns (39.806%)  route 0.234ns (60.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.575     2.201    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X127Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDRE (Prop_fdre_C_Q)         0.091     2.292 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/Q
                         net (fo=3, routed)           0.234     2.526    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2[3]
    SLICE_X131Y176       LUT6 (Prop_lut6_I5_O)        0.064     2.590 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[16]_i_1__6/O
                         net (fo=1, routed)           0.000     2.590    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[16]_i_1__6_n_0
    SLICE_X131Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.773     2.720    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X131Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/C
                         clock pessimism             -0.422     2.298    
                         clock uncertainty            0.191     2.489    
    SLICE_X131Y176       FDRE (Hold_fdre_C_D)         0.060     2.549    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.592 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.592    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.550    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.155ns (37.472%)  route 0.259ns (62.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.573     2.199    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X135Y215       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y215       FDRE (Prop_fdre_C_Q)         0.091     2.290 f  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.259     2.549    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X136Y220       LUT5 (Prop_lut5_I3_O)        0.064     2.613 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gt_rx_phy_status_q_i_1__0/O
                         net (fo=1, routed)           0.000     2.613    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X136Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.772     2.719    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X136Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.427     2.292    
                         clock uncertainty            0.191     2.483    
    SLICE_X136Y220       FDRE (Hold_fdre_C_D)         0.087     2.570    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.157ns (39.837%)  route 0.237ns (60.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.576     2.202    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X140Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y207       FDRE (Prop_fdre_C_Q)         0.091     2.293 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/Q
                         net (fo=3, routed)           0.237     2.530    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2
    SLICE_X139Y207       LUT4 (Prop_lut4_I3_O)        0.066     2.596 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.000     2.596    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm[4]_i_1_n_0
    SLICE_X139Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.782     2.729    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X139Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.427     2.302    
                         clock uncertainty            0.191     2.493    
    SLICE_X139Y207       FDRE (Hold_fdre_C_D)         0.060     2.553    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.595 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.595    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.550    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.596 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.596    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.550    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.626%)  route 0.239ns (60.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.567     2.193    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X139Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y228       FDRE (Prop_fdre_C_Q)         0.091     2.284 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/Q
                         net (fo=3, routed)           0.239     2.523    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[24]
    SLICE_X140Y220       LUT3 (Prop_lut3_I2_O)        0.066     2.589 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[18]_i_1/O
                         net (fo=1, routed)           0.000     2.589    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[18]_i_1_n_0
    SLICE_X140Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.772     2.719    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X140Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/C
                         clock pessimism             -0.427     2.292    
                         clock uncertainty            0.191     2.483    
    SLICE_X140Y220       FDRE (Hold_fdre_C_D)         0.060     2.543    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.130%)  route 0.297ns (69.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.577     2.203    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X139Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/Q
                         net (fo=27, routed)          0.297     2.600    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/fsm_tx[2]
    SLICE_X142Y246       LUT6 (Prop_lut6_I1_O)        0.028     2.628 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1/O
                         net (fo=1, routed)           0.000     2.628    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1_n_0
    SLICE_X142Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.783     2.730    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism             -0.427     2.303    
                         clock uncertainty            0.191     2.494    
    SLICE_X142Y246       FDRE (Hold_fdre_C_D)         0.087     2.581    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :            1  Failing Endpoint ,  Worst Slack       -0.270ns,  Total Violation       -0.270ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 pcie_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz fall@2.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.223ns (43.305%)  route 0.292ns (56.695%))
  Logic Levels:           0  
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 5.607 - 2.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.229     5.260    pcie_support_i/pipe_clock_i/pclk_sel_reg_0
    SLICE_X80Y196        FDRE                                         r  pcie_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.223     5.483 r  pcie_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           0.292     5.775    pcie_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 f  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.912 f  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.252 f  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     5.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
                         clock pessimism              0.221     5.828    
                         clock uncertainty           -0.191     5.637    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.132     5.505    pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          5.505    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.902ns (30.110%)  route 2.094ns (69.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.094     8.490    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     8.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.902ns (30.212%)  route 2.084ns (69.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.084     8.480    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.902ns (30.756%)  route 2.031ns (69.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 9.023 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.031     8.427    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.333     9.023    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.244    
                         clock uncertainty           -0.191     9.053    
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.750    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.902ns (30.935%)  route 2.014ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.014     8.410    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.902ns (30.961%)  route 2.011ns (69.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.011     8.408    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.902ns (31.078%)  route 2.000ns (68.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.000     8.397    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.337     9.027    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.754    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.902ns (31.644%)  route 1.948ns (68.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           1.948     8.345    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.902ns (31.903%)  route 1.925ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           1.925     8.322    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.902ns (32.232%)  route 1.896ns (67.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.463     5.494    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           1.896     8.293    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        1.329     9.019    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     8.746    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.597 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.597    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.096     2.559    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.600 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.600    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.096     2.559    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.155ns (39.806%)  route 0.234ns (60.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.575     2.201    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X127Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y176       FDRE (Prop_fdre_C_Q)         0.091     2.292 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/Q
                         net (fo=3, routed)           0.234     2.526    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_deemph_reg2[3]
    SLICE_X131Y176       LUT6 (Prop_lut6_I5_O)        0.064     2.590 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[16]_i_1__6/O
                         net (fo=1, routed)           0.000     2.590    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[16]_i_1__6_n_0
    SLICE_X131Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.773     2.720    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X131Y176       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]/C
                         clock pessimism             -0.422     2.298    
                         clock uncertainty            0.191     2.489    
    SLICE_X131Y176       FDRE (Hold_fdre_C_D)         0.060     2.549    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.592 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.592    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.550    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.155ns (37.472%)  route 0.259ns (62.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.573     2.199    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X135Y215       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y215       FDRE (Prop_fdre_C_Q)         0.091     2.290 f  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.259     2.549    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X136Y220       LUT5 (Prop_lut5_I3_O)        0.064     2.613 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gt_rx_phy_status_q_i_1__0/O
                         net (fo=1, routed)           0.000     2.613    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X136Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.772     2.719    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X136Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.427     2.292    
                         clock uncertainty            0.191     2.483    
    SLICE_X136Y220       FDRE (Hold_fdre_C_D)         0.087     2.570    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.157ns (39.837%)  route 0.237ns (60.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.576     2.202    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X140Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y207       FDRE (Prop_fdre_C_Q)         0.091     2.293 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2_reg/Q
                         net (fo=3, routed)           0.237     2.530    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/mmcm_lock_reg2
    SLICE_X139Y207       LUT4 (Prop_lut4_I3_O)        0.066     2.596 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.000     2.596    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm[4]_i_1_n_0
    SLICE_X139Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.782     2.729    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X139Y207       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.427     2.302    
                         clock uncertainty            0.191     2.493    
    SLICE_X139Y207       FDRE (Hold_fdre_C_D)         0.060     2.553    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.595 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.595    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.550    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.579     2.205    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       SRL16E                                       r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.596 r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.596    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.777     2.724    pcie_support_i/PCIe_IP_i/U0/inst/pipe_pclk_in
    SLICE_X130Y179       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.452     2.272    
                         clock uncertainty            0.191     2.463    
    SLICE_X130Y179       FDRE (Hold_fdre_C_D)         0.087     2.550    pcie_support_i/PCIe_IP_i/U0/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.626%)  route 0.239ns (60.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.567     2.193    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X139Y228       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y228       FDRE (Prop_fdre_C_Q)         0.091     2.284 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/Q
                         net (fo=3, routed)           0.239     2.523    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[24]
    SLICE_X140Y220       LUT3 (Prop_lut3_I2_O)        0.066     2.589 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[18]_i_1/O
                         net (fo=1, routed)           0.000     2.589    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[18]_i_1_n_0
    SLICE_X140Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.772     2.719    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X140Y220       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]/C
                         clock pessimism             -0.427     2.292    
                         clock uncertainty            0.191     2.483    
    SLICE_X140Y220       FDRE (Hold_fdre_C_D)         0.060     2.543    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.130%)  route 0.297ns (69.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.577     2.203    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X139Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[2]/Q
                         net (fo=27, routed)          0.297     2.600    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/fsm_tx[2]
    SLICE_X142Y246       LUT6 (Prop_lut6_I1_O)        0.028     2.628 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1/O
                         net (fo=1, routed)           0.000     2.628    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1_n_0
    SLICE_X142Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2986, routed)        0.783     2.730    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y246       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism             -0.427     2.303    
                         clock uncertainty            0.191     2.494    
    SLICE_X142Y246       FDRE (Hold_fdre_C_D)         0.087     2.581    pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[1]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.223ns (15.196%)  route 1.245ns (84.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.245     6.974    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X139Y154       FDCE                                         f  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X139Y154       FDCE                                         r  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[1]/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X139Y154       FDCE (Recov_fdce_C_CLR)     -0.212     8.934    app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[2]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.223ns (15.196%)  route 1.245ns (84.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.245     6.974    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y154       FDCE                                         f  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y154       FDCE                                         r  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[2]/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X138Y154       FDCE (Recov_fdce_C_CLR)     -0.154     8.992    app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[3]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.223ns (15.196%)  route 1.245ns (84.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.245     6.974    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y154       FDCE                                         f  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y154       FDCE                                         r  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[3]/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X138Y154       FDCE (Recov_fdce_C_CLR)     -0.154     8.992    app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[0]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.223ns (16.273%)  route 1.147ns (83.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.147     6.876    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X140Y153       FDCE                                         f  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X140Y153       FDCE                                         r  app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[0]/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X140Y153       FDCE (Recov_fdce_C_CLR)     -0.212     8.934    app/pcie_bars_dma_compoent/FSM_sequential_rx_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_tx_tlast_reg/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.223ns (16.333%)  route 1.142ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.142     6.871    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y152       FDCE                                         f  app/pcie_bars_dma_compoent/bars_tx_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y152       FDCE                                         r  app/pcie_bars_dma_compoent/bars_tx_tlast_reg/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X138Y152       FDCE (Recov_fdce_C_CLR)     -0.154     8.992    app/pcie_bars_dma_compoent/bars_tx_tlast_reg
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_tx_tvalid_reg/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.223ns (18.769%)  route 0.965ns (81.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.965     6.694    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X140Y152       FDCE                                         f  app/pcie_bars_dma_compoent/bars_tx_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X140Y152       FDCE                                         r  app/pcie_bars_dma_compoent/bars_tx_tvalid_reg/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X140Y152       FDCE (Recov_fdce_C_CLR)     -0.212     8.934    app/pcie_bars_dma_compoent/bars_tx_tvalid_reg
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bar0_reg_ren_reg/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.223ns (19.964%)  route 0.894ns (80.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.894     6.623    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X141Y150       FDCE                                         f  app/pcie_bars_dma_compoent/bar0_reg_ren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.167     8.857    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X141Y150       FDCE                                         r  app/pcie_bars_dma_compoent/bar0_reg_ren_reg/C
                         clock pessimism              0.354     9.211    
                         clock uncertainty           -0.065     9.146    
    SLICE_X141Y150       FDCE (Recov_fdce_C_CLR)     -0.212     8.934    app/pcie_bars_dma_compoent/bar0_reg_ren_reg
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[0]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.223ns (16.639%)  route 1.117ns (83.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 9.029 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.117     6.846    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X139Y147       FDCE                                         f  app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.339     9.029    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X139Y147       FDCE                                         r  app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[0]/C
                         clock pessimism              0.429     9.458    
                         clock uncertainty           -0.065     9.393    
    SLICE_X139Y147       FDCE (Recov_fdce_C_CLR)     -0.212     9.181    app/pcie_bars_dma_compoent/FSM_sequential_dma_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bar2_wr_en_reg/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.223ns (16.639%)  route 1.117ns (83.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 9.029 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.117     6.846    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X139Y147       FDCE                                         f  app/pcie_bars_dma_compoent/bar2_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.339     9.029    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X139Y147       FDCE                                         r  app/pcie_bars_dma_compoent/bar2_wr_en_reg/C
                         clock pessimism              0.429     9.458    
                         clock uncertainty           -0.065     9.393    
    SLICE_X139Y147       FDCE (Recov_fdce_C_CLR)     -0.212     9.181    app/pcie_bars_dma_compoent/bar2_wr_en_reg
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_claim_pcie_reg/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.223ns (16.936%)  route 1.094ns (83.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 9.029 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.475     5.506    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  user_reset_q_reg/Q
                         net (fo=57, routed)          1.094     6.823    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X139Y148       FDCE                                         f  app/pcie_bars_dma_compoent/dma_claim_pcie_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         1.339     9.029    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X139Y148       FDCE                                         r  app/pcie_bars_dma_compoent/dma_claim_pcie_reg/C
                         clock pessimism              0.429     9.458    
                         clock uncertainty           -0.065     9.393    
    SLICE_X139Y148       FDCE (Recov_fdce_C_CLR)     -0.212     9.181    app/pcie_bars_dma_compoent/dma_claim_pcie_reg
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  2.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bar0_reg_wen_reg/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.784%)  route 0.151ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.151     2.522    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X141Y143       FDCE                                         f  app/pcie_bars_dma_compoent/bar0_reg_wen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X141Y143       FDCE                                         r  app/pcie_bars_dma_compoent/bar0_reg_wen_reg/C
                         clock pessimism             -0.527     2.285    
    SLICE_X141Y143       FDCE (Remov_fdce_C_CLR)     -0.069     2.216    app/pcie_bars_dma_compoent/bar0_reg_wen_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bar0_reg_wen_i_reg/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.784%)  route 0.151ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.151     2.522    user_reset_q_reg_n_0
    SLICE_X141Y143       FDCE                                         f  bar0_reg_wen_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    user_clk
    SLICE_X141Y143       FDCE                                         r  bar0_reg_wen_i_reg/C
                         clock pessimism             -0.527     2.285    
    SLICE_X141Y143       FDCE (Remov_fdce_C_CLR)     -0.069     2.216    bar0_reg_wen_i_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wen_q0_reg/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.784%)  route 0.151ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.151     2.522    user_reset_q_reg_n_0
    SLICE_X141Y143       FDCE                                         f  wen_q0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    user_clk
    SLICE_X141Y143       FDCE                                         r  wen_q0_reg/C
                         clock pessimism             -0.527     2.285    
    SLICE_X141Y143       FDCE (Remov_fdce_C_CLR)     -0.069     2.216    wen_q0_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/bars_claim_ram_reg/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.641%)  route 0.384ns (79.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.384     2.755    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y153       FDCE                                         f  app/pcie_bars_dma_compoent/bars_claim_ram_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.792     2.739    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y153       FDCE                                         r  app/pcie_bars_dma_compoent/bars_claim_ram_reg/C
                         clock pessimism             -0.329     2.410    
    SLICE_X138Y153       FDCE (Remov_fdce_C_CLR)     -0.050     2.360    app/pcie_bars_dma_compoent/bars_claim_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.100ns (21.682%)  route 0.361ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.361     2.732    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y144       FDCE                                         f  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y144       FDCE                                         r  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[1]/C
                         clock pessimism             -0.509     2.303    
    SLICE_X138Y144       FDCE (Remov_fdce_C_CLR)     -0.050     2.253    app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.100ns (21.682%)  route 0.361ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.361     2.732    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y144       FDCE                                         f  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y144       FDCE                                         r  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[2]/C
                         clock pessimism             -0.509     2.303    
    SLICE_X138Y144       FDCE (Remov_fdce_C_CLR)     -0.050     2.253    app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.100ns (21.682%)  route 0.361ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.361     2.732    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y144       FDCE                                         f  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y144       FDCE                                         r  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[3]/C
                         clock pessimism             -0.509     2.303    
    SLICE_X138Y144       FDCE (Remov_fdce_C_CLR)     -0.050     2.253    app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.100ns (21.682%)  route 0.361ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.645     2.271    user_clk
    SLICE_X141Y145       FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y145       FDRE (Prop_fdre_C_Q)         0.100     2.371 f  user_reset_q_reg/Q
                         net (fo=57, routed)          0.361     2.732    app/pcie_bars_dma_compoent/bars_has_pcie_reg_0
    SLICE_X138Y144       FDCE                                         f  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.865     2.812    app/pcie_bars_dma_compoent/user_clk_out
    SLICE_X138Y144       FDCE                                         r  app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[4]/C
                         clock pessimism             -0.509     2.303    
    SLICE_X138Y144       FDCE (Remov_fdce_C_CLR)     -0.050     2.253    app/pcie_bars_dma_compoent/dma_addr_offset_sel_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.146ns (31.694%)  route 0.315ns (68.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.590     2.216    pcie_support_i/PCIe_IP_i/U0/inst/pipe_userclk2_in
    SLICE_X136Y158       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y158       FDRE (Prop_fdre_C_Q)         0.118     2.334 f  pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.174     2.508    pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst
    SLICE_X136Y158       LUT2 (Prop_lut2_I0_O)        0.028     2.536 f  pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.141     2.677    pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X138Y158       FDPE                                         f  pcie_support_i/PCIe_IP_i/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.791     2.738    pcie_support_i/PCIe_IP_i/U0/inst/pipe_userclk2_in
    SLICE_X138Y158       FDPE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/user_reset_int_reg/C
                         clock pessimism             -0.508     2.230    
    SLICE_X138Y158       FDPE (Remov_fdpe_C_PRE)     -0.052     2.178    pcie_support_i/PCIe_IP_i/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.146ns (31.694%)  route 0.315ns (68.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.590     2.216    pcie_support_i/PCIe_IP_i/U0/inst/pipe_userclk2_in
    SLICE_X136Y158       FDRE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y158       FDRE (Prop_fdre_C_Q)         0.118     2.334 f  pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.174     2.508    pcie_support_i/PCIe_IP_i/U0/inst/pl_received_hot_rst
    SLICE_X136Y158       LUT2 (Prop_lut2_I0_O)        0.028     2.536 f  pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.141     2.677    pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X138Y158       FDPE                                         f  pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_support_i/PCIe_IP_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=681, routed)         0.791     2.738    pcie_support_i/PCIe_IP_i/U0/inst/pipe_userclk2_in
    SLICE_X138Y158       FDPE                                         r  pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_reg/C
                         clock pessimism             -0.508     2.230    
    SLICE_X138Y158       FDPE (Remov_fdpe_C_PRE)     -0.052     2.178    pcie_support_i/PCIe_IP_i/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.499    





