Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048293    0.001023    0.310247 v fanout47/A (sg13g2_buf_8)
     8    0.040072    0.030320    0.090327    0.400575 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.030632    0.002234    0.402809 v _167_/B1 (sg13g2_a21oi_1)
     1    0.005942    0.050776    0.054417    0.457226 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.050794    0.000253    0.457479 ^ _168_/B (sg13g2_nor2_1)
     1    0.003210    0.023454    0.036787    0.494266 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.023455    0.000200    0.494466 v _292_/D (sg13g2_dfrbpq_1)
                                              0.494466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273690   clock uncertainty
                                  0.000000    0.273690   clock reconvergence pessimism
                                 -0.034725    0.238965   library hold time
                                              0.238965   data required time
---------------------------------------------------------------------------------------------
                                              0.238965   data required time
                                             -0.494466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255501   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032406    0.002046    0.420164 ^ _158_/A (sg13g2_nor3_1)
     2    0.012254    0.046563    0.060004    0.480168 v _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.046581    0.000740    0.480908 v _159_/B (sg13g2_xnor2_1)
     1    0.001915    0.028000    0.055014    0.535922 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028000    0.000070    0.535992 v _291_/D (sg13g2_dfrbpq_1)
                                              0.535992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273810   clock uncertainty
                                  0.000000    0.273810   clock reconvergence pessimism
                                 -0.036165    0.237645   library hold time
                                              0.237645   data required time
---------------------------------------------------------------------------------------------
                                              0.237645   data required time
                                             -0.535992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298347   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054156    0.001986    0.383364 v _143_/B (sg13g2_xor2_1)
     2    0.010552    0.048086    0.095228    0.478591 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.048087    0.000352    0.478944 v _273_/B (sg13g2_xor2_1)
     1    0.003226    0.028499    0.060032    0.538976 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.028499    0.000204    0.539180 v _286_/D (sg13g2_dfrbpq_1)
                                              0.539180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273708   clock uncertainty
                                  0.000000    0.273708   clock reconvergence pessimism
                                 -0.036323    0.237385   library hold time
                                              0.237385   data required time
---------------------------------------------------------------------------------------------
                                              0.237385   data required time
                                             -0.539180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301795   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    0.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.009170    0.036930    0.176476    0.300181 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036934    0.000389    0.300570 v fanout65/A (sg13g2_buf_8)
     7    0.045222    0.031865    0.086419    0.386989 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032203    0.002463    0.389452 v _141_/B (sg13g2_xnor2_1)
     2    0.009844    0.068777    0.084231    0.473682 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.068786    0.000631    0.474314 v _272_/B (sg13g2_xnor2_1)
     1    0.002586    0.031329    0.065544    0.539857 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.031329    0.000094    0.539951 v _285_/D (sg13g2_dfrbpq_1)
                                              0.539951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    0.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273705   clock uncertainty
                                  0.000000    0.273705   clock reconvergence pessimism
                                 -0.037221    0.236484   library hold time
                                              0.236484   data required time
---------------------------------------------------------------------------------------------
                                              0.236484   data required time
                                             -0.539951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303467   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048293    0.001023    0.310247 v fanout47/A (sg13g2_buf_8)
     8    0.040072    0.030320    0.090327    0.400575 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.030444    0.001031    0.401606 v _147_/A (sg13g2_xor2_1)
     2    0.010017    0.046504    0.087091    0.488696 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.046505    0.000356    0.489053 v _275_/B (sg13g2_xor2_1)
     1    0.002704    0.027100    0.057113    0.546166 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.027100    0.000097    0.546263 v _288_/D (sg13g2_dfrbpq_2)
                                              0.546263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273493   clock uncertainty
                                  0.000000    0.273493   clock reconvergence pessimism
                                 -0.036020    0.237473   library hold time
                                              0.237473   data required time
---------------------------------------------------------------------------------------------
                                              0.237473   data required time
                                             -0.546263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308790   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007167    0.031070    0.171654    0.295464 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031100    0.000396    0.295860 v output2/A (sg13g2_buf_2)
     1    0.081427    0.132798    0.164658    0.460518 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132961    0.003871    0.464389 v sign (out)
                                              0.464389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314389   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001224    0.123498 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017715    0.039970    0.191129    0.314627 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.040016    0.001206    0.315832 v fanout59/A (sg13g2_buf_8)
     8    0.037117    0.029100    0.085257    0.401090 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029175    0.001065    0.402155 v _145_/B (sg13g2_xnor2_1)
     2    0.010406    0.071664    0.085492    0.487647 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.071673    0.000667    0.488314 v _274_/B (sg13g2_xor2_1)
     1    0.003278    0.028227    0.069532    0.557846 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.028227    0.000211    0.558057 v _287_/D (sg13g2_dfrbpq_2)
                                              0.558057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001224    0.123498 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273498   clock uncertainty
                                  0.000000    0.273498   clock reconvergence pessimism
                                 -0.036382    0.237115   library hold time
                                              0.237115   data required time
---------------------------------------------------------------------------------------------
                                              0.237115   data required time
                                             -0.558057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320942   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048286    0.000877    0.310101 v fanout48/A (sg13g2_buf_2)
     5    0.028717    0.056827    0.110786    0.420887 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.056944    0.002259    0.423146 v _151_/A (sg13g2_xnor2_1)
     1    0.006266    0.048822    0.085696    0.508842 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.048849    0.000498    0.509339 v _152_/B (sg13g2_xnor2_1)
     1    0.002979    0.032859    0.060492    0.569831 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.032859    0.000104    0.569935 v _290_/D (sg13g2_dfrbpq_1)
                                              0.569935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273494   clock uncertainty
                                  0.000000    0.273494   clock reconvergence pessimism
                                 -0.037803    0.235691   library hold time
                                              0.235691   data required time
---------------------------------------------------------------------------------------------
                                              0.235691   data required time
                                             -0.569935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334244   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048286    0.000877    0.310101 v fanout48/A (sg13g2_buf_2)
     5    0.028717    0.056827    0.110786    0.420887 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.056944    0.002260    0.423147 v _136_/A (sg13g2_xnor2_1)
     2    0.010241    0.070599    0.103326    0.526473 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.070625    0.000363    0.526836 v _149_/A (sg13g2_xor2_1)
     1    0.002791    0.027181    0.071626    0.598462 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027181    0.000103    0.598564 v _289_/D (sg13g2_dfrbpq_1)
                                              0.598564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001238    0.123511 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273511   clock uncertainty
                                  0.000000    0.273511   clock reconvergence pessimism
                                 -0.036003    0.237508   library hold time
                                              0.237508   data required time
---------------------------------------------------------------------------------------------
                                              0.237508   data required time
                                             -0.598564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361056   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032472    0.002421    0.420538 ^ _257_/A1 (sg13g2_a21oi_1)
     1    0.007705    0.033103    0.073460    0.493998 v _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.033128    0.000737    0.494735 v output19/A (sg13g2_buf_2)
     1    0.081813    0.132498    0.167240    0.661974 v output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.132600    0.002439    0.664414 v sine_out[7] (out)
                                              0.664414   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514413   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029023    0.001968    0.473977 ^ _266_/B1 (sg13g2_a21oi_1)
     1    0.003734    0.020845    0.031330    0.505307 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.020845    0.000147    0.505455 v output8/A (sg13g2_buf_2)
     1    0.083198    0.134559    0.162342    0.667796 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.134701    0.003096    0.670892 v sine_out[13] (out)
                                              0.670892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520892   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059414    0.000702    0.328550 ^ fanout55/A (sg13g2_buf_8)
     8    0.034329    0.031047    0.087731    0.416281 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031522    0.003251    0.419532 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.005462    0.048378    0.069779    0.489311 v _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.048389    0.000700    0.490010 v output12/A (sg13g2_buf_2)
     1    0.084586    0.138279    0.174105    0.664115 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.138815    0.007094    0.671209 v sine_out[17] (out)
                                              0.671209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521209   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029023    0.001966    0.473975 ^ _265_/B1 (sg13g2_a21oi_1)
     1    0.004359    0.022497    0.032817    0.506792 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.022513    0.000309    0.507101 v output7/A (sg13g2_buf_2)
     1    0.081735    0.132884    0.161962    0.669063 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132985    0.002403    0.671466 v sine_out[12] (out)
                                              0.671466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521466   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029034    0.002035    0.474044 ^ _259_/B1 (sg13g2_a21oi_1)
     1    0.005791    0.026522    0.036219    0.510263 v _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.026545    0.000611    0.510874 v output21/A (sg13g2_buf_2)
     1    0.081936    0.133221    0.164064    0.674939 v output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133327    0.002497    0.677435 v sine_out[9] (out)
                                              0.677435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527435   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001238    0.123511 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009032    0.036528    0.175924    0.299436 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036531    0.000377    0.299812 v fanout52/A (sg13g2_buf_8)
     8    0.037635    0.029156    0.083812    0.383624 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.029445    0.002298    0.385922 v _213_/A1 (sg13g2_o21ai_1)
     1    0.004014    0.040488    0.091933    0.477855 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.040488    0.000159    0.478014 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.003194    0.021580    0.033492    0.511507 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.021580    0.000125    0.511631 v output4/A (sg13g2_buf_2)
     1    0.083513    0.136458    0.160367    0.671999 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136919    0.006540    0.678539 v sine_out[0] (out)
                                              0.678539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.678539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528539   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029121    0.002502    0.474511 ^ _263_/A (sg13g2_nor2_1)
     1    0.006489    0.031479    0.041795    0.516306 v _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.031506    0.000512    0.516818 v output6/A (sg13g2_buf_2)
     1    0.082680    0.135145    0.164576    0.681395 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.135549    0.006098    0.687493 v sine_out[11] (out)
                                              0.687493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537493   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029043    0.002083    0.474092 ^ _267_/B1 (sg13g2_o21ai_1)
     1    0.004243    0.037745    0.047308    0.521401 v _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.037747    0.000295    0.521696 v output9/A (sg13g2_buf_2)
     1    0.083440    0.136982    0.165625    0.687321 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.138008    0.009684    0.697005 v sine_out[14] (out)
                                              0.697005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547005   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001238    0.123511 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009319    0.047419    0.182544    0.306056 ^ _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047421    0.000389    0.306445 ^ fanout52/A (sg13g2_buf_8)
     8    0.038691    0.032539    0.083903    0.390347 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032830    0.002347    0.392695 ^ _218_/A (sg13g2_nor2b_1)
     3    0.012163    0.045980    0.053354    0.446048 v _218_/Y (sg13g2_nor2b_1)
                                                         _046_ (net)
                      0.045997    0.000736    0.446785 v _228_/B (sg13g2_nand2b_1)
     1    0.003631    0.028294    0.043583    0.490367 ^ _228_/Y (sg13g2_nand2b_1)
                                                         _056_ (net)
                      0.028294    0.000145    0.490512 ^ _233_/A1 (sg13g2_a21oi_1)
     1    0.003868    0.023058    0.055373    0.545885 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.023059    0.000282    0.546167 v output13/A (sg13g2_buf_2)
     1    0.083785    0.136894    0.161300    0.707467 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.137372    0.006667    0.714133 v sine_out[1] (out)
                                              0.714133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564133   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009643    0.038314    0.177391    0.300885 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.038318    0.000421    0.301306 v fanout50/A (sg13g2_buf_8)
     8    0.043930    0.031408    0.086620    0.387926 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.032051    0.003523    0.391449 v _249_/S (sg13g2_mux2_1)
     1    0.003901    0.030934    0.095423    0.486871 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.030934    0.000158    0.487030 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.005671    0.044546    0.054084    0.541114 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.044549    0.000371    0.541485 v output14/A (sg13g2_buf_2)
     1    0.081793    0.132511    0.172739    0.714224 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132612    0.002430    0.716654 v sine_out[2] (out)
                                              0.716654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.716654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566654   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059414    0.000702    0.328550 ^ fanout55/A (sg13g2_buf_8)
     8    0.034329    0.031047    0.087731    0.416281 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031389    0.002714    0.418995 ^ _260_/A_N (sg13g2_nand3b_1)
     1    0.004149    0.032178    0.069440    0.488435 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.032179    0.000166    0.488601 ^ _261_/B (sg13g2_nand2_1)
     1    0.004970    0.039903    0.056113    0.544715 v _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.039905    0.000329    0.545044 v output5/A (sg13g2_buf_2)
     1    0.081804    0.132510    0.170504    0.715547 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132612    0.002436    0.717983 v sine_out[10] (out)
                                              0.717983   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567983   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035523    0.001499    0.396879 ^ _269_/B (sg13g2_and2_1)
     1    0.004907    0.033063    0.089542    0.486421 ^ _269_/X (sg13g2_and2_1)
                                                         _082_ (net)
                      0.033063    0.000202    0.486623 ^ _270_/A2 (sg13g2_a21oi_1)
     1    0.004979    0.031314    0.066014    0.552637 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.031323    0.000382    0.553019 v output11/A (sg13g2_buf_2)
     1    0.084299    0.137751    0.165671    0.718690 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.138265    0.006932    0.725622 v sine_out[16] (out)
                                              0.725622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575622   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069202    0.000805    0.526932 ^ _255_/A (sg13g2_nor3_1)
     1    0.004353    0.028217    0.057133    0.584064 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.028217    0.000313    0.584377 v output17/A (sg13g2_buf_2)
     1    0.082037    0.132820    0.165038    0.749415 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.132928    0.002544    0.751959 v sine_out[5] (out)
                                              0.751959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601959   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034024    0.002220    0.811497 ^ _133_/A (sg13g2_inv_2)
     4    0.013280    0.028146    0.036290    0.847786 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028151    0.000328    0.848114 v _284_/D (sg13g2_dfrbpq_2)
                                              0.848114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273839   clock uncertainty
                                  0.000000    0.273839   clock reconvergence pessimism
                                 -0.036260    0.237579   library hold time
                                              0.237579   data required time
---------------------------------------------------------------------------------------------
                                              0.237579   data required time
                                             -0.848114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610535   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069205    0.000906    0.527033 ^ _253_/A (sg13g2_nor3_1)
     1    0.006688    0.034320    0.063391    0.590424 v _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.034328    0.000648    0.591072 v output16/A (sg13g2_buf_2)
     1    0.081837    0.132539    0.167837    0.758909 v output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.132642    0.002451    0.761360 v sine_out[4] (out)
                                              0.761360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.761360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611359   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069210    0.001034    0.527161 ^ _256_/A1 (sg13g2_a21oi_1)
     1    0.004378    0.023588    0.073874    0.601035 v _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.023596    0.000305    0.601340 v output18/A (sg13g2_buf_2)
     1    0.081872    0.133107    0.162588    0.763927 v output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.133211    0.002468    0.766395 v sine_out[6] (out)
                                              0.766395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.766395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616395   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001224    0.123498 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017715    0.039970    0.191129    0.314627 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.040016    0.001206    0.315832 v fanout59/A (sg13g2_buf_8)
     8    0.037117    0.029100    0.085257    0.401090 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029382    0.002352    0.403442 v _164_/A (sg13g2_nand2_1)
     4    0.013656    0.064668    0.063322    0.466764 ^ _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064671    0.000346    0.467110 ^ _268_/A2 (sg13g2_a21o_1)
     1    0.004964    0.030195    0.116749    0.583859 ^ _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.030203    0.000335    0.584193 ^ output10/A (sg13g2_buf_2)
     1    0.082874    0.174494    0.180423    0.764616 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.174567    0.002946    0.767562 ^ sine_out[15] (out)
                                              0.767562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.767562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617562   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053208    0.001426    0.324370 ^ _193_/A2 (sg13g2_o21ai_1)
     5    0.017876    0.112738    0.124222    0.448592 v _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.112740    0.000431    0.449023 v _251_/A (sg13g2_nand2_1)
     3    0.013366    0.068057    0.095246    0.544268 ^ _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.068080    0.001017    0.545286 ^ _252_/B (sg13g2_nor2_1)
     1    0.007792    0.035920    0.055428    0.600714 v _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.035968    0.001008    0.601722 v output15/A (sg13g2_buf_2)
     1    0.082117    0.132970    0.168840    0.770562 v output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.133080    0.002582    0.773144 v sine_out[3] (out)
                                              0.773144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.773144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623143   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069202    0.000810    0.526937 ^ _258_/A1 (sg13g2_a21oi_1)
     1    0.006257    0.028847    0.082453    0.609390 v _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.028871    0.000453    0.609842 v output20/A (sg13g2_buf_2)
     1    0.081902    0.133176    0.165159    0.775001 v output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133281    0.002483    0.777484 v sine_out[8] (out)
                                              0.777484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.777484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627484   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007217    0.039532    0.176708    0.300518 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039533    0.000189    0.300706 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006523    0.046759    0.374951    0.675658 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net23 (net)
                      0.046759    0.000518    0.676175 ^ _129_/A (sg13g2_inv_2)
     2    0.013865    0.031188    0.041190    0.717365 v _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.031230    0.000926    0.718292 v output3/A (sg13g2_buf_2)
     1    0.081269    0.132546    0.164594    0.882886 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132704    0.003800    0.886686 v signB (out)
                                              0.886686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.886686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736686   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019311    0.042380    0.193293    0.317132 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.042426    0.001258    0.318390 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009708    0.056459    0.402036    0.720426 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056459    0.000788    0.721214 v fanout67/A (sg13g2_buf_8)
     8    0.039284    0.030308    0.093728    0.814942 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030615    0.002091    0.817032 v _172_/B (sg13g2_nor2_1)
     3    0.016233    0.148347    0.129251    0.946283 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.148378    0.001775    0.948058 ^ _174_/A (sg13g2_nor2_1)
     2    0.009781    0.063104    0.094702    1.042760 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.063108    0.000603    1.043363 v _175_/B (sg13g2_nand2_1)
     1    0.003811    0.037031    0.050391    1.093755 ^ _175_/Y (sg13g2_nand2_1)
                                                         _123_ (net)
                      0.037031    0.000150    1.093905 ^ _180_/A1 (sg13g2_a221oi_1)
     1    0.003276    0.080014    0.070137    1.164042 v _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.080014    0.000131    1.164173 v _196_/C (sg13g2_nor4_1)
     1    0.005655    0.155120    0.172128    1.336301 ^ _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.155120    0.000415    1.336716 ^ _214_/A2 (sg13g2_a21oi_1)
     1    0.003194    0.054374    0.097897    1.434613 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.054374    0.000125    1.434738 v output4/A (sg13g2_buf_2)
     1    0.083513    0.136577    0.176212    1.610950 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.137037    0.006540    1.617490 v sine_out[0] (out)
                                              1.617490   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.617490   data arrival time
---------------------------------------------------------------------------------------------
                                              2.232510   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019311    0.042380    0.193293    0.317132 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.042426    0.001258    0.318390 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009708    0.056459    0.402036    0.720426 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056459    0.000788    0.721214 v fanout67/A (sg13g2_buf_8)
     8    0.039284    0.030308    0.093728    0.814942 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030615    0.002091    0.817032 v _172_/B (sg13g2_nor2_1)
     3    0.016233    0.148347    0.129251    0.946283 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.148378    0.001775    0.948058 ^ _174_/A (sg13g2_nor2_1)
     2    0.009781    0.063104    0.094702    1.042760 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.063109    0.000620    1.043380 v _225_/A2 (sg13g2_a22oi_1)
     1    0.005530    0.093980    0.105311    1.148690 ^ _225_/Y (sg13g2_a22oi_1)
                                                         _053_ (net)
                      0.093981    0.000388    1.149078 ^ _226_/A (sg13g2_nor2b_1)
     1    0.004416    0.034680    0.053882    1.202960 v _226_/Y (sg13g2_nor2b_1)
                                                         _054_ (net)
                      0.034680    0.000174    1.203134 v _232_/B (sg13g2_nor3_1)
     1    0.006066    0.117894    0.121482    1.324615 ^ _232_/Y (sg13g2_nor3_1)
                                                         _060_ (net)
                      0.117894    0.000460    1.325075 ^ _233_/A2 (sg13g2_a21oi_1)
     1    0.003868    0.052740    0.091331    1.416406 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.052741    0.000282    1.416688 v output13/A (sg13g2_buf_2)
     1    0.083785    0.137001    0.175641    1.592329 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.137479    0.006667    1.598995 v sine_out[1] (out)
                                              1.598995   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.598995   data arrival time
---------------------------------------------------------------------------------------------
                                              2.251004   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019311    0.042380    0.193293    0.317132 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.042426    0.001258    0.318390 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009708    0.056459    0.402036    0.720426 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056459    0.000788    0.721214 v fanout67/A (sg13g2_buf_8)
     8    0.039284    0.030308    0.093728    0.814942 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030615    0.002091    0.817032 v _172_/B (sg13g2_nor2_1)
     3    0.016233    0.148347    0.129251    0.946283 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.148372    0.001601    0.947884 ^ _241_/A2 (sg13g2_o21ai_1)
     1    0.004729    0.052658    0.090448    1.038332 v _241_/Y (sg13g2_o21ai_1)
                                                         _068_ (net)
                      0.052658    0.000313    1.038645 v _242_/B1 (sg13g2_a21o_1)
     1    0.004742    0.032191    0.115053    1.153697 v _242_/X (sg13g2_a21o_1)
                                                         _069_ (net)
                      0.032191    0.000193    1.153891 v _243_/B1 (sg13g2_a22oi_1)
     1    0.003614    0.071314    0.077857    1.231748 ^ _243_/Y (sg13g2_a22oi_1)
                                                         _070_ (net)
                      0.071315    0.000141    1.231889 ^ _249_/A0 (sg13g2_mux2_1)
     1    0.003901    0.038522    0.110372    1.342261 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.038522    0.000158    1.342419 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.005671    0.052563    0.056487    1.398906 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.052564    0.000371    1.399277 v output14/A (sg13g2_buf_2)
     1    0.081793    0.132540    0.176610    1.575887 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132642    0.002430    1.578317 v sine_out[2] (out)
                                              1.578317   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.578317   data arrival time
---------------------------------------------------------------------------------------------
                                              2.271683   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019311    0.042380    0.193293    0.317132 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.042426    0.001258    0.318390 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009708    0.056459    0.402036    0.720426 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056459    0.000788    0.721214 v fanout67/A (sg13g2_buf_8)
     8    0.039284    0.030308    0.093728    0.814942 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030615    0.002091    0.817032 v _172_/B (sg13g2_nor2_1)
     3    0.016233    0.148347    0.129251    0.946283 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.148377    0.001760    0.948044 ^ _262_/A2 (sg13g2_a21oi_1)
     1    0.004220    0.062344    0.101253    1.049296 v _262_/Y (sg13g2_a21oi_1)
                                                         _080_ (net)
                      0.062344    0.000166    1.049462 v _263_/B (sg13g2_nor2_1)
     1    0.006577    0.076720    0.082764    1.132226 ^ _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.076726    0.000522    1.132747 ^ output6/A (sg13g2_buf_2)
     1    0.082680    0.174555    0.200856    1.333604 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.174871    0.006109    1.339713 ^ sine_out[11] (out)
                                              1.339713   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.339713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.510287   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054231    0.002570    0.383948 v fanout62/A (sg13g2_buf_8)
     6    0.029844    0.027237    0.089435    0.473382 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027489    0.002971    0.476353 v fanout61/A (sg13g2_buf_8)
     8    0.042253    0.030509    0.080802    0.557155 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030609    0.001111    0.558265 v _170_/A (sg13g2_nor2_2)
     7    0.027434    0.127401    0.121811    0.680077 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.127434    0.001680    0.681756 ^ _238_/A (sg13g2_nor2b_1)
     3    0.012122    0.064907    0.089688    0.771444 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.064915    0.000704    0.772148 v _239_/B1 (sg13g2_o21ai_1)
     2    0.012568    0.153778    0.085716    0.857864 ^ _239_/Y (sg13g2_o21ai_1)
                                                         _066_ (net)
                      0.153797    0.001365    0.859229 ^ _260_/C (sg13g2_nand3b_1)
     1    0.003913    0.067728    0.116858    0.976087 v _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.067728    0.000155    0.976243 v _261_/B (sg13g2_nand2_1)
     1    0.005058    0.042236    0.056161    1.032404 ^ _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.042237    0.000337    1.032741 ^ output5/A (sg13g2_buf_2)
     1    0.081804    0.171737    0.185307    1.218048 ^ output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.171787    0.002437    1.220486 ^ sine_out[10] (out)
                                              1.220486   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.220486   data arrival time
---------------------------------------------------------------------------------------------
                                              2.629514   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    0.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.009170    0.036930    0.176476    0.300181 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036934    0.000389    0.300570 v fanout65/A (sg13g2_buf_8)
     7    0.045222    0.031865    0.086419    0.386989 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032259    0.002697    0.389686 v fanout64/A (sg13g2_buf_8)
     8    0.035618    0.028340    0.080774    0.470460 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028670    0.002431    0.472890 v _193_/A1 (sg13g2_o21ai_1)
     5    0.018467    0.210197    0.192789    0.665679 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.210198    0.000445    0.666124 ^ _251_/A (sg13g2_nand2_1)
     3    0.012753    0.115236    0.144889    0.811014 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.115243    0.000949    0.811962 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004330    0.090673    0.117700    0.929662 ^ _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.090673    0.000303    0.929966 ^ output9/A (sg13g2_buf_2)
     1    0.083440    0.176441    0.206187    1.136153 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.177243    0.009716    1.145869 ^ sine_out[14] (out)
                                              1.145869   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.145869   data arrival time
---------------------------------------------------------------------------------------------
                                              2.704131   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    0.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.009170    0.036930    0.176476    0.300181 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036934    0.000389    0.300570 v fanout65/A (sg13g2_buf_8)
     7    0.045222    0.031865    0.086419    0.386989 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032259    0.002697    0.389686 v fanout64/A (sg13g2_buf_8)
     8    0.035618    0.028340    0.080774    0.470460 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028670    0.002431    0.472890 v _193_/A1 (sg13g2_o21ai_1)
     5    0.018467    0.210197    0.192789    0.665679 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.210198    0.000445    0.666124 ^ _251_/A (sg13g2_nand2_1)
     3    0.012753    0.115236    0.144889    0.811014 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.115243    0.000967    0.811981 v _259_/A2 (sg13g2_a21oi_1)
     1    0.005879    0.080431    0.117320    0.929301 ^ _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.080432    0.000624    0.929925 ^ output21/A (sg13g2_buf_2)
     1    0.081936    0.172047    0.204289    1.134214 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.172099    0.002498    1.136712 ^ sine_out[9] (out)
                                              1.136712   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.136712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.713288   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    0.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.009170    0.036930    0.176476    0.300181 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036934    0.000389    0.300570 v fanout65/A (sg13g2_buf_8)
     7    0.045222    0.031865    0.086419    0.386989 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032259    0.002697    0.389686 v fanout64/A (sg13g2_buf_8)
     8    0.035618    0.028340    0.080774    0.470460 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028670    0.002431    0.472890 v _193_/A1 (sg13g2_o21ai_1)
     5    0.018467    0.210197    0.192789    0.665679 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.210198    0.000445    0.666124 ^ _251_/A (sg13g2_nand2_1)
     3    0.012753    0.115236    0.144889    0.811014 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.115243    0.000969    0.811982 v _252_/B (sg13g2_nor2_1)
     1    0.007879    0.094600    0.106901    0.918884 ^ _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.094618    0.001026    0.919909 ^ output15/A (sg13g2_buf_2)
     1    0.082117    0.172421    0.211478    1.131387 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.172477    0.002583    1.133971 ^ sine_out[3] (out)
                                              1.133971   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.133971   data arrival time
---------------------------------------------------------------------------------------------
                                              2.716029   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003287    0.025329    0.165356    0.289064 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025329    0.000127    0.289191 ^ fanout63/A (sg13g2_buf_2)
     4    0.027869    0.066416    0.099018    0.388209 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066574    0.002639    0.390849 ^ fanout62/A (sg13g2_buf_8)
     6    0.030840    0.029924    0.090015    0.480864 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030219    0.003074    0.483938 ^ fanout61/A (sg13g2_buf_8)
     8    0.043026    0.033832    0.076899    0.560836 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.034327    0.003161    0.563997 ^ _131_/A (sg13g2_inv_2)
     3    0.015007    0.030847    0.038513    0.602510 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030890    0.000942    0.603452 v _162_/A (sg13g2_nor2_2)
     4    0.017123    0.087399    0.091624    0.695076 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.087409    0.000792    0.695868 ^ _164_/B (sg13g2_nand2_1)
     4    0.013203    0.089606    0.113152    0.809019 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.089606    0.000335    0.809354 v _268_/A2 (sg13g2_a21o_1)
     1    0.004877    0.032499    0.140170    0.949524 v _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.032499    0.000326    0.949851 v output10/A (sg13g2_buf_2)
     1    0.082874    0.134110    0.167728    1.117578 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.134242    0.002944    1.120522 v sine_out[15] (out)
                                              1.120522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.120522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.729478   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054231    0.002570    0.383948 v fanout62/A (sg13g2_buf_8)
     6    0.029844    0.027237    0.089435    0.473382 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027489    0.002971    0.476353 v fanout61/A (sg13g2_buf_8)
     8    0.042253    0.030509    0.080802    0.557155 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030609    0.001111    0.558265 v _170_/A (sg13g2_nor2_2)
     7    0.027434    0.127401    0.121811    0.680077 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.127434    0.001680    0.681756 ^ _238_/A (sg13g2_nor2b_1)
     3    0.012122    0.064907    0.089688    0.771444 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.064917    0.000772    0.772216 v _253_/C (sg13g2_nor3_1)
     1    0.006775    0.124047    0.122049    0.894265 ^ _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.124049    0.000661    0.894927 ^ output16/A (sg13g2_buf_2)
     1    0.081837    0.171984    0.221301    1.116228 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.172089    0.002452    1.118680 ^ sine_out[4] (out)
                                              1.118680   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.118680   data arrival time
---------------------------------------------------------------------------------------------
                                              2.731320   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003287    0.025329    0.165356    0.289064 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025329    0.000127    0.289191 ^ fanout63/A (sg13g2_buf_2)
     4    0.027869    0.066416    0.099018    0.388209 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066574    0.002639    0.390849 ^ fanout62/A (sg13g2_buf_8)
     6    0.030840    0.029924    0.090015    0.480864 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030219    0.003074    0.483938 ^ fanout61/A (sg13g2_buf_8)
     8    0.043026    0.033832    0.076899    0.560836 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.034327    0.003161    0.563997 ^ _131_/A (sg13g2_inv_2)
     3    0.015007    0.030847    0.038513    0.602510 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030890    0.000942    0.603452 v _162_/A (sg13g2_nor2_2)
     4    0.017123    0.087399    0.091624    0.695076 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.087405    0.000615    0.695691 ^ _254_/C (sg13g2_and3_1)
     2    0.008579    0.051848    0.153999    0.849690 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.051854    0.000603    0.850293 ^ _258_/A2 (sg13g2_a21oi_1)
     1    0.006257    0.061928    0.078888    0.929181 v _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.061929    0.000453    0.929634 v output20/A (sg13g2_buf_2)
     1    0.081902    0.132742    0.181214    1.110848 v output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.132846    0.002482    1.113331 v sine_out[8] (out)
                                              1.113331   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.113331   data arrival time
---------------------------------------------------------------------------------------------
                                              2.736669   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003287    0.025329    0.165356    0.289064 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025329    0.000127    0.289191 ^ fanout63/A (sg13g2_buf_2)
     4    0.027869    0.066416    0.099018    0.388209 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066574    0.002639    0.390849 ^ fanout62/A (sg13g2_buf_8)
     6    0.030840    0.029924    0.090015    0.480864 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030219    0.003074    0.483938 ^ fanout61/A (sg13g2_buf_8)
     8    0.043026    0.033832    0.076899    0.560836 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.034327    0.003161    0.563997 ^ _131_/A (sg13g2_inv_2)
     3    0.015007    0.030847    0.038513    0.602510 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030890    0.000942    0.603452 v _162_/A (sg13g2_nor2_2)
     4    0.017123    0.087399    0.091624    0.695076 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.087409    0.000792    0.695868 ^ _164_/B (sg13g2_nand2_1)
     4    0.013203    0.089606    0.113152    0.809019 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.089606    0.000355    0.809374 v _165_/A (sg13g2_inv_1)
     1    0.005661    0.043293    0.055756    0.865130 ^ _165_/Y (sg13g2_inv_1)
                                                         _114_ (net)
                      0.043296    0.000392    0.865523 ^ _266_/A2 (sg13g2_a21oi_1)
     1    0.003734    0.052280    0.064672    0.930195 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052280    0.000147    0.930342 v output8/A (sg13g2_buf_2)
     1    0.083198    0.134675    0.177524    1.107866 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.134817    0.003096    1.110962 v sine_out[13] (out)
                                              1.110962   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.110962   data arrival time
---------------------------------------------------------------------------------------------
                                              2.739038   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054231    0.002570    0.383948 v fanout62/A (sg13g2_buf_8)
     6    0.029844    0.027237    0.089435    0.473382 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027489    0.002971    0.476353 v fanout61/A (sg13g2_buf_8)
     8    0.042253    0.030509    0.080802    0.557155 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030609    0.001111    0.558265 v _170_/A (sg13g2_nor2_2)
     7    0.027434    0.127401    0.121811    0.680077 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.127434    0.001680    0.681756 ^ _238_/A (sg13g2_nor2b_1)
     3    0.012122    0.064907    0.089688    0.771444 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.064917    0.000776    0.772220 v _257_/A2 (sg13g2_a21oi_1)
     1    0.007793    0.090566    0.112188    0.884408 ^ _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.090571    0.000751    0.885159 ^ output19/A (sg13g2_buf_2)
     1    0.081813    0.171816    0.209159    1.094318 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.171866    0.002441    1.096758 ^ sine_out[7] (out)
                                              1.096758   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.096758   data arrival time
---------------------------------------------------------------------------------------------
                                              2.753242   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003287    0.025329    0.165356    0.289064 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025329    0.000127    0.289191 ^ fanout63/A (sg13g2_buf_2)
     4    0.027869    0.066416    0.099018    0.388209 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066574    0.002639    0.390849 ^ fanout62/A (sg13g2_buf_8)
     6    0.030840    0.029924    0.090015    0.480864 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030219    0.003074    0.483938 ^ fanout61/A (sg13g2_buf_8)
     8    0.043026    0.033832    0.076899    0.560836 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.034327    0.003161    0.563997 ^ _131_/A (sg13g2_inv_2)
     3    0.015007    0.030847    0.038513    0.602510 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030890    0.000942    0.603452 v _162_/A (sg13g2_nor2_2)
     4    0.017123    0.087399    0.091624    0.695076 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.087410    0.000797    0.695873 ^ _169_/B (sg13g2_nand2_1)
     1    0.004007    0.041176    0.070645    0.766518 v _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.041177    0.000291    0.766809 v _264_/B (sg13g2_nand2b_1)
     2    0.008026    0.048928    0.055226    0.822035 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.048956    0.000574    0.822609 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004979    0.052602    0.068439    0.891048 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.052603    0.000382    0.891431 v output11/A (sg13g2_buf_2)
     1    0.084299    0.137827    0.175953    1.067383 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.138341    0.006932    1.074316 v sine_out[16] (out)
                                              1.074316   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.074316   data arrival time
---------------------------------------------------------------------------------------------
                                              2.775684   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003287    0.025329    0.165356    0.289064 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025329    0.000127    0.289191 ^ fanout63/A (sg13g2_buf_2)
     4    0.027869    0.066416    0.099018    0.388209 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066574    0.002639    0.390849 ^ fanout62/A (sg13g2_buf_8)
     6    0.030840    0.029924    0.090015    0.480864 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030219    0.003074    0.483938 ^ fanout61/A (sg13g2_buf_8)
     8    0.043026    0.033832    0.076899    0.560836 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.034327    0.003161    0.563997 ^ _131_/A (sg13g2_inv_2)
     3    0.015007    0.030847    0.038513    0.602510 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030890    0.000942    0.603452 v _162_/A (sg13g2_nor2_2)
     4    0.017123    0.087399    0.091624    0.695076 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.087410    0.000797    0.695873 ^ _169_/B (sg13g2_nand2_1)
     1    0.004007    0.041176    0.070645    0.766518 v _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.041177    0.000291    0.766809 v _264_/B (sg13g2_nand2b_1)
     2    0.008026    0.048928    0.055226    0.822035 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.048956    0.000556    0.822591 ^ _265_/A2 (sg13g2_a21oi_1)
     1    0.004359    0.055207    0.069520    0.892111 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.055208    0.000309    0.892420 v output7/A (sg13g2_buf_2)
     1    0.081735    0.132463    0.177843    1.070264 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132563    0.002403    1.072667 v sine_out[12] (out)
                                              1.072667   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.072667   data arrival time
---------------------------------------------------------------------------------------------
                                              2.777333   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003287    0.025329    0.165356    0.289064 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025329    0.000127    0.289191 ^ fanout63/A (sg13g2_buf_2)
     4    0.027869    0.066416    0.099018    0.388209 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066574    0.002639    0.390849 ^ fanout62/A (sg13g2_buf_8)
     6    0.030840    0.029924    0.090015    0.480864 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030219    0.003074    0.483938 ^ fanout61/A (sg13g2_buf_8)
     8    0.043026    0.033832    0.076899    0.560836 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.034327    0.003161    0.563997 ^ _131_/A (sg13g2_inv_2)
     3    0.015007    0.030847    0.038513    0.602510 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030890    0.000942    0.603452 v _162_/A (sg13g2_nor2_2)
     4    0.017123    0.087399    0.091624    0.695076 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.087405    0.000615    0.695691 ^ _254_/C (sg13g2_and3_1)
     2    0.008579    0.051848    0.153999    0.849690 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.051854    0.000598    0.850288 ^ _255_/C (sg13g2_nor3_1)
     1    0.004353    0.037999    0.042662    0.892950 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.038000    0.000313    0.893263 v output17/A (sg13g2_buf_2)
     1    0.082037    0.132857    0.169763    1.063025 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.132964    0.002544    1.065569 v sine_out[5] (out)
                                              1.065569   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.065569   data arrival time
---------------------------------------------------------------------------------------------
                                              2.784431   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054231    0.002570    0.383948 v fanout62/A (sg13g2_buf_8)
     6    0.029844    0.027237    0.089435    0.473382 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027396    0.002522    0.475904 v _156_/B (sg13g2_or2_1)
     4    0.018570    0.074060    0.139904    0.615808 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.074064    0.000561    0.616368 v _271_/A2 (sg13g2_o21ai_1)
     1    0.005550    0.094990    0.112160    0.728528 ^ _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.094992    0.000715    0.729244 ^ output12/A (sg13g2_buf_2)
     1    0.084586    0.178519    0.211815    0.941059 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.178939    0.007109    0.948168 ^ sine_out[17] (out)
                                              0.948168   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.948168   data arrival time
---------------------------------------------------------------------------------------------
                                              2.901832   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054231    0.002570    0.383948 v fanout62/A (sg13g2_buf_8)
     6    0.029844    0.027237    0.089435    0.473382 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027396    0.002522    0.475904 v _156_/B (sg13g2_or2_1)
     4    0.018570    0.074060    0.139904    0.615808 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.074072    0.000895    0.616703 v _256_/A2 (sg13g2_a21oi_1)
     1    0.004465    0.066366    0.095795    0.712498 ^ _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.066366    0.000313    0.712811 ^ output18/A (sg13g2_buf_2)
     1    0.081872    0.171901    0.197280    0.910091 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.171952    0.002469    0.912560 ^ sine_out[6] (out)
                                              0.912560   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.912560   data arrival time
---------------------------------------------------------------------------------------------
                                              2.937440   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007167    0.031070    0.171654    0.295464 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031070    0.000188    0.295652 v hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006320    0.045984    0.384181    0.679833 v hold1/X (sg13g2_dlygate4sd3_1)
                                                         net23 (net)
                      0.045984    0.000501    0.680334 v _129_/A (sg13g2_inv_2)
     2    0.014019    0.039215    0.044593    0.724927 ^ _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.039251    0.000942    0.725869 ^ output3/A (sg13g2_buf_2)
     1    0.081269    0.171393    0.182029    0.907898 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.171517    0.003804    0.911703 ^ signB (out)
                                              0.911703   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.911703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.938297   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034024    0.002220    0.811497 ^ _133_/A (sg13g2_inv_2)
     4    0.013280    0.028146    0.036290    0.847786 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028185    0.000844    0.848630 v _142_/A1 (sg13g2_o21ai_1)
     2    0.013649    0.167283    0.158664    1.007294 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.167290    0.000841    1.008135 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010638    0.100535    0.138605    1.146740 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.100537    0.000580    1.147320 v _146_/A1 (sg13g2_o21ai_1)
     2    0.011397    0.147121    0.170791    1.318111 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.147122    0.000370    1.318481 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.010403    0.095680    0.130463    1.448945 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.095684    0.000733    1.449677 v _150_/A2 (sg13g2_o21ai_1)
     1    0.007016    0.109981    0.131390    1.581067 ^ _150_/Y (sg13g2_o21ai_1)
                                                         _101_ (net)
                      0.109981    0.000560    1.581627 ^ _152_/A (sg13g2_xnor2_1)
     1    0.002959    0.064293    0.113603    1.695229 ^ _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.064293    0.000103    1.695333 ^ _290_/D (sg13g2_dfrbpq_1)
                                              1.695333   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    5.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064953    5.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    5.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973494   clock uncertainty
                                  0.000000    4.973494   clock reconvergence pessimism
                                 -0.126659    4.846835   library setup time
                                              4.846835   data required time
---------------------------------------------------------------------------------------------
                                              4.846835   data required time
                                             -1.695333   data arrival time
---------------------------------------------------------------------------------------------
                                              3.151502   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034024    0.002220    0.811497 ^ _133_/A (sg13g2_inv_2)
     4    0.013280    0.028146    0.036290    0.847786 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028185    0.000844    0.848630 v _142_/A1 (sg13g2_o21ai_1)
     2    0.013649    0.167283    0.158664    1.007294 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.167290    0.000841    1.008135 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010638    0.100535    0.138605    1.146740 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.100537    0.000580    1.147320 v _146_/A1 (sg13g2_o21ai_1)
     2    0.011397    0.147121    0.170791    1.318111 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.147122    0.000370    1.318481 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.010403    0.095680    0.130463    1.448945 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.095685    0.000756    1.449701 v _149_/B (sg13g2_xor2_1)
     1    0.002791    0.054248    0.116778    1.566478 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.054248    0.000103    1.566581 v _289_/D (sg13g2_dfrbpq_1)
                                              1.566581   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    5.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064953    5.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001238    5.123511 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973512   clock uncertainty
                                  0.000000    4.973512   clock reconvergence pessimism
                                 -0.124159    4.849353   library setup time
                                              4.849353   data required time
---------------------------------------------------------------------------------------------
                                              4.849353   data required time
                                             -1.566581   data arrival time
---------------------------------------------------------------------------------------------
                                              3.282772   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007217    0.039532    0.176708    0.300518 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039536    0.000404    0.300922 ^ output2/A (sg13g2_buf_2)
     1    0.081427    0.171718    0.182344    0.483265 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.171846    0.003875    0.487141 ^ sign (out)
                                              0.487141   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.487141   data arrival time
---------------------------------------------------------------------------------------------
                                              3.362859   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034024    0.002220    0.811497 ^ _133_/A (sg13g2_inv_2)
     4    0.013280    0.028146    0.036290    0.847786 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028185    0.000844    0.848630 v _142_/A1 (sg13g2_o21ai_1)
     2    0.013649    0.167283    0.158664    1.007294 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.167290    0.000841    1.008135 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010638    0.100535    0.138605    1.146740 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.100537    0.000580    1.147320 v _146_/A1 (sg13g2_o21ai_1)
     2    0.011397    0.147121    0.170791    1.318111 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.147127    0.000729    1.318840 ^ _275_/A (sg13g2_xor2_1)
     1    0.002684    0.060396    0.134921    1.453761 ^ _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.060396    0.000096    1.453858 ^ _288_/D (sg13g2_dfrbpq_2)
                                              1.453858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    5.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064953    5.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    5.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.973493   clock uncertainty
                                  0.000000    4.973493   clock reconvergence pessimism
                                 -0.125186    4.848307   library setup time
                                              4.848307   data required time
---------------------------------------------------------------------------------------------
                                              4.848307   data required time
                                             -1.453858   data arrival time
---------------------------------------------------------------------------------------------
                                              3.394449   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034024    0.002220    0.811497 ^ _133_/A (sg13g2_inv_2)
     4    0.013280    0.028146    0.036290    0.847786 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028185    0.000844    0.848630 v _142_/A1 (sg13g2_o21ai_1)
     2    0.013649    0.167283    0.158664    1.007294 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.167290    0.000841    1.008135 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010638    0.100535    0.138605    1.146740 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.100538    0.000690    1.147430 v _274_/A (sg13g2_xor2_1)
     1    0.003278    0.056900    0.123901    1.271330 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.056900    0.000211    1.271541 v _287_/D (sg13g2_dfrbpq_2)
                                              1.271541   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    5.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064953    5.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001224    5.123498 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.973498   clock uncertainty
                                  0.000000    4.973498   clock reconvergence pessimism
                                 -0.125114    4.848383   library setup time
                                              4.848383   data required time
---------------------------------------------------------------------------------------------
                                              4.848383   data required time
                                             -1.271541   data arrival time
---------------------------------------------------------------------------------------------
                                              3.576842   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034024    0.002220    0.811497 ^ _133_/A (sg13g2_inv_2)
     4    0.013280    0.028146    0.036290    0.847786 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028185    0.000844    0.848630 v _142_/A1 (sg13g2_o21ai_1)
     2    0.013649    0.167283    0.158664    1.007294 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.167292    0.000988    1.008282 ^ _273_/A (sg13g2_xor2_1)
     1    0.003206    0.066270    0.144458    1.152740 ^ _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.066270    0.000202    1.152942 ^ _286_/D (sg13g2_dfrbpq_1)
                                              1.152942   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    5.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065354    5.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    5.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973708   clock uncertainty
                                  0.000000    4.973708   clock reconvergence pessimism
                                 -0.127232    4.846476   library setup time
                                              4.846476   data required time
---------------------------------------------------------------------------------------------
                                              4.846476   data required time
                                             -1.152942   data arrival time
---------------------------------------------------------------------------------------------
                                              3.693534   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003287    0.025329    0.165356    0.289064 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025329    0.000127    0.289191 ^ fanout63/A (sg13g2_buf_2)
     4    0.027869    0.066416    0.099018    0.388209 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066574    0.002639    0.390849 ^ fanout62/A (sg13g2_buf_8)
     6    0.030840    0.029924    0.090015    0.480864 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030219    0.003074    0.483938 ^ fanout61/A (sg13g2_buf_8)
     8    0.043026    0.033832    0.076899    0.560836 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.034327    0.003161    0.563997 ^ _131_/A (sg13g2_inv_2)
     3    0.015007    0.030847    0.038513    0.602510 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030890    0.000942    0.603452 v _162_/A (sg13g2_nor2_2)
     4    0.017123    0.087399    0.091624    0.695076 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.087409    0.000792    0.695868 ^ _164_/B (sg13g2_nand2_1)
     4    0.013203    0.089606    0.113152    0.809019 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.089606    0.000356    0.809376 v _166_/C (sg13g2_nor3_1)
     2    0.009391    0.156289    0.154151    0.963527 ^ _166_/Y (sg13g2_nor3_1)
                                                         _115_ (net)
                      0.156294    0.000699    0.964227 ^ _167_/A2 (sg13g2_a21oi_1)
     1    0.005794    0.066839    0.111321    1.075547 v _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.066840    0.000245    1.075792 v _168_/B (sg13g2_nor2_1)
     1    0.003190    0.053165    0.063245    1.139037 ^ _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.053166    0.000198    1.139235 ^ _292_/D (sg13g2_dfrbpq_1)
                                              1.139235   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    5.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065354    5.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    5.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973690   clock uncertainty
                                  0.000000    4.973690   clock reconvergence pessimism
                                 -0.122976    4.850714   library setup time
                                              4.850714   data required time
---------------------------------------------------------------------------------------------
                                              4.850714   data required time
                                             -1.139235   data arrival time
---------------------------------------------------------------------------------------------
                                              3.711478   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054231    0.002570    0.383948 v fanout62/A (sg13g2_buf_8)
     6    0.029844    0.027237    0.089435    0.473382 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027311    0.001977    0.475359 v _155_/B (sg13g2_nor2_1)
     3    0.013839    0.128677    0.114199    0.589558 ^ _155_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.128685    0.000834    0.590392 ^ _157_/D (sg13g2_nand4_1)
     1    0.004035    0.085617    0.140958    0.731351 v _157_/Y (sg13g2_nand4_1)
                                                         _107_ (net)
                      0.085617    0.000163    0.731513 v _158_/C (sg13g2_nor3_1)
     2    0.012240    0.188590    0.178841    0.910355 ^ _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.188595    0.000743    0.911098 ^ _159_/B (sg13g2_xnor2_1)
     1    0.001895    0.075016    0.127277    1.038375 ^ _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.075016    0.000069    1.038444 ^ _291_/D (sg13g2_dfrbpq_1)
                                              1.038444   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    5.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065354    5.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    5.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973810   clock uncertainty
                                  0.000000    4.973810   clock reconvergence pessimism
                                 -0.130072    4.843738   library setup time
                                              4.843738   data required time
---------------------------------------------------------------------------------------------
                                              4.843738   data required time
                                             -1.038444   data arrival time
---------------------------------------------------------------------------------------------
                                              3.805294   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034068    0.002438    0.811714 ^ _272_/A (sg13g2_xnor2_1)
     1    0.002566    0.066439    0.083819    0.895533 ^ _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.066439    0.000093    0.895626 ^ _285_/D (sg13g2_dfrbpq_1)
                                              0.895626   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    5.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065354    5.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    5.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973705   clock uncertainty
                                  0.000000    4.973705   clock reconvergence pessimism
                                 -0.127287    4.846417   library setup time
                                              4.846417   data required time
---------------------------------------------------------------------------------------------
                                              4.846417   data required time
                                             -0.895626   data arrival time
---------------------------------------------------------------------------------------------
                                              3.950792   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019311    0.042380    0.193293    0.317132 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.042426    0.001258    0.318390 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009708    0.056459    0.402036    0.720426 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056459    0.000788    0.721214 v fanout67/A (sg13g2_buf_8)
     8    0.039284    0.030308    0.093728    0.814942 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030628    0.002157    0.817098 v _133_/A (sg13g2_inv_2)
     4    0.013472    0.035537    0.039094    0.856193 ^ _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035542    0.000332    0.856524 ^ _284_/D (sg13g2_dfrbpq_2)
                                              0.856524   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014121    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    5.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    5.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    5.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065354    5.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001207    5.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.973839   clock uncertainty
                                  0.000000    4.973839   clock reconvergence pessimism
                                 -0.117168    4.856671   library setup time
                                              4.856671   data required time
---------------------------------------------------------------------------------------------
                                              4.856671   data required time
                                             -0.856524   data arrival time
---------------------------------------------------------------------------------------------
                                              4.000146   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019311    0.042380    0.193293    0.317132 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.042426    0.001258    0.318390 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009708    0.056459    0.402036    0.720426 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056459    0.000788    0.721214 v fanout67/A (sg13g2_buf_8)
     8    0.039284    0.030308    0.093728    0.814942 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030615    0.002091    0.817032 v _172_/B (sg13g2_nor2_1)
     3    0.016233    0.148347    0.129251    0.946283 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.148378    0.001775    0.948058 ^ _174_/A (sg13g2_nor2_1)
     2    0.009781    0.063104    0.094702    1.042760 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.063108    0.000603    1.043363 v _175_/B (sg13g2_nand2_1)
     1    0.003811    0.037031    0.050391    1.093755 ^ _175_/Y (sg13g2_nand2_1)
                                                         _123_ (net)
                      0.037031    0.000150    1.093905 ^ _180_/A1 (sg13g2_a221oi_1)
     1    0.003276    0.080014    0.070137    1.164042 v _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.080014    0.000131    1.164173 v _196_/C (sg13g2_nor4_1)
     1    0.005655    0.155120    0.172128    1.336301 ^ _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.155120    0.000415    1.336716 ^ _214_/A2 (sg13g2_a21oi_1)
     1    0.003194    0.054374    0.097897    1.434613 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.054374    0.000125    1.434738 v output4/A (sg13g2_buf_2)
     1    0.083513    0.136577    0.176212    1.610950 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.137037    0.006540    1.617490 v sine_out[0] (out)
                                              1.617490   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.617490   data arrival time
---------------------------------------------------------------------------------------------
                                              2.232510   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.434106e-05 0.000000e+00 4.643409e-09 9.434570e-05  59.4%
Combinational        6.051328e-07 1.521074e-06 3.668753e-08 2.162894e-06   1.4%
Clock                4.464249e-05 1.777005e-05 2.141074e-09 6.241467e-05  39.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395887e-04 1.929112e-05 4.347201e-08 1.589233e-04 100.0%
                            87.8%        12.1%         0.0%
Writing metric power__internal__total: 0.0001395886647514999
Writing metric power__switching__total: 1.9291121134301648e-5
Writing metric power__leakage__total: 4.347200999177403e-8
Writing metric power__total: 0.00015892325609456748

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15031726289160482
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123493 source latency _288_/CLK ^
-0.123810 target latency _291_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150317 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15034578174635643
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123839 source latency _284_/CLK ^
-0.123493 target latency _288_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150346 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.25550060013107295
nom_typ_1p20V_25C: 0.25550060013107295
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.2325102398648013
nom_typ_1p20V_25C: 2.2325102398648013
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.255501
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.151502
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.123493         network latency _288_/CLK
        0.123839 network latency _284_/CLK
---------------
0.123493 0.123839 latency
        0.000346 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.135328         network latency _288_/CLK
        0.135521 network latency _284_/CLK
---------------
0.135328 0.135521 latency
        0.000193 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.85 fmax = 540.98
%OL_END_REPORT
