{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704251855374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704251855374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  3 06:47:35 2024 " "Processing started: Wed Jan  3 06:47:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704251855374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251855374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_state -c main_state " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_state -c main_state" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251855375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704251855484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704251855484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA5/a/1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA5/a/1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seq_det_pre " "Found entity 1: seq_det_pre" {  } { { "../../a/1.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/a/1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704251861092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251861092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_state " "Found entity 1: main_state" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704251861093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251861093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_state " "Elaborating entity \"main_state\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "serOutValid state_machine.sv(8) " "Verilog HDL Always Construct warning at state_machine.sv(8): inferring latch(es) for variable \"serOutValid\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S state_machine.sv(8) " "Verilog HDL Always Construct warning at state_machine.sv(8): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_en state_machine.sv(8) " "Verilog HDL Always Construct warning at state_machine.sv(8): inferring latch(es) for variable \"counter_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_en state_machine.sv(8) " "Verilog HDL Always Construct warning at state_machine.sv(8): inferring latch(es) for variable \"shift_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_en state_machine.sv(8) " "Inferred latch for \"shift_en\" at state_machine.sv(8)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_en state_machine.sv(8) " "Inferred latch for \"counter_en\" at state_machine.sv(8)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S state_machine.sv(8) " "Inferred latch for \"S\" at state_machine.sv(8)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "serOutValid state_machine.sv(8) " "Inferred latch for \"serOutValid\" at state_machine.sv(8)" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251861111 "|main_state"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_det_pre seq_det_pre:start_seq " "Elaborating entity \"seq_det_pre\" for hierarchy \"seq_det_pre:start_seq\"" {  } { { "../state_machine.sv" "start_seq" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704251861112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\$latch " "Latch S\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.COUNT_8 " "Ports D and ENA on the latch are fed by the same signal ps.COUNT_8" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704251861356 ""}  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704251861356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "counter_en VCC " "Pin \"counter_en\" is stuck at VCC" {  } { { "../state_machine.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA5/c/state_machine.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704251861360 "|main_state|counter_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704251861360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704251861411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704251861644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704251861689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704251861689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704251861702 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704251861702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704251861702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704251861702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704251861704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  3 06:47:41 2024 " "Processing ended: Wed Jan  3 06:47:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704251861704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704251861704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704251861704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704251861704 ""}
