{"vcs1":{"timestamp_begin":1744150264.857161940, "rt":0.51, "ut":0.12, "st":0.18}}
{"vcselab":{"timestamp_begin":1744150265.470786587, "rt":0.38, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1744150265.937052937, "rt":3.40, "ut":0.15, "st":2.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744150264.155559311}
{"VCS_COMP_START_TIME": 1744150264.155559311}
{"VCS_COMP_END_TIME": 1744150269.444753987}
{"VCS_USER_OPTIONS": "-full64 -sverilog +lint=all,noVCDE +warn=all -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cycloneiv_atoms.v -o simv divide_example.sv division.v"}
{"vcs1": {"peak_mem": 3532669}}
{"stitch_vcselab": {"peak_mem": 3532727}}
