
*** Running vivado
    with args -log openmips_min_sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc.tcl -notrace
Command: synth_design -top openmips_min_sopc -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20676 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 573.398 ; gain = 242.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v:25]
INFO: [Synth 8-6157] synthesizing module 'openmips' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/openmips.v:24]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/if_id.v:24]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/if_id.v:24]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/id.v:26]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/id.v:26]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/regfile.v:25]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/regfile.v:25]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/id_ex.v:25]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/id_ex.v:25]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/ex.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/ex.v:24]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/ex_mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (7#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/ex_mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/mem.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/mem.v:25]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/mem_wb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (9#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/mem_wb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (10#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/openmips.v:24]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/inst_rom.v:25]
INFO: [Synth 8-3876] $readmem data file 'D:/inst_rom.data' is read successfully [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/inst_rom.v:35]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (11#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/inst_rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (12#1) [D:/Vivado_project/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v:25]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[1]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[0]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 647.453 ; gain = 316.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 647.453 ; gain = 316.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 647.453 ; gain = 316.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "inst_mem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 647.453 ; gain = 316.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 18    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module id 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module inst_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design id has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design id has unconnected port pc_i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 798.203 ; gain = 467.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 899.297 ; gain = 593.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/CPU/CPU.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 10:57:53 2022...
