{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550097492050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550097492072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 13 17:38:11 2019 " "Processing started: Wed Feb 13 17:38:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550097492072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550097492072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comparator16 -c Comparator16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comparator16 -c Comparator16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550097492072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550097493853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550097493853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/comparator parts/generic_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/comparator parts/generic_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_nand-behavior " "Found design unit 1: generic_nand-behavior" {  } { { "../Comparator Parts/generic_nand.vhd" "" { Text "C:/intelFPGA_lite/18.1/Comparator Parts/generic_nand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511403 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_nand " "Found entity 1: generic_nand" {  } { { "../Comparator Parts/generic_nand.vhd" "" { Text "C:/intelFPGA_lite/18.1/Comparator Parts/generic_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550097511403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/comparator parts/comparator_cl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/comparator parts/comparator_cl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_cl-structure " "Found design unit 1: comparator_cl-structure" {  } { { "../Comparator Parts/comparator_cl.vhd" "" { Text "C:/intelFPGA_lite/18.1/Comparator Parts/comparator_cl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511427 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_cl " "Found entity 1: comparator_cl" {  } { { "../Comparator Parts/comparator_cl.vhd" "" { Text "C:/intelFPGA_lite/18.1/Comparator Parts/comparator_cl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550097511427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator1-dataflow " "Found design unit 1: comparator1-dataflow" {  } { { "Comparator1.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 2/Comparator1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511451 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator1 " "Found entity 1: comparator1" {  } { { "Comparator1.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 2/Comparator1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550097511451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator16-structure " "Found design unit 1: comparator16-structure" {  } { { "Comparator16.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 2/Comparator16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511471 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator16 " "Found entity 1: comparator16" {  } { { "Comparator16.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 2/Comparator16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550097511471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550097511471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Comparator16 " "Elaborating entity \"Comparator16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550097511553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator1 comparator1:\\G1:0:comparator_part1 " "Elaborating entity \"comparator1\" for hierarchy \"comparator1:\\G1:0:comparator_part1\"" {  } { { "Comparator16.vhd" "\\G1:0:comparator_part1" { Text "C:/intelFPGA_lite/18.1/Lab 2/Comparator16.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550097511600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_nand generic_nand:comparator_part2 " "Elaborating entity \"generic_nand\" for hierarchy \"generic_nand:comparator_part2\"" {  } { { "Comparator16.vhd" "comparator_part2" { Text "C:/intelFPGA_lite/18.1/Lab 2/Comparator16.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550097511621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550097512489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550097513012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550097513012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550097513201 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550097513201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550097513201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550097513201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550097513268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 13 17:38:33 2019 " "Processing ended: Wed Feb 13 17:38:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550097513268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550097513268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550097513268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550097513268 ""}
