#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
<<<<<<< HEAD
# Start of session at: Thu Jul 17 21:48:55 2025
# Process ID: 28024
# Current directory: F:/FPGA/AHU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4612 F:\FPGA\AHU\AHU.xpr
# Log file: F:/FPGA/AHU/vivado.log
# Journal file: F:/FPGA/AHU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/AHU/AHU.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
launch_runs impl_1 -to_step write_bitstream -jobs 12
=======
# Start of session at: Thu Jul 17 11:03:58 2025
# Process ID: 6248
# Current directory: C:/project/FPGA/AHU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16432 C:\project\FPGA\AHU\AHU.xpr
# Log file: C:/project/FPGA/AHU/vivado.log
# Journal file: C:/project/FPGA/AHU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/project/FPGA/AHU/AHU.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/project/FPGA/AHU/AHU.srcs/sources_1/new/fnd_controller.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/pwm_duty_cycle_control.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/fnd_cycle.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/oven_fnd.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/buzzer_sequence.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/top.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/clock_8Hz.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/D_FF.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/pwm_servo.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/freq_generator.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/tick_generator.v C:/project/FPGA/AHU/AHU.srcs/sources_1/new/btn_debouncer.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/D_FF.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/clock_8Hz.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_controller.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_cycle.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/pwm_duty_cycle_control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/tick_generator.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/tick_generator.v] -no_script -reset -force -quiet
remove_files  {C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/D_FF.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/clock_8Hz.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_controller.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/fnd_cycle.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/pwm_duty_cycle_control.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/new/tick_generator.v C:/project/FPGA/AHU/AHU.srcs/sources_1/imports/sources_1/new/tick_generator.v}
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_tx.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_tx.v
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_rx.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_rx.v
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_controller.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/uart_controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/oven_fnd.v] -no_script -reset -force -quiet
remove_files  C:/project/FPGA/AHU/AHU.srcs/sources_1/new/oven_fnd.v
add_files -norecurse C:/project/FPGA/AHU/AHU.srcs/sources_1/new/ahu_fnd.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
<<<<<<< HEAD
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
=======
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
<<<<<<< HEAD
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open F:/FPGA/AHU/AHU.srcs/sources_1/new/dht11.v w ]
add_files F:/FPGA/AHU/AHU.srcs/sources_1/new/dht11.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
=======
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v
update_compile_order -fileset sources_1
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hc_sr04.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v] -no_script -reset -force -quiet
remove_files  C:/project/FPGA/AHU/AHU.srcs/sources_1/new/hcsro4.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/project/FPGA/AHU/AHU.srcs/sources_1/new/data_sender.v w ]
add_files C:/project/FPGA/AHU/AHU.srcs/sources_1/new/data_sender.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v w ]
add_files -fileset sim_1 C:/project/FPGA/AHU/AHU.srcs/sim_1/new/tb_hc_sr04.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_hc_sr04 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_hc_sr04.tcl
run all
relaunch_sim
run all
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
restart
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project/FPGA/AHU/AHU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
run all
relaunch_sim
close_sim
launch_simulation
source tb_hc_sr04.tcl
relaunch_sim
>>>>>>> 134525a36c2a604b3872dcf31189640a4c7bab1c
