<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">DMA</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DMA:</div>
<div class="dyncontent">
<div class="center"><img src="group__DMA.png" border="0" usemap="#agroup____DMA" alt=""/></div>
<map name="agroup____DMA" id="agroup____DMA">
<area shape="rect" title=" " alt="" coords="5,5,59,31"/>
<area shape="rect" href="group__DMAx.html" title="Registers of the DMA1 &amp; DM2 peripherals." alt="" coords="107,5,168,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__DMAx"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMAx.html">DMAx</a></td></tr>
<tr class="memdesc:group__DMAx"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the DMA1 &amp; DM2 peripherals. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html">typedef_DMA_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the DMA peripheral.  <a href="structtypedef__DMA__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">LISR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc6661b3f4c21321cec2dbc3ed3d8c3b9"></a>Low Interrupt Status Register </p>
</td></tr>
<tr class="memitem:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 FIFO error interrupt flag  <a href="group__DMA.html#ga79bcc3f8e773206a66aba95c6f889d6f">More...</a><br /></td></tr>
<tr class="separator:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4fecde60c09e12f10113a156bb922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gafbc4fecde60c09e12f10113a156bb922"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 FIFO error interrupt flag  <a href="group__DMA.html#gafbc4fecde60c09e12f10113a156bb922">More...</a><br /></td></tr>
<tr class="separator:gafbc4fecde60c09e12f10113a156bb922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c42b194213872753460ef9b7745213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga99c42b194213872753460ef9b7745213"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 FIFO error interrupt flag  <a href="group__DMA.html#ga99c42b194213872753460ef9b7745213">More...</a><br /></td></tr>
<tr class="separator:ga99c42b194213872753460ef9b7745213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5367443a1378eef82aed62ca22763952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga5367443a1378eef82aed62ca22763952"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 FIFO error interrupt flag  <a href="group__DMA.html#ga5367443a1378eef82aed62ca22763952">More...</a><br /></td></tr>
<tr class="separator:ga5367443a1378eef82aed62ca22763952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72de97ebc9d063dceb38bada91c44878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga72de97ebc9d063dceb38bada91c44878"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 direct mode error interrupt flag  <a href="group__DMA.html#ga72de97ebc9d063dceb38bada91c44878">More...</a><br /></td></tr>
<tr class="separator:ga72de97ebc9d063dceb38bada91c44878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4903814bfc12dd6193416374fbddf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa4903814bfc12dd6193416374fbddf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 direct mode error interrupt flag  <a href="group__DMA.html#gaa4903814bfc12dd6193416374fbddf8c">More...</a><br /></td></tr>
<tr class="separator:gaa4903814bfc12dd6193416374fbddf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7edcd7404f0dcf19a724dfad22026a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gabc7edcd7404f0dcf19a724dfad22026a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 direct mode error interrupt flag  <a href="group__DMA.html#gabc7edcd7404f0dcf19a724dfad22026a">More...</a><br /></td></tr>
<tr class="separator:gabc7edcd7404f0dcf19a724dfad22026a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fd1397b41221f5bdf6f107cb92e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga01fd1397b41221f5bdf6f107cb92e196"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 direct mode error interrupt flag  <a href="group__DMA.html#ga01fd1397b41221f5bdf6f107cb92e196">More...</a><br /></td></tr>
<tr class="separator:ga01fd1397b41221f5bdf6f107cb92e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6181727d13abbc46283ff22ce359e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga6181727d13abbc46283ff22ce359e3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 half transfer interrupt flag  <a href="group__DMA.html#ga6181727d13abbc46283ff22ce359e3b9">More...</a><br /></td></tr>
<tr class="separator:ga6181727d13abbc46283ff22ce359e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04304a9f8891e325247c0aaa4c9fac72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga04304a9f8891e325247c0aaa4c9fac72"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 half transfer interrupt flag  <a href="group__DMA.html#ga04304a9f8891e325247c0aaa4c9fac72">More...</a><br /></td></tr>
<tr class="separator:ga04304a9f8891e325247c0aaa4c9fac72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 half transfer interrupt flag  <a href="group__DMA.html#ga6ca25185d14a1f0c208ec8ceadc787a6">More...</a><br /></td></tr>
<tr class="separator:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10c891ee2ec333b7f87eea5886d574f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gaa10c891ee2ec333b7f87eea5886d574f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 half transfer interrupt flag  <a href="group__DMA.html#gaa10c891ee2ec333b7f87eea5886d574f">More...</a><br /></td></tr>
<tr class="separator:gaa10c891ee2ec333b7f87eea5886d574f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc3f7e52c0688bed4b71fa37666901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadbc3f7e52c0688bed4b71fa37666901d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 transfer complete interrupt flag  <a href="group__DMA.html#gadbc3f7e52c0688bed4b71fa37666901d">More...</a><br /></td></tr>
<tr class="separator:gadbc3f7e52c0688bed4b71fa37666901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02aec39ded937b3ce816d3df4520d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gae02aec39ded937b3ce816d3df4520d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 transfer complete interrupt flag  <a href="group__DMA.html#gae02aec39ded937b3ce816d3df4520d9b">More...</a><br /></td></tr>
<tr class="separator:gae02aec39ded937b3ce816d3df4520d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 transfer complete interrupt flag  <a href="group__DMA.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">More...</a><br /></td></tr>
<tr class="separator:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 transfer complete interrupt flag  <a href="group__DMA.html#ga44e5bf8adbb2646d325cba8d5dd670d8">More...</a><br /></td></tr>
<tr class="separator:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">HISR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8cc4335b6ec1f253ec699dbbfb945a34"></a>High Interrupt Status Register </p>
</td></tr>
<tr class="memitem:gacab90057201b1da9774308ff3fb6cfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacab90057201b1da9774308ff3fb6cfa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 FIFO error interrupt flag  <a href="group__DMA.html#gacab90057201b1da9774308ff3fb6cfa1">More...</a><br /></td></tr>
<tr class="separator:gacab90057201b1da9774308ff3fb6cfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d62494b31bb830433ddd683f4872519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga0d62494b31bb830433ddd683f4872519"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 FIFO error interrupt flag  <a href="group__DMA.html#ga0d62494b31bb830433ddd683f4872519">More...</a><br /></td></tr>
<tr class="separator:ga0d62494b31bb830433ddd683f4872519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb297f94bde8d1aea580683d466ca8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gafb297f94bde8d1aea580683d466ca8ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 FIFO error interrupt flag  <a href="group__DMA.html#gafb297f94bde8d1aea580683d466ca8ca">More...</a><br /></td></tr>
<tr class="separator:gafb297f94bde8d1aea580683d466ca8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea53385fca360f16c4474db1cf18bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gadea53385fca360f16c4474db1cf18bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 FIFO error interrupt flag  <a href="group__DMA.html#gadea53385fca360f16c4474db1cf18bc1">More...</a><br /></td></tr>
<tr class="separator:gadea53385fca360f16c4474db1cf18bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf716f1bc12ea70f49802d84fb77646e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaf716f1bc12ea70f49802d84fb77646e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 direct mode error interrupt flag  <a href="group__DMA.html#gaf716f1bc12ea70f49802d84fb77646e8">More...</a><br /></td></tr>
<tr class="separator:gaf716f1bc12ea70f49802d84fb77646e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 direct mode error interrupt flag  <a href="group__DMA.html#gac5ee964eee9c88fa28d32ce3ea6478f2">More...</a><br /></td></tr>
<tr class="separator:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 direct mode error interrupt flag  <a href="group__DMA.html#gab7b58e7ba316d3fc296f4433b3e62c38">More...</a><br /></td></tr>
<tr class="separator:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 direct mode error interrupt flag  <a href="group__DMA.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">More...</a><br /></td></tr>
<tr class="separator:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba8d24329c676d70560eda0b8c1e5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gadba8d24329c676d70560eda0b8c1e5b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 half transfer interrupt flag  <a href="group__DMA.html#gadba8d24329c676d70560eda0b8c1e5b0">More...</a><br /></td></tr>
<tr class="separator:gadba8d24329c676d70560eda0b8c1e5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8617bf8160d1027879ffd354e04908d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga8617bf8160d1027879ffd354e04908d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 half transfer interrupt flag  <a href="group__DMA.html#ga8617bf8160d1027879ffd354e04908d9">More...</a><br /></td></tr>
<tr class="separator:ga8617bf8160d1027879ffd354e04908d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d39c14138e9ff216c203b288137144b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga0d39c14138e9ff216c203b288137144b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 half transfer interrupt flag  <a href="group__DMA.html#ga0d39c14138e9ff216c203b288137144b">More...</a><br /></td></tr>
<tr class="separator:ga0d39c14138e9ff216c203b288137144b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 half transfer interrupt flag  <a href="group__DMA.html#gaf535d1a3209d2e2e0e616e2d7501525d">More...</a><br /></td></tr>
<tr class="separator:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcce25c245499f9e62cb757e1871d973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gafcce25c245499f9e62cb757e1871d973"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 transfer complete interrupt flag  <a href="group__DMA.html#gafcce25c245499f9e62cb757e1871d973">More...</a><br /></td></tr>
<tr class="separator:gafcce25c245499f9e62cb757e1871d973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f15eaf1dd30450d1d35ee517507321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga64f15eaf1dd30450d1d35ee517507321"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 transfer complete interrupt flag  <a href="group__DMA.html#ga64f15eaf1dd30450d1d35ee517507321">More...</a><br /></td></tr>
<tr class="separator:ga64f15eaf1dd30450d1d35ee517507321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29468aa609150e241d9ae62c477cf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gad29468aa609150e241d9ae62c477cf45"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 transfer complete interrupt flag  <a href="group__DMA.html#gad29468aa609150e241d9ae62c477cf45">More...</a><br /></td></tr>
<tr class="separator:gad29468aa609150e241d9ae62c477cf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20a0a5e103def436d4e329fc0888482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:gad20a0a5e103def436d4e329fc0888482"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 transfer complete interrupt flag  <a href="group__DMA.html#gad20a0a5e103def436d4e329fc0888482">More...</a><br /></td></tr>
<tr class="separator:gad20a0a5e103def436d4e329fc0888482"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">LIFCR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp930d2cb98849a1cdd05597a18bb21310"></a>Low Interrupt Flag Register </p>
</td></tr>
<tr class="memitem:gab6a8790c511f7ee059430a0db26f58e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab6a8790c511f7ee059430a0db26f58e5">DMA_LISR_CFEIF0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab6a8790c511f7ee059430a0db26f58e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear FIFO error interrupt flag  <a href="group__DMA.html#gab6a8790c511f7ee059430a0db26f58e5">More...</a><br /></td></tr>
<tr class="separator:gab6a8790c511f7ee059430a0db26f58e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096ca6f917db2f996b00a0ac0af13129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga096ca6f917db2f996b00a0ac0af13129">DMA_LISR_CFEIF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga096ca6f917db2f996b00a0ac0af13129"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear FIFO error interrupt flag  <a href="group__DMA.html#ga096ca6f917db2f996b00a0ac0af13129">More...</a><br /></td></tr>
<tr class="separator:ga096ca6f917db2f996b00a0ac0af13129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e10808c905f4bba71e93f879241a360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2e10808c905f4bba71e93f879241a360">DMA_LISR_CFEIF2</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga2e10808c905f4bba71e93f879241a360"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear FIFO error interrupt flag  <a href="group__DMA.html#ga2e10808c905f4bba71e93f879241a360">More...</a><br /></td></tr>
<tr class="separator:ga2e10808c905f4bba71e93f879241a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d53a771f741f898aa19e34c3a8135d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf1d53a771f741f898aa19e34c3a8135d">DMA_LISR_CFEIF3</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaf1d53a771f741f898aa19e34c3a8135d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear FIFO error interrupt flag  <a href="group__DMA.html#gaf1d53a771f741f898aa19e34c3a8135d">More...</a><br /></td></tr>
<tr class="separator:gaf1d53a771f741f898aa19e34c3a8135d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede01f11732d3f800088087eaacb52f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaede01f11732d3f800088087eaacb52f4">DMA_LISR_CDMEIF0</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaede01f11732d3f800088087eaacb52f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear direct mode error interrupt flag  <a href="group__DMA.html#gaede01f11732d3f800088087eaacb52f4">More...</a><br /></td></tr>
<tr class="separator:gaede01f11732d3f800088087eaacb52f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35d580599768f7dac85a544ee5144d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf35d580599768f7dac85a544ee5144d6">DMA_LISR_CDMEIF1</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf35d580599768f7dac85a544ee5144d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear direct mode error interrupt flag  <a href="group__DMA.html#gaf35d580599768f7dac85a544ee5144d6">More...</a><br /></td></tr>
<tr class="separator:gaf35d580599768f7dac85a544ee5144d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3eda09f02dbd58dd9aad755354069c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaca3eda09f02dbd58dd9aad755354069c">DMA_LISR_CDMEIF2</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaca3eda09f02dbd58dd9aad755354069c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear direct mode error interrupt flag  <a href="group__DMA.html#gaca3eda09f02dbd58dd9aad755354069c">More...</a><br /></td></tr>
<tr class="separator:gaca3eda09f02dbd58dd9aad755354069c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388abfc126bc25e5892251b7328b6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga388abfc126bc25e5892251b7328b6875">DMA_LISR_CDMEIF3</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga388abfc126bc25e5892251b7328b6875"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear direct mode error interrupt flag  <a href="group__DMA.html#ga388abfc126bc25e5892251b7328b6875">More...</a><br /></td></tr>
<tr class="separator:ga388abfc126bc25e5892251b7328b6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063290c0c9e72c9d46aaa0f7f6fbb389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga063290c0c9e72c9d46aaa0f7f6fbb389">DMA_LISR_CTEIF0</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga063290c0c9e72c9d46aaa0f7f6fbb389"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear transfer error interrupt flag  <a href="group__DMA.html#ga063290c0c9e72c9d46aaa0f7f6fbb389">More...</a><br /></td></tr>
<tr class="separator:ga063290c0c9e72c9d46aaa0f7f6fbb389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3357cca1efc0d28415ce2ee94311e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3d3357cca1efc0d28415ce2ee94311e7">DMA_LISR_CTEIF1</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga3d3357cca1efc0d28415ce2ee94311e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear transfer error interrupt flag  <a href="group__DMA.html#ga3d3357cca1efc0d28415ce2ee94311e7">More...</a><br /></td></tr>
<tr class="separator:ga3d3357cca1efc0d28415ce2ee94311e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafddb0647ccba0d2c377390ddd9ba25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gacafddb0647ccba0d2c377390ddd9ba25">DMA_LISR_CTEIF2</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gacafddb0647ccba0d2c377390ddd9ba25"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear transfer error interrupt flag  <a href="group__DMA.html#gacafddb0647ccba0d2c377390ddd9ba25">More...</a><br /></td></tr>
<tr class="separator:gacafddb0647ccba0d2c377390ddd9ba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f1ca04797621f4cac381b88a20587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gade7f1ca04797621f4cac381b88a20587">DMA_LISR_CTEIF3</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gade7f1ca04797621f4cac381b88a20587"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear transfer error interrupt flag  <a href="group__DMA.html#gade7f1ca04797621f4cac381b88a20587">More...</a><br /></td></tr>
<tr class="separator:gade7f1ca04797621f4cac381b88a20587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8933e2cc594cd727f583955908ec87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafc8933e2cc594cd727f583955908ec87">DMA_LISR_CHTIF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gafc8933e2cc594cd727f583955908ec87"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear half transfer interrupt flag  <a href="group__DMA.html#gafc8933e2cc594cd727f583955908ec87">More...</a><br /></td></tr>
<tr class="separator:gafc8933e2cc594cd727f583955908ec87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f28f0699ac3288b75d9c7292a198b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga4f28f0699ac3288b75d9c7292a198b6c">DMA_LISR_CHTIF1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga4f28f0699ac3288b75d9c7292a198b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear half transfer interrupt flag  <a href="group__DMA.html#ga4f28f0699ac3288b75d9c7292a198b6c">More...</a><br /></td></tr>
<tr class="separator:ga4f28f0699ac3288b75d9c7292a198b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1838dded2f8d5c6ef4c565bf6a7c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2a1838dded2f8d5c6ef4c565bf6a7c13">DMA_LISR_CHTIF2</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga2a1838dded2f8d5c6ef4c565bf6a7c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear half transfer interrupt flag  <a href="group__DMA.html#ga2a1838dded2f8d5c6ef4c565bf6a7c13">More...</a><br /></td></tr>
<tr class="separator:ga2a1838dded2f8d5c6ef4c565bf6a7c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebb7145461e8e722e13d8cddfa6b90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8ebb7145461e8e722e13d8cddfa6b90b">DMA_LISR_CHTIF3</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga8ebb7145461e8e722e13d8cddfa6b90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear half transfer interrupt flag  <a href="group__DMA.html#ga8ebb7145461e8e722e13d8cddfa6b90b">More...</a><br /></td></tr>
<tr class="separator:ga8ebb7145461e8e722e13d8cddfa6b90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6a03f4b9946f0d1a50c066cdabf0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8d6a03f4b9946f0d1a50c066cdabf0ed">DMA_LISR_CTCIF0</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga8d6a03f4b9946f0d1a50c066cdabf0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear transfer complete interrupt flag  <a href="group__DMA.html#ga8d6a03f4b9946f0d1a50c066cdabf0ed">More...</a><br /></td></tr>
<tr class="separator:ga8d6a03f4b9946f0d1a50c066cdabf0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e8d05ea5be1bb8405fabdf64e940b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga62e8d05ea5be1bb8405fabdf64e940b5">DMA_LISR_CTCIF1</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga62e8d05ea5be1bb8405fabdf64e940b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear transfer complete interrupt flag  <a href="group__DMA.html#ga62e8d05ea5be1bb8405fabdf64e940b5">More...</a><br /></td></tr>
<tr class="separator:ga62e8d05ea5be1bb8405fabdf64e940b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf265498499f34d319452b9edf160c1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf265498499f34d319452b9edf160c1f4">DMA_LISR_CTCIF2</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gaf265498499f34d319452b9edf160c1f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear transfer complete interrupt flag  <a href="group__DMA.html#gaf265498499f34d319452b9edf160c1f4">More...</a><br /></td></tr>
<tr class="separator:gaf265498499f34d319452b9edf160c1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8861c366cc65bff466262b57e8185033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8861c366cc65bff466262b57e8185033">DMA_LISR_CTCIF3</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga8861c366cc65bff466262b57e8185033"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear transfer complete interrupt flag  <a href="group__DMA.html#ga8861c366cc65bff466262b57e8185033">More...</a><br /></td></tr>
<tr class="separator:ga8861c366cc65bff466262b57e8185033"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">HIFCR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp50cb10c59450531d6c97083075fc7925"></a>High Interrupt Flag Clear Register </p>
</td></tr>
<tr class="memitem:ga01c094f4299acf85cda5bf2d5f1dc787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga01c094f4299acf85cda5bf2d5f1dc787">DMA_HISR_CFEIF4</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga01c094f4299acf85cda5bf2d5f1dc787"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear FIFO error interrupt flag  <a href="group__DMA.html#ga01c094f4299acf85cda5bf2d5f1dc787">More...</a><br /></td></tr>
<tr class="separator:ga01c094f4299acf85cda5bf2d5f1dc787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60ecd89fc53b647b8417328684a49bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa60ecd89fc53b647b8417328684a49bf">DMA_HISR_CFEIF5</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa60ecd89fc53b647b8417328684a49bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear FIFO error interrupt flag  <a href="group__DMA.html#gaa60ecd89fc53b647b8417328684a49bf">More...</a><br /></td></tr>
<tr class="separator:gaa60ecd89fc53b647b8417328684a49bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78437cb52e7024ed78a2b8b4161f9a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga78437cb52e7024ed78a2b8b4161f9a84">DMA_HISR_CFEIF6</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga78437cb52e7024ed78a2b8b4161f9a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear FIFO error interrupt flag  <a href="group__DMA.html#ga78437cb52e7024ed78a2b8b4161f9a84">More...</a><br /></td></tr>
<tr class="separator:ga78437cb52e7024ed78a2b8b4161f9a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad696792307592618ee1096d3ba358226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad696792307592618ee1096d3ba358226">DMA_HISR_CFEIF7</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gad696792307592618ee1096d3ba358226"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear FIFO error interrupt flag  <a href="group__DMA.html#gad696792307592618ee1096d3ba358226">More...</a><br /></td></tr>
<tr class="separator:gad696792307592618ee1096d3ba358226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc7b19e57db55b5a16aaad03411efc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3fc7b19e57db55b5a16aaad03411efc8">DMA_HISR_CDMEIF4</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3fc7b19e57db55b5a16aaad03411efc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear direct mode error interrupt flag  <a href="group__DMA.html#ga3fc7b19e57db55b5a16aaad03411efc8">More...</a><br /></td></tr>
<tr class="separator:ga3fc7b19e57db55b5a16aaad03411efc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01043609ec31251af1b2ff551133a02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga01043609ec31251af1b2ff551133a02b">DMA_HISR_CDMEIF5</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga01043609ec31251af1b2ff551133a02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear direct mode error interrupt flag  <a href="group__DMA.html#ga01043609ec31251af1b2ff551133a02b">More...</a><br /></td></tr>
<tr class="separator:ga01043609ec31251af1b2ff551133a02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be4c37e0aa3d871e0d9e98359938a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga7be4c37e0aa3d871e0d9e98359938a01">DMA_HISR_CDMEIF6</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga7be4c37e0aa3d871e0d9e98359938a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear direct mode error interrupt flag  <a href="group__DMA.html#ga7be4c37e0aa3d871e0d9e98359938a01">More...</a><br /></td></tr>
<tr class="separator:ga7be4c37e0aa3d871e0d9e98359938a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0a7156f28ec797886c8769048d7b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga4d0a7156f28ec797886c8769048d7b0e">DMA_HISR_CDMEIF7</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga4d0a7156f28ec797886c8769048d7b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear direct mode error interrupt flag  <a href="group__DMA.html#ga4d0a7156f28ec797886c8769048d7b0e">More...</a><br /></td></tr>
<tr class="separator:ga4d0a7156f28ec797886c8769048d7b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccbd73e57879424cb918ac2cb28f99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafccbd73e57879424cb918ac2cb28f99c">DMA_HISR_CTEIF4</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafccbd73e57879424cb918ac2cb28f99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear transfer error interrupt flag  <a href="group__DMA.html#gafccbd73e57879424cb918ac2cb28f99c">More...</a><br /></td></tr>
<tr class="separator:gafccbd73e57879424cb918ac2cb28f99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98eb6b998439cbbf1d1b87a0c7f7da3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga98eb6b998439cbbf1d1b87a0c7f7da3d">DMA_HISR_CTEIF5</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga98eb6b998439cbbf1d1b87a0c7f7da3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear transfer error interrupt flag  <a href="group__DMA.html#ga98eb6b998439cbbf1d1b87a0c7f7da3d">More...</a><br /></td></tr>
<tr class="separator:ga98eb6b998439cbbf1d1b87a0c7f7da3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddef3e1f127541b195e44236d9346ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2ddef3e1f127541b195e44236d9346ac">DMA_HISR_CTEIF6</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga2ddef3e1f127541b195e44236d9346ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear transfer error interrupt flag  <a href="group__DMA.html#ga2ddef3e1f127541b195e44236d9346ac">More...</a><br /></td></tr>
<tr class="separator:ga2ddef3e1f127541b195e44236d9346ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b51aa0423c20c55d5304b979af3aa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5b51aa0423c20c55d5304b979af3aa52">DMA_HISR_CTEIF7</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga5b51aa0423c20c55d5304b979af3aa52"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear transfer error interrupt flag  <a href="group__DMA.html#ga5b51aa0423c20c55d5304b979af3aa52">More...</a><br /></td></tr>
<tr class="separator:ga5b51aa0423c20c55d5304b979af3aa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895b9e0d8371e72f15665581b16bd7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga895b9e0d8371e72f15665581b16bd7db">DMA_HISR_CHTIF4</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga895b9e0d8371e72f15665581b16bd7db"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear half transfer interrupt flag  <a href="group__DMA.html#ga895b9e0d8371e72f15665581b16bd7db">More...</a><br /></td></tr>
<tr class="separator:ga895b9e0d8371e72f15665581b16bd7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfc6f64044fb617215343c06b997e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga7dfc6f64044fb617215343c06b997e15">DMA_HISR_CHTIF5</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga7dfc6f64044fb617215343c06b997e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear half transfer interrupt flag  <a href="group__DMA.html#ga7dfc6f64044fb617215343c06b997e15">More...</a><br /></td></tr>
<tr class="separator:ga7dfc6f64044fb617215343c06b997e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae09ecb390481c7c5c0f4a18637fee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaeae09ecb390481c7c5c0f4a18637fee0">DMA_HISR_CHTIF6</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaeae09ecb390481c7c5c0f4a18637fee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear half transfer interrupt flag  <a href="group__DMA.html#gaeae09ecb390481c7c5c0f4a18637fee0">More...</a><br /></td></tr>
<tr class="separator:gaeae09ecb390481c7c5c0f4a18637fee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3536c0c9bba197e33358f818f9b42457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3536c0c9bba197e33358f818f9b42457">DMA_HISR_CHTIF7</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga3536c0c9bba197e33358f818f9b42457"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear half transfer interrupt flag  <a href="group__DMA.html#ga3536c0c9bba197e33358f818f9b42457">More...</a><br /></td></tr>
<tr class="separator:ga3536c0c9bba197e33358f818f9b42457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf117590fd9dda3e5af2cba610ec8d915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf117590fd9dda3e5af2cba610ec8d915">DMA_HISR_CTCIF4</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaf117590fd9dda3e5af2cba610ec8d915"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear transfer complete interrupt flag  <a href="group__DMA.html#gaf117590fd9dda3e5af2cba610ec8d915">More...</a><br /></td></tr>
<tr class="separator:gaf117590fd9dda3e5af2cba610ec8d915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e21150ed77d7f94744a7cea8ca5d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga54e21150ed77d7f94744a7cea8ca5d2c">DMA_HISR_CTCIF5</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga54e21150ed77d7f94744a7cea8ca5d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear transfer complete interrupt flag  <a href="group__DMA.html#ga54e21150ed77d7f94744a7cea8ca5d2c">More...</a><br /></td></tr>
<tr class="separator:ga54e21150ed77d7f94744a7cea8ca5d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea3725faed0299639b541d216038cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafea3725faed0299639b541d216038cdf">DMA_HISR_CTCIF6</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gafea3725faed0299639b541d216038cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear transfer complete interrupt flag  <a href="group__DMA.html#gafea3725faed0299639b541d216038cdf">More...</a><br /></td></tr>
<tr class="separator:gafea3725faed0299639b541d216038cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc743518da6b9f498956f0f7c79d9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0bc743518da6b9f498956f0f7c79d9b3">DMA_HISR_CTCIF7</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga0bc743518da6b9f498956f0f7c79d9b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear transfer complete interrupt flag  <a href="group__DMA.html#ga0bc743518da6b9f498956f0f7c79d9b3">More...</a><br /></td></tr>
<tr class="separator:ga0bc743518da6b9f498956f0f7c79d9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SXCR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee6daa27ddbdeff5cec6203bac5a687b"></a>Stream X Configuration Register </p>
</td></tr>
<tr class="memitem:gacbab281087de6a144f9e56b5ace36a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gacbab281087de6a144f9e56b5ace36a59">DMA_SXCR_CHSEL</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:gacbab281087de6a144f9e56b5ace36a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel selection  <a href="group__DMA.html#gacbab281087de6a144f9e56b5ace36a59">More...</a><br /></td></tr>
<tr class="separator:gacbab281087de6a144f9e56b5ace36a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2330271e0db97960a95833efef10314d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2330271e0db97960a95833efef10314d">DMA_SXCR_MBURST</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga2330271e0db97960a95833efef10314d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Memory burst transfer configuration  <a href="group__DMA.html#ga2330271e0db97960a95833efef10314d">More...</a><br /></td></tr>
<tr class="separator:ga2330271e0db97960a95833efef10314d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faf2eda21fe2d0c98b6c91885e048d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8faf2eda21fe2d0c98b6c91885e048d4">DMA_SXCR_PBURST</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga8faf2eda21fe2d0c98b6c91885e048d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Peripheral burst trasnfer configuration  <a href="group__DMA.html#ga8faf2eda21fe2d0c98b6c91885e048d4">More...</a><br /></td></tr>
<tr class="separator:ga8faf2eda21fe2d0c98b6c91885e048d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ae6c541b7178269d77d79ecef4751a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga25ae6c541b7178269d77d79ecef4751a">DMA_SXCR_CT</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga25ae6c541b7178269d77d79ecef4751a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Current target  <a href="group__DMA.html#ga25ae6c541b7178269d77d79ecef4751a">More...</a><br /></td></tr>
<tr class="separator:ga25ae6c541b7178269d77d79ecef4751a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665e0edb6ac5c50ff830f76e9ee04d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga665e0edb6ac5c50ff830f76e9ee04d40">DMA_SXCR_DBM</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga665e0edb6ac5c50ff830f76e9ee04d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Double buffer mode  <a href="group__DMA.html#ga665e0edb6ac5c50ff830f76e9ee04d40">More...</a><br /></td></tr>
<tr class="separator:ga665e0edb6ac5c50ff830f76e9ee04d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00799777a1aabab426c2a362b771807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa00799777a1aabab426c2a362b771807">DMA_SXCR_PL</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaa00799777a1aabab426c2a362b771807"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Priority level  <a href="group__DMA.html#gaa00799777a1aabab426c2a362b771807">More...</a><br /></td></tr>
<tr class="separator:gaa00799777a1aabab426c2a362b771807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aae3d804786726bdeade3f4e21781c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5aae3d804786726bdeade3f4e21781c0">DMA_SXCR_PINCOS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga5aae3d804786726bdeade3f4e21781c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Peripheral increment offset size  <a href="group__DMA.html#ga5aae3d804786726bdeade3f4e21781c0">More...</a><br /></td></tr>
<tr class="separator:ga5aae3d804786726bdeade3f4e21781c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540ccdabba646daabd8d85ae3a762ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga540ccdabba646daabd8d85ae3a762ac8">DMA_SXCR_MSIZE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga540ccdabba646daabd8d85ae3a762ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Memory data size  <a href="group__DMA.html#ga540ccdabba646daabd8d85ae3a762ac8">More...</a><br /></td></tr>
<tr class="separator:ga540ccdabba646daabd8d85ae3a762ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f65b364ae53d909ef88c5f40f9d320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga1f65b364ae53d909ef88c5f40f9d320c">DMA_SXCR_PSIZE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga1f65b364ae53d909ef88c5f40f9d320c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Peripheral data size  <a href="group__DMA.html#ga1f65b364ae53d909ef88c5f40f9d320c">More...</a><br /></td></tr>
<tr class="separator:ga1f65b364ae53d909ef88c5f40f9d320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a7786a2c716c599d6bed1ff2487a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa9a7786a2c716c599d6bed1ff2487a03">DMA_SXCR_MINC</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaa9a7786a2c716c599d6bed1ff2487a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Memory increment mode  <a href="group__DMA.html#gaa9a7786a2c716c599d6bed1ff2487a03">More...</a><br /></td></tr>
<tr class="separator:gaa9a7786a2c716c599d6bed1ff2487a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f638e2bb42208c93e040cd64ee435c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga23f638e2bb42208c93e040cd64ee435c">DMA_SXCR_PINC</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga23f638e2bb42208c93e040cd64ee435c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Perupheral increment mode  <a href="group__DMA.html#ga23f638e2bb42208c93e040cd64ee435c">More...</a><br /></td></tr>
<tr class="separator:ga23f638e2bb42208c93e040cd64ee435c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5db1b9ec442af22fa282b3cb9353eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad5db1b9ec442af22fa282b3cb9353eeb">DMA_SXCR_CIRC</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gad5db1b9ec442af22fa282b3cb9353eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Circular mode  <a href="group__DMA.html#gad5db1b9ec442af22fa282b3cb9353eeb">More...</a><br /></td></tr>
<tr class="separator:gad5db1b9ec442af22fa282b3cb9353eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff52ac4dbe02252651928c3e3ecfa148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaff52ac4dbe02252651928c3e3ecfa148">DMA_SXCR_DIR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaff52ac4dbe02252651928c3e3ecfa148"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data transfer direction  <a href="group__DMA.html#gaff52ac4dbe02252651928c3e3ecfa148">More...</a><br /></td></tr>
<tr class="separator:gaff52ac4dbe02252651928c3e3ecfa148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380b9953c8f3071e0542b44cfb4ddb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga380b9953c8f3071e0542b44cfb4ddb48">DMA_SXCR_PFCTRL</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga380b9953c8f3071e0542b44cfb4ddb48"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Peripheral flow controller  <a href="group__DMA.html#ga380b9953c8f3071e0542b44cfb4ddb48">More...</a><br /></td></tr>
<tr class="separator:ga380b9953c8f3071e0542b44cfb4ddb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbc28d58c5c71a7b20dca28e6d91c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaacbc28d58c5c71a7b20dca28e6d91c8d">DMA_SXCR_TCIE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaacbc28d58c5c71a7b20dca28e6d91c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transfer complete interrupt enable  <a href="group__DMA.html#gaacbc28d58c5c71a7b20dca28e6d91c8d">More...</a><br /></td></tr>
<tr class="separator:gaacbc28d58c5c71a7b20dca28e6d91c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e51fa6e5f5b9ab059077f3e1e5c027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf2e51fa6e5f5b9ab059077f3e1e5c027">DMA_SXCR_HTIE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaf2e51fa6e5f5b9ab059077f3e1e5c027"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Half transfer interrupt enable  <a href="group__DMA.html#gaf2e51fa6e5f5b9ab059077f3e1e5c027">More...</a><br /></td></tr>
<tr class="separator:gaf2e51fa6e5f5b9ab059077f3e1e5c027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad230401b491279e515c0a2c1c26fbe51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad230401b491279e515c0a2c1c26fbe51">DMA_SXCR_TEIE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad230401b491279e515c0a2c1c26fbe51"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transfer error interrupt enable  <a href="group__DMA.html#gad230401b491279e515c0a2c1c26fbe51">More...</a><br /></td></tr>
<tr class="separator:gad230401b491279e515c0a2c1c26fbe51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d942acbb6c0a8f1fb3900b4aeed98ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0d942acbb6c0a8f1fb3900b4aeed98ec">DMA_SXCR_DMEIE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga0d942acbb6c0a8f1fb3900b4aeed98ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Direct mode error interrupt enable  <a href="group__DMA.html#ga0d942acbb6c0a8f1fb3900b4aeed98ec">More...</a><br /></td></tr>
<tr class="separator:ga0d942acbb6c0a8f1fb3900b4aeed98ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566bcd4e5bc3d477b528c909401913e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6566bcd4e5bc3d477b528c909401913e">DMA_SXCR_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6566bcd4e5bc3d477b528c909401913e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream enable  <a href="group__DMA.html#ga6566bcd4e5bc3d477b528c909401913e">More...</a><br /></td></tr>
<tr class="separator:ga6566bcd4e5bc3d477b528c909401913e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SXNDTR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp072d1916e9cc6d329cce849ba03d61ba"></a>Stream X Number of Data Register </p>
</td></tr>
<tr class="memitem:ga052cf753597c90ddc9c7d60e8d98c7ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga052cf753597c90ddc9c7d60e8d98c7ad">DMA_SXDTR_NDT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga052cf753597c90ddc9c7d60e8d98c7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">[16-bit] Number of data items to transfer  <a href="group__DMA.html#ga052cf753597c90ddc9c7d60e8d98c7ad">More...</a><br /></td></tr>
<tr class="separator:ga052cf753597c90ddc9c7d60e8d98c7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SXPAR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd19e013087ba0a10ae6ece379de0d91f"></a>Stream X Peripheral Address Register </p>
</td></tr>
<tr class="memitem:ga1e2df9e6485b345d3d4abe8401419885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga1e2df9e6485b345d3d4abe8401419885">DMA_SXPAR_PAR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1e2df9e6485b345d3d4abe8401419885"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Peripheral address  <a href="group__DMA.html#ga1e2df9e6485b345d3d4abe8401419885">More...</a><br /></td></tr>
<tr class="separator:ga1e2df9e6485b345d3d4abe8401419885"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SXM0AR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfe54824fe8b6c4360feaa51ffe9b558b"></a>Stream X Memory 0 Address Register </p>
</td></tr>
<tr class="memitem:gae0781cf48498f278949e17411dd9dcd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gae0781cf48498f278949e17411dd9dcd1">DMA_SXM0AR_M0A</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae0781cf48498f278949e17411dd9dcd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Memory 0 address  <a href="group__DMA.html#gae0781cf48498f278949e17411dd9dcd1">More...</a><br /></td></tr>
<tr class="separator:gae0781cf48498f278949e17411dd9dcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SXM1AR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp30255f233cebe704be1889383b6306fe"></a>Stream X Memory 1 Address Register </p>
</td></tr>
<tr class="memitem:ga73ed4ab6b283a581e340ee50bb474b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga73ed4ab6b283a581e340ee50bb474b8d">DMA_SXM1AR_M1A</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga73ed4ab6b283a581e340ee50bb474b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Memory 1 address  <a href="group__DMA.html#ga73ed4ab6b283a581e340ee50bb474b8d">More...</a><br /></td></tr>
<tr class="separator:ga73ed4ab6b283a581e340ee50bb474b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SXFCR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf08e5dee03c5b30dda9bb5606f6028e3"></a>Stream X FIFO Control Register </p>
</td></tr>
<tr class="memitem:ga801cdcb8db79802df734d6bf114e87c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga801cdcb8db79802df734d6bf114e87c3">DMA_SXFCR_FTH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga801cdcb8db79802df734d6bf114e87c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] FIFO threshold selection  <a href="group__DMA.html#ga801cdcb8db79802df734d6bf114e87c3">More...</a><br /></td></tr>
<tr class="separator:ga801cdcb8db79802df734d6bf114e87c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8713a1a2be39d923a3f24810340d941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab8713a1a2be39d923a3f24810340d941">DMA_SXFCR_DMDIS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gab8713a1a2be39d923a3f24810340d941"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Direct mode disable  <a href="group__DMA.html#gab8713a1a2be39d923a3f24810340d941">More...</a><br /></td></tr>
<tr class="separator:gab8713a1a2be39d923a3f24810340d941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f12f393dc65aada89cdef80339db261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5f12f393dc65aada89cdef80339db261">DMA_SXFCR_DS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5f12f393dc65aada89cdef80339db261"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] FIFO status  <a href="group__DMA.html#ga5f12f393dc65aada89cdef80339db261">More...</a><br /></td></tr>
<tr class="separator:ga5f12f393dc65aada89cdef80339db261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bc96f0ba76860058faaa283115aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga512bc96f0ba76860058faaa283115aaf">DMA_SXFCR_FEIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga512bc96f0ba76860058faaa283115aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] FIFO error interrupt enable  <a href="group__DMA.html#ga512bc96f0ba76860058faaa283115aaf">More...</a><br /></td></tr>
<tr class="separator:ga512bc96f0ba76860058faaa283115aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3fc7b19e57db55b5a16aaad03411efc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc7b19e57db55b5a16aaad03411efc8">&#9670;&nbsp;</a></span>DMA_HISR_CDMEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CDMEIF4&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01043609ec31251af1b2ff551133a02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01043609ec31251af1b2ff551133a02b">&#9670;&nbsp;</a></span>DMA_HISR_CDMEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CDMEIF5&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7be4c37e0aa3d871e0d9e98359938a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7be4c37e0aa3d871e0d9e98359938a01">&#9670;&nbsp;</a></span>DMA_HISR_CDMEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CDMEIF6&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4d0a7156f28ec797886c8769048d7b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d0a7156f28ec797886c8769048d7b0e">&#9670;&nbsp;</a></span>DMA_HISR_CDMEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CDMEIF7&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01c094f4299acf85cda5bf2d5f1dc787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c094f4299acf85cda5bf2d5f1dc787">&#9670;&nbsp;</a></span>DMA_HISR_CFEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CFEIF4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa60ecd89fc53b647b8417328684a49bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa60ecd89fc53b647b8417328684a49bf">&#9670;&nbsp;</a></span>DMA_HISR_CFEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CFEIF5&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78437cb52e7024ed78a2b8b4161f9a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78437cb52e7024ed78a2b8b4161f9a84">&#9670;&nbsp;</a></span>DMA_HISR_CFEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CFEIF6&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad696792307592618ee1096d3ba358226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad696792307592618ee1096d3ba358226">&#9670;&nbsp;</a></span>DMA_HISR_CFEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CFEIF7&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga895b9e0d8371e72f15665581b16bd7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga895b9e0d8371e72f15665581b16bd7db">&#9670;&nbsp;</a></span>DMA_HISR_CHTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CHTIF4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7dfc6f64044fb617215343c06b997e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dfc6f64044fb617215343c06b997e15">&#9670;&nbsp;</a></span>DMA_HISR_CHTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CHTIF5&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeae09ecb390481c7c5c0f4a18637fee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae09ecb390481c7c5c0f4a18637fee0">&#9670;&nbsp;</a></span>DMA_HISR_CHTIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CHTIF6&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3536c0c9bba197e33358f818f9b42457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3536c0c9bba197e33358f818f9b42457">&#9670;&nbsp;</a></span>DMA_HISR_CHTIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CHTIF7&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf117590fd9dda3e5af2cba610ec8d915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf117590fd9dda3e5af2cba610ec8d915">&#9670;&nbsp;</a></span>DMA_HISR_CTCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTCIF4&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54e21150ed77d7f94744a7cea8ca5d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e21150ed77d7f94744a7cea8ca5d2c">&#9670;&nbsp;</a></span>DMA_HISR_CTCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTCIF5&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafea3725faed0299639b541d216038cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafea3725faed0299639b541d216038cdf">&#9670;&nbsp;</a></span>DMA_HISR_CTCIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTCIF6&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0bc743518da6b9f498956f0f7c79d9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc743518da6b9f498956f0f7c79d9b3">&#9670;&nbsp;</a></span>DMA_HISR_CTCIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTCIF7&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafccbd73e57879424cb918ac2cb28f99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafccbd73e57879424cb918ac2cb28f99c">&#9670;&nbsp;</a></span>DMA_HISR_CTEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTEIF4&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98eb6b998439cbbf1d1b87a0c7f7da3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98eb6b998439cbbf1d1b87a0c7f7da3d">&#9670;&nbsp;</a></span>DMA_HISR_CTEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTEIF5&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ddef3e1f127541b195e44236d9346ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ddef3e1f127541b195e44236d9346ac">&#9670;&nbsp;</a></span>DMA_HISR_CTEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTEIF6&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b51aa0423c20c55d5304b979af3aa52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b51aa0423c20c55d5304b979af3aa52">&#9670;&nbsp;</a></span>DMA_HISR_CTEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_CTEIF7&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf716f1bc12ea70f49802d84fb77646e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf716f1bc12ea70f49802d84fb77646e8">&#9670;&nbsp;</a></span>DMA_HISR_DMEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5ee964eee9c88fa28d32ce3ea6478f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ee964eee9c88fa28d32ce3ea6478f2">&#9670;&nbsp;</a></span>DMA_HISR_DMEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF5&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7b58e7ba316d3fc296f4433b3e62c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7b58e7ba316d3fc296f4433b3e62c38">&#9670;&nbsp;</a></span>DMA_HISR_DMEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF6&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3bb23848f8a022a47ab4abd5aa9b7d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bb23848f8a022a47ab4abd5aa9b7d39">&#9670;&nbsp;</a></span>DMA_HISR_DMEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF7&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacab90057201b1da9774308ff3fb6cfa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacab90057201b1da9774308ff3fb6cfa1">&#9670;&nbsp;</a></span>DMA_HISR_FEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d62494b31bb830433ddd683f4872519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d62494b31bb830433ddd683f4872519">&#9670;&nbsp;</a></span>DMA_HISR_FEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF5&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb297f94bde8d1aea580683d466ca8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb297f94bde8d1aea580683d466ca8ca">&#9670;&nbsp;</a></span>DMA_HISR_FEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF6&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadea53385fca360f16c4474db1cf18bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadea53385fca360f16c4474db1cf18bc1">&#9670;&nbsp;</a></span>DMA_HISR_FEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF7&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadba8d24329c676d70560eda0b8c1e5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba8d24329c676d70560eda0b8c1e5b0">&#9670;&nbsp;</a></span>DMA_HISR_HTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8617bf8160d1027879ffd354e04908d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8617bf8160d1027879ffd354e04908d9">&#9670;&nbsp;</a></span>DMA_HISR_HTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF5&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d39c14138e9ff216c203b288137144b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d39c14138e9ff216c203b288137144b">&#9670;&nbsp;</a></span>DMA_HISR_HTIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF6&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf535d1a3209d2e2e0e616e2d7501525d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf535d1a3209d2e2e0e616e2d7501525d">&#9670;&nbsp;</a></span>DMA_HISR_HTIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF7&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafcce25c245499f9e62cb757e1871d973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcce25c245499f9e62cb757e1871d973">&#9670;&nbsp;</a></span>DMA_HISR_TCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF4&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga64f15eaf1dd30450d1d35ee517507321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64f15eaf1dd30450d1d35ee517507321">&#9670;&nbsp;</a></span>DMA_HISR_TCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF5&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad29468aa609150e241d9ae62c477cf45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad29468aa609150e241d9ae62c477cf45">&#9670;&nbsp;</a></span>DMA_HISR_TCIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF6&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad20a0a5e103def436d4e329fc0888482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20a0a5e103def436d4e329fc0888482">&#9670;&nbsp;</a></span>DMA_HISR_TCIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF7&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaede01f11732d3f800088087eaacb52f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede01f11732d3f800088087eaacb52f4">&#9670;&nbsp;</a></span>DMA_LISR_CDMEIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CDMEIF0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf35d580599768f7dac85a544ee5144d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35d580599768f7dac85a544ee5144d6">&#9670;&nbsp;</a></span>DMA_LISR_CDMEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CDMEIF1&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca3eda09f02dbd58dd9aad755354069c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3eda09f02dbd58dd9aad755354069c">&#9670;&nbsp;</a></span>DMA_LISR_CDMEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CDMEIF2&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga388abfc126bc25e5892251b7328b6875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga388abfc126bc25e5892251b7328b6875">&#9670;&nbsp;</a></span>DMA_LISR_CDMEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CDMEIF3&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab6a8790c511f7ee059430a0db26f58e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a8790c511f7ee059430a0db26f58e5">&#9670;&nbsp;</a></span>DMA_LISR_CFEIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CFEIF0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga096ca6f917db2f996b00a0ac0af13129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096ca6f917db2f996b00a0ac0af13129">&#9670;&nbsp;</a></span>DMA_LISR_CFEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CFEIF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e10808c905f4bba71e93f879241a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e10808c905f4bba71e93f879241a360">&#9670;&nbsp;</a></span>DMA_LISR_CFEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CFEIF2&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1d53a771f741f898aa19e34c3a8135d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d53a771f741f898aa19e34c3a8135d">&#9670;&nbsp;</a></span>DMA_LISR_CFEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CFEIF3&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc8933e2cc594cd727f583955908ec87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8933e2cc594cd727f583955908ec87">&#9670;&nbsp;</a></span>DMA_LISR_CHTIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CHTIF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f28f0699ac3288b75d9c7292a198b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f28f0699ac3288b75d9c7292a198b6c">&#9670;&nbsp;</a></span>DMA_LISR_CHTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CHTIF1&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2a1838dded2f8d5c6ef4c565bf6a7c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a1838dded2f8d5c6ef4c565bf6a7c13">&#9670;&nbsp;</a></span>DMA_LISR_CHTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CHTIF2&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ebb7145461e8e722e13d8cddfa6b90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ebb7145461e8e722e13d8cddfa6b90b">&#9670;&nbsp;</a></span>DMA_LISR_CHTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CHTIF3&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d6a03f4b9946f0d1a50c066cdabf0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d6a03f4b9946f0d1a50c066cdabf0ed">&#9670;&nbsp;</a></span>DMA_LISR_CTCIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTCIF0&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga62e8d05ea5be1bb8405fabdf64e940b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e8d05ea5be1bb8405fabdf64e940b5">&#9670;&nbsp;</a></span>DMA_LISR_CTCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTCIF1&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf265498499f34d319452b9edf160c1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf265498499f34d319452b9edf160c1f4">&#9670;&nbsp;</a></span>DMA_LISR_CTCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTCIF2&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8861c366cc65bff466262b57e8185033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8861c366cc65bff466262b57e8185033">&#9670;&nbsp;</a></span>DMA_LISR_CTCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTCIF3&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga063290c0c9e72c9d46aaa0f7f6fbb389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063290c0c9e72c9d46aaa0f7f6fbb389">&#9670;&nbsp;</a></span>DMA_LISR_CTEIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTEIF0&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d3357cca1efc0d28415ce2ee94311e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d3357cca1efc0d28415ce2ee94311e7">&#9670;&nbsp;</a></span>DMA_LISR_CTEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTEIF1&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacafddb0647ccba0d2c377390ddd9ba25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacafddb0647ccba0d2c377390ddd9ba25">&#9670;&nbsp;</a></span>DMA_LISR_CTEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTEIF2&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade7f1ca04797621f4cac381b88a20587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade7f1ca04797621f4cac381b88a20587">&#9670;&nbsp;</a></span>DMA_LISR_CTEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_CTEIF3&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga72de97ebc9d063dceb38bada91c44878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72de97ebc9d063dceb38bada91c44878">&#9670;&nbsp;</a></span>DMA_LISR_DMEIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4903814bfc12dd6193416374fbddf8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4903814bfc12dd6193416374fbddf8c">&#9670;&nbsp;</a></span>DMA_LISR_DMEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF1&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc7edcd7404f0dcf19a724dfad22026a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7edcd7404f0dcf19a724dfad22026a">&#9670;&nbsp;</a></span>DMA_LISR_DMEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF2&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01fd1397b41221f5bdf6f107cb92e196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01fd1397b41221f5bdf6f107cb92e196">&#9670;&nbsp;</a></span>DMA_LISR_DMEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF3&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga79bcc3f8e773206a66aba95c6f889d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79bcc3f8e773206a66aba95c6f889d6f">&#9670;&nbsp;</a></span>DMA_LISR_FEIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafbc4fecde60c09e12f10113a156bb922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbc4fecde60c09e12f10113a156bb922">&#9670;&nbsp;</a></span>DMA_LISR_FEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga99c42b194213872753460ef9b7745213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99c42b194213872753460ef9b7745213">&#9670;&nbsp;</a></span>DMA_LISR_FEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF2&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5367443a1378eef82aed62ca22763952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5367443a1378eef82aed62ca22763952">&#9670;&nbsp;</a></span>DMA_LISR_FEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF3&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6181727d13abbc46283ff22ce359e3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6181727d13abbc46283ff22ce359e3b9">&#9670;&nbsp;</a></span>DMA_LISR_HTIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04304a9f8891e325247c0aaa4c9fac72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04304a9f8891e325247c0aaa4c9fac72">&#9670;&nbsp;</a></span>DMA_LISR_HTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF1&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ca25185d14a1f0c208ec8ceadc787a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ca25185d14a1f0c208ec8ceadc787a6">&#9670;&nbsp;</a></span>DMA_LISR_HTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF2&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa10c891ee2ec333b7f87eea5886d574f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa10c891ee2ec333b7f87eea5886d574f">&#9670;&nbsp;</a></span>DMA_LISR_HTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF3&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadbc3f7e52c0688bed4b71fa37666901d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc3f7e52c0688bed4b71fa37666901d">&#9670;&nbsp;</a></span>DMA_LISR_TCIF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF0&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae02aec39ded937b3ce816d3df4520d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae02aec39ded937b3ce816d3df4520d9b">&#9670;&nbsp;</a></span>DMA_LISR_TCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF1&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf21350cce8c4cb5d7c6fcf5edc930cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21350cce8c4cb5d7c6fcf5edc930cf8">&#9670;&nbsp;</a></span>DMA_LISR_TCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF2&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44e5bf8adbb2646d325cba8d5dd670d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e5bf8adbb2646d325cba8d5dd670d8">&#9670;&nbsp;</a></span>DMA_LISR_TCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF3&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacbab281087de6a144f9e56b5ace36a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbab281087de6a144f9e56b5ace36a59">&#9670;&nbsp;</a></span>DMA_SXCR_CHSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_CHSEL&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad5db1b9ec442af22fa282b3cb9353eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5db1b9ec442af22fa282b3cb9353eeb">&#9670;&nbsp;</a></span>DMA_SXCR_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_CIRC&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25ae6c541b7178269d77d79ecef4751a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ae6c541b7178269d77d79ecef4751a">&#9670;&nbsp;</a></span>DMA_SXCR_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_CT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga665e0edb6ac5c50ff830f76e9ee04d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665e0edb6ac5c50ff830f76e9ee04d40">&#9670;&nbsp;</a></span>DMA_SXCR_DBM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_DBM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff52ac4dbe02252651928c3e3ecfa148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff52ac4dbe02252651928c3e3ecfa148">&#9670;&nbsp;</a></span>DMA_SXCR_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_DIR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d942acbb6c0a8f1fb3900b4aeed98ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d942acbb6c0a8f1fb3900b4aeed98ec">&#9670;&nbsp;</a></span>DMA_SXCR_DMEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_DMEIE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6566bcd4e5bc3d477b528c909401913e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566bcd4e5bc3d477b528c909401913e">&#9670;&nbsp;</a></span>DMA_SXCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf2e51fa6e5f5b9ab059077f3e1e5c027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2e51fa6e5f5b9ab059077f3e1e5c027">&#9670;&nbsp;</a></span>DMA_SXCR_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_HTIE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2330271e0db97960a95833efef10314d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2330271e0db97960a95833efef10314d">&#9670;&nbsp;</a></span>DMA_SXCR_MBURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_MBURST&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9a7786a2c716c599d6bed1ff2487a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a7786a2c716c599d6bed1ff2487a03">&#9670;&nbsp;</a></span>DMA_SXCR_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_MINC&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga540ccdabba646daabd8d85ae3a762ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga540ccdabba646daabd8d85ae3a762ac8">&#9670;&nbsp;</a></span>DMA_SXCR_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_MSIZE&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8faf2eda21fe2d0c98b6c91885e048d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8faf2eda21fe2d0c98b6c91885e048d4">&#9670;&nbsp;</a></span>DMA_SXCR_PBURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_PBURST&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga380b9953c8f3071e0542b44cfb4ddb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga380b9953c8f3071e0542b44cfb4ddb48">&#9670;&nbsp;</a></span>DMA_SXCR_PFCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_PFCTRL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23f638e2bb42208c93e040cd64ee435c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f638e2bb42208c93e040cd64ee435c">&#9670;&nbsp;</a></span>DMA_SXCR_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_PINC&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5aae3d804786726bdeade3f4e21781c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aae3d804786726bdeade3f4e21781c0">&#9670;&nbsp;</a></span>DMA_SXCR_PINCOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_PINCOS&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa00799777a1aabab426c2a362b771807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa00799777a1aabab426c2a362b771807">&#9670;&nbsp;</a></span>DMA_SXCR_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_PL&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f65b364ae53d909ef88c5f40f9d320c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f65b364ae53d909ef88c5f40f9d320c">&#9670;&nbsp;</a></span>DMA_SXCR_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_PSIZE&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacbc28d58c5c71a7b20dca28e6d91c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacbc28d58c5c71a7b20dca28e6d91c8d">&#9670;&nbsp;</a></span>DMA_SXCR_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_TCIE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad230401b491279e515c0a2c1c26fbe51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad230401b491279e515c0a2c1c26fbe51">&#9670;&nbsp;</a></span>DMA_SXCR_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXCR_TEIE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga052cf753597c90ddc9c7d60e8d98c7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052cf753597c90ddc9c7d60e8d98c7ad">&#9670;&nbsp;</a></span>DMA_SXDTR_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXDTR_NDT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab8713a1a2be39d923a3f24810340d941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8713a1a2be39d923a3f24810340d941">&#9670;&nbsp;</a></span>DMA_SXFCR_DMDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXFCR_DMDIS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f12f393dc65aada89cdef80339db261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f12f393dc65aada89cdef80339db261">&#9670;&nbsp;</a></span>DMA_SXFCR_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXFCR_DS&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga512bc96f0ba76860058faaa283115aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga512bc96f0ba76860058faaa283115aaf">&#9670;&nbsp;</a></span>DMA_SXFCR_FEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXFCR_FEIE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga801cdcb8db79802df734d6bf114e87c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801cdcb8db79802df734d6bf114e87c3">&#9670;&nbsp;</a></span>DMA_SXFCR_FTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXFCR_FTH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae0781cf48498f278949e17411dd9dcd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0781cf48498f278949e17411dd9dcd1">&#9670;&nbsp;</a></span>DMA_SXM0AR_M0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXM0AR_M0A&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga73ed4ab6b283a581e340ee50bb474b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ed4ab6b283a581e340ee50bb474b8d">&#9670;&nbsp;</a></span>DMA_SXM1AR_M1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXM1AR_M1A&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e2df9e6485b345d3d4abe8401419885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e2df9e6485b345d3d4abe8401419885">&#9670;&nbsp;</a></span>DMA_SXPAR_PAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SXPAR_PAR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
