
---------- Begin Simulation Statistics ----------
final_tick                               359103560966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46496                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806932                       # Number of bytes of host memory used
host_op_rate                                    78468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   215.07                       # Real time elapsed on the host
host_tick_rate                               42093400                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009053                       # Number of seconds simulated
sim_ticks                                  9053126500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1368082                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77420                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403927                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1023267                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1368082                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       344815                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1504109                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49502                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19741                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6493793                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4462655                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77501                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1446334                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3075800                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17617825                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.957912                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.345542                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14191890     80.55%     80.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       883366      5.01%     85.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       138440      0.79%     86.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       222279      1.26%     87.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389348      2.21%     89.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       211417      1.20%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        79161      0.45%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55590      0.32%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1446334      8.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17617825                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.810623                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.810623                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13791717                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20875585                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1193605                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2170336                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77766                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        817343                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3220645                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15615                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369214                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1259                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1504109                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1744808                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16160371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13087806                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3485                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155532                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.083071                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1808978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1072769                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.722834                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18050771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.228814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.627541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14290673     79.17%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           277664      1.54%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210996      1.17%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226554      1.26%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           324039      1.80%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388092      2.15%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           494207      2.74%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           108507      0.60%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1730039      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18050771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14833008                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8825096                       # number of floating regfile writes
system.switch_cpus.idleCycles                   55462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87403                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1167920                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.046730                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3672234                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369144                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7571517                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3313040                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       431592                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19949113                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3303090                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141375                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18952334                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        586850                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77766                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        715062                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28778                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        52712                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       569851                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       111192                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24098244                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18641322                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596695                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14379305                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.029553                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18674796                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17218193                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8250068                       # number of integer regfile writes
system.switch_cpus.ipc                       0.552296                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.552296                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39363      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8783581     46.00%     46.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          212      0.00%     46.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967144      5.07%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449316      7.59%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            6      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35233      0.18%     59.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317092      6.90%     65.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15453      0.08%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408960      7.38%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352073      7.08%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1371113      7.18%     87.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       330916      1.73%     89.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1977245     10.36%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45917      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19093711                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9279996                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18356186                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8913490                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9723749                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              356032                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018647                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108713     30.53%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61582     17.30%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84090     23.62%     71.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23262      6.53%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3249      0.91%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33740      9.48%     88.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6019      1.69%     90.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35297      9.91%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           80      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10130384                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38286228                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9727832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13298331                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19949042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19093711                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           71                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3072674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        48191                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4270122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18050771                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.057778                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.925724                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12246264     67.84%     67.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1477068      8.18%     76.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1061273      5.88%     81.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       905647      5.02%     86.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       787558      4.36%     91.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       565252      3.13%     94.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       476564      2.64%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307880      1.71%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       223265      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18050771                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054538                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1745197                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   426                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59608                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21810                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3313040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       431592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6142945                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18106233                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11205773                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1412823                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1538071                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         512926                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        143653                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49516369                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20511904                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23771561                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2586908                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         452386                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77766                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2642249                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4357063                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15644352                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19432150                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4295176                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36123619                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40338223                       # The number of ROB writes
system.switch_cpus.timesIdled                     606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413315                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1275                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             154671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15003                       # Transaction distribution
system.membus.trans_dist::CleanEvict           139450                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        154672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       480672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       480672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 480672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11399168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11399168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11399168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            163110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  163110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              163110                       # Request fanout histogram
system.membus.reqLayer2.occupancy           410767500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          872661250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9053126500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          464                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          311012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10082                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196394                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15446400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15535296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          155441                       # Total snoops (count)
system.tol2bus.snoopTraffic                    960192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           362842                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003514                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 361567     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1275      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             362842                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          241995000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309706500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1384999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           98                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        44192                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44290                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           98                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        44192                       # number of overall hits
system.l2.overall_hits::total                   44290                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          825                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       162281                       # number of demand (read+write) misses
system.l2.demand_misses::total                 163111                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          825                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       162281                       # number of overall misses
system.l2.overall_misses::total                163111                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     70693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13415343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13486036500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     70693500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13415343000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13486036500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206473                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206473                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.893824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.785967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786452                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.893824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.785967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786452                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85689.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82667.367098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82680.116608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85689.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82667.367098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82680.116608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15003                       # number of writebacks
system.l2.writebacks::total                     15003                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       162281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            163106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       162281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           163106                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     62443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11792553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11854996500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     62443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11792553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11854996500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.893824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.785967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786428                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.893824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.785967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.786428                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75689.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72667.490341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72682.773779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75689.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72667.490341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72682.773779                       # average overall mshr miss latency
system.l2.replacements                         155441                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34876                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34876                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          464                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          287                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           287                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8438                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    696094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     696094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.836937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.836937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82495.141029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82495.141029                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    611714000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    611714000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.836937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72495.141029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72495.141029                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     70693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.893824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85689.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85481.862152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     62443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.893824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75689.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75689.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        42548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       153843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          153846                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12719249000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12719249000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.783351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.783354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82676.813375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82675.201175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       153843                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       153843                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11180839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11180839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.783351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.783339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72676.943377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72676.943377                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7994.834197                       # Cycle average of tags in use
system.l2.tags.total_refs                      397659                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155441                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.558263                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.062912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.040246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.099398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    36.399851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7934.231790                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.968534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975932                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6206                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1816893                       # Number of tag accesses
system.l2.tags.data_accesses                  1816893                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        52800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10385856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10438976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        52800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       960192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          960192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       162279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              163109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15003                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5832239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1147212071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1153079657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5832239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5846378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106061922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106061922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106061922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5832239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1147212071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1259141579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    161978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000695656500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          930                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          930                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              332812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14057                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      163105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15003                       # Number of write requests accepted
system.mem_ctrls.readBursts                    163105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    302                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              668                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2073527250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  814015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5126083500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12736.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31486.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   124225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11039                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                163105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15003                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.591476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.336309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.495407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18346     43.15%     43.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8919     20.98%     64.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4369     10.28%     74.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3050      7.17%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1880      4.42%     86.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1299      3.06%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1046      2.46%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          647      1.52%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2958      6.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42514                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.890323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.401156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    523.706360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           839     90.22%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           59      6.34%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           20      2.15%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.11%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.11%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.22%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           930                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.101111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.474594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              880     94.62%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.97%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      3.55%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.75%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           930                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10419392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  958720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10438720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               960192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1150.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1153.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9053040000                       # Total gap between requests
system.mem_ctrls.avgGap                      50828.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        52800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10366592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       958720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5832239.282197150402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1145084187.214218139648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105899326.602804020047                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       162280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15003                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28489750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5097593750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 214814595250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34533.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31412.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14318109.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            139501320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74139120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           552157620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35830080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     714211680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3967731240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        135120000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5618691060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.635430                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    316288000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    302120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8434708500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            164084340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87201510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           610255800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           42365520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     714211680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3982576320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        122624640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5723319810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.192625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    280720750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    302120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8470275750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9053116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1743605                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1743615                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1743605                       # number of overall hits
system.cpu.icache.overall_hits::total         1743615                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1203                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1205                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1203                       # number of overall misses
system.cpu.icache.overall_misses::total          1205                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     92602999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92602999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     92602999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92602999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1744808                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1744820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1744808                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1744820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76976.724023                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76848.961826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76976.724023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76848.961826                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          464                       # number of writebacks
system.cpu.icache.writebacks::total               464                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          280                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          923                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          923                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          923                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          923                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     73133499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73133499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     73133499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73133499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000529                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000529                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000529                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000529                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79234.560130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79234.560130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79234.560130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79234.560130                       # average overall mshr miss latency
system.cpu.icache.replacements                    464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1743605                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1743615                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1203                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1205                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     92602999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92602999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1744808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1744820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76976.724023                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76848.961826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     73133499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73133499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79234.560130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79234.560130                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1084415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2337.101293                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3490565                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3490565                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2669305                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2669306                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2669305                       # number of overall hits
system.cpu.dcache.overall_hits::total         2669306                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       804512                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         804515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       804512                       # number of overall misses
system.cpu.dcache.overall_misses::total        804515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51205819192                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51205819192                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51205819192                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51205819192                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3473817                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3473821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3473817                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3473821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.231593                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231594                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.231593                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63648.297592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63648.060250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63648.297592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63648.060250                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       981150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30429                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.243912                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34876                       # number of writebacks
system.cpu.dcache.writebacks::total             34876                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       598039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       598039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       598039                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       598039                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206473                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14218552192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14218552192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14218552192                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14218552192                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059437                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059437                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059437                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059437                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68863.978302                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68863.978302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68863.978302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68863.978302                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2358996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2358997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       794369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        794372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50463574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50463574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3153365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3153369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.251912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.251912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63526.616094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63526.376181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       597976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       597976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13489597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13489597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68686.753092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68686.753092                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    742244692                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    742244692                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73178.023464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73178.023464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10080                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10080                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    728954692                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    728954692                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72316.933730                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72316.933730                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103560966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.025735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2789959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205450                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.579747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.025734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7154116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7154116                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359130895285500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807328                       # Number of bytes of host memory used
host_op_rate                                   105725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   639.10                       # Real time elapsed on the host
host_tick_rate                               42770317                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027334                       # Number of seconds simulated
sim_ticks                                 27334319000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       487000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        974003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4226414                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240470                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4316371                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3094748                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4226414                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1131666                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4632017                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          148191                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67026                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19963981                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13603289                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240470                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4336789                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9220359                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53256325                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.951851                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.338073                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42939907     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2656391      4.99%     85.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       441252      0.83%     86.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       693688      1.30%     87.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1151994      2.16%     89.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       623819      1.17%     91.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       236665      0.44%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       175820      0.33%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4336789      8.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53256325                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.822288                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.822288                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41724586                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62814267                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3586206                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6580593                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         241273                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2425879                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9646962                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51037                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1211885                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4591                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4632017                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5238101                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48897066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39471961                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           96                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          482546                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084729                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5420029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3242939                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.722022                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54558537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.226438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.626549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43207703     79.20%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           828967      1.52%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           656081      1.20%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           710353      1.30%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1008820      1.85%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1121963      2.06%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1431634      2.62%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           338542      0.62%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5254474      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54558537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42749005                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25403947                       # number of floating regfile writes
system.switch_cpus.idleCycles                  110101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       271263                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3561778                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.038965                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11126473                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1211564                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23316217                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9958580                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           37                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1415913                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59902600                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9914909                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       441237                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56798800                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         241023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1823923                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241273                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2208975                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        87763                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       177355                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          939                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          983                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1236                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1686631                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       357327                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          983                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        94605                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72172519                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55852614                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596851                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43076223                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.021657                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55957828                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52994818                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25596904                       # number of integer regfile writes
system.switch_cpus.ipc                       0.548761                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.548761                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115122      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27004416     47.18%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          906      0.00%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           266      0.00%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766483      4.83%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165040      7.28%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101476      0.18%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795675      6.63%     66.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44898      0.08%     66.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058248      7.09%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896680      6.81%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4358899      7.62%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1096327      1.92%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5695526      9.95%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140049      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57240043                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26740404                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52879036                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25664241                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27851449                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1090471                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019051                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349176     32.02%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179249     16.44%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       247869     22.73%     71.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68815      6.31%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9668      0.89%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         110631     10.15%     88.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19886      1.82%     90.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104810      9.61%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          367      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31474988                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    117404254                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30188373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41262598                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59902488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57240043                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9210534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       154202                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13287676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54558537                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.049149                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.921214                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37185088     68.16%     68.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4403115      8.07%     76.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3183604      5.84%     82.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2699577      4.95%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2353589      4.31%     91.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1699936      3.12%     94.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1435838      2.63%     97.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       940395      1.72%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       657395      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54558537                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.047036                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5238113                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    12                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       194555                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        85554                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9958580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1415913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18665218                       # number of misc regfile reads
system.switch_cpus.numCycles                 54668638                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34158688                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4183281                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4612030                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1392658                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        406550                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149532578                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61677611                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71584423                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7808505                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1375586                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         241273                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7738041                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13201275                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45030641                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60120116                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12769561                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108831967                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121129616                       # The number of ROB writes
system.switch_cpus.timesIdled                    1299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3408                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27334319000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             461332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48371                       # Transaction distribution
system.membus.trans_dist::CleanEvict           438629                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25672                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25672                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        461331                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1461007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1461007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1461007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34264000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34264000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34264000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            487003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  487003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              487003                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1267624500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2605418250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27334319000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27334319000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27334319000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27334319000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       161466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2196                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          955065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1881445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1888041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       281344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47375616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47656960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          489382                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3095744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1118729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1115321     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3408      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1118729                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          744637000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940723500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3300998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27334319000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          576                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       141769                       # number of demand (read+write) hits
system.l2.demand_hits::total                   142345                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          576                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       141769                       # number of overall hits
system.l2.overall_hits::total                  142345                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1624                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       485378                       # number of demand (read+write) misses
system.l2.demand_misses::total                 487002                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1624                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       485378                       # number of overall misses
system.l2.overall_misses::total                487002                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    142967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40273647000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40416614000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    142967000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40273647000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40416614000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627147                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629347                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627147                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629347                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.738182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.773946                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773821                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.738182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.773946                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773821                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88033.866995                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82973.779199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82990.653016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88033.866995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82973.779199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82990.653016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48371                       # number of writebacks
system.l2.writebacks::total                     48371                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       485378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            487002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       485378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           487002                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    126727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35419847000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35546574000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    126727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35419847000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35546574000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.738182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.773946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.738182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.773946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773821                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78033.866995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72973.737994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72990.611948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78033.866995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72973.737994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72990.611948                       # average overall mshr miss latency
system.l2.replacements                         489382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       113095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           113095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       113095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       113095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2196                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2196                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1026                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1026                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5325                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25672                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2121599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2121599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.828209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82642.528825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82642.528825                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1864879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1864879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.828209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72642.528825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72642.528825                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    142967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    142967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.738182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.738182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88033.866995                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88033.866995                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    126727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.738182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78033.866995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78033.866995                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       136444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            136444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       459706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          459706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38152048000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38152048000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.771125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.771125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82992.277673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82992.277673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       459706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       459706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33554968000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33554968000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.771125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.771125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72992.234167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72992.234167                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27334319000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1273035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    497574                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.558484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.471963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    23.899797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8130.628240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5524150                       # Number of tag accesses
system.l2.tags.data_accesses                  5524150                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27334319000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       103936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     31064320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31168256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       103936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3095744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3095744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       485380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              487004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48371                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3802399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1136458530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1140260930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3802399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3802399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113254843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113254843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113254843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3802399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1136458530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1253515773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    484495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000713986250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2998                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2998                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              996315                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      487003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48371                       # Number of write requests accepted
system.mem_ctrls.readBursts                    487003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48371                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    884                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2305                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6337649000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2430595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15452380250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13037.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31787.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   369054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                487003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  280151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  157683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       129867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.407948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.867613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.131455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        55158     42.47%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28448     21.91%     64.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13867     10.68%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9282      7.15%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5628      4.33%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4158      3.20%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3101      2.39%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1916      1.48%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8309      6.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       129867                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     162.155771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.013515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    419.720998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2621     87.42%     87.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          104      3.47%     90.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          113      3.77%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           60      2.00%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           39      1.30%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           24      0.80%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            8      0.27%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.10%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.07%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.07%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.10%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            6      0.20%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           11      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.135424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.126766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.553756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2807     93.63%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      1.10%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              112      3.74%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.20%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.30%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2998                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31111616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   56576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3095936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31168192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3095744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1138.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1140.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27334253500                       # Total gap between requests
system.mem_ctrls.avgGap                      51056.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       103936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31007680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3095936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3802399.467131411191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1134386409.992507934570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113261866.886092901230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       485379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     59780000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15392600250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 670584706500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36810.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31712.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13863362.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            432883920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            230071875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1661913540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          116463420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2158001040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11965271850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        420360000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16984965645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.378775                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    986384250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    912860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25435074750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            494395020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            262773390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1808976120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          136048860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2158001040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12035265570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        361417920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17256877920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.326426                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    823467500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    912860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25597991500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36387435500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6978924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6978934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6978924                       # number of overall hits
system.cpu.icache.overall_hits::total         6978934                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3985                       # number of overall misses
system.cpu.icache.overall_misses::total          3987                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    278542499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    278542499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    278542499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    278542499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6982909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6982921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6982909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6982921                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000571                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000571                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000571                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000571                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69897.741280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69862.678455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69897.741280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69862.678455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          608                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2660                       # number of writebacks
system.cpu.icache.writebacks::total              2660                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          862                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          862                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3123                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    225526499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225526499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    225526499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225526499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72214.697086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72214.697086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72214.697086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72214.697086                       # average overall mshr miss latency
system.cpu.icache.replacements                   2660                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6978924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6978934                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3987                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    278542499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    278542499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6982909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6982921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000571                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000571                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69897.741280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69862.678455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          862                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          862                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    225526499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225526499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72214.697086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72214.697086                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043288                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6982059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3125                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2234.258880                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.043085                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13968967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13968967                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10764407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10764408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10764407                       # number of overall hits
system.cpu.dcache.overall_hits::total        10764408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3193391                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3193394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3193391                       # number of overall misses
system.cpu.dcache.overall_misses::total       3193394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 203433842090                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 203433842090                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 203433842090                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 203433842090                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13957798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13957802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13957798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13957802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.228789                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.228789                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.228789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.228789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63704.645654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63704.585807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63704.645654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63704.585807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3982103                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            123642                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.206718                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147971                       # number of writebacks
system.cpu.dcache.writebacks::total            147971                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2359771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2359771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2359771                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2359771                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833620                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57014854090                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57014854090                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57014854090                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57014854090                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059724                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059724                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68394.297270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68394.297270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68394.297270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68394.297270                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832599                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9426519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9426520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3152006                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3152009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 200424370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 200424370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12578525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12578529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63586.290762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63586.230242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2359455                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2359455                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54059954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54059954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68210.063453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68210.063453                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3009472090                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3009472090                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72718.909992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72718.909992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41069                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41069                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2954900090                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2954900090                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029776                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029776                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71949.647910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71949.647910                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359130895285500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.103672                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11598031                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.912801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.103671                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28749227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28749227                       # Number of data accesses

---------- End Simulation Statistics   ----------
