ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_NVIC_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_NVIC_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "tim.h"
  22:Core/Src/main.c **** #include "usart.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_NVIC_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****  * @brief  The application entry point.
  64:Core/Src/main.c ****  * @retval int
  65:Core/Src/main.c ****  */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 3


  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_USART2_UART_Init();
  91:Core/Src/main.c ****   MX_TIM1_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize interrupts */
  94:Core/Src/main.c ****   MX_NVIC_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
  97:Core/Src/main.c ****   /* USER CODE END 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Infinite loop */
 100:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 101:Core/Src/main.c ****   while (1)
 102:Core/Src/main.c ****   {
 103:Core/Src/main.c ****     /* USER CODE END WHILE */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 106:Core/Src/main.c ****   }
 107:Core/Src/main.c ****   /* USER CODE END 3 */
 108:Core/Src/main.c **** }
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /**
 111:Core/Src/main.c ****  * @brief System Clock Configuration
 112:Core/Src/main.c ****  * @retval None
 113:Core/Src/main.c ****  */
 114:Core/Src/main.c **** void SystemClock_Config(void)
 115:Core/Src/main.c **** {
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 120:Core/Src/main.c ****    */
 121:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 125:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 126:Core/Src/main.c ****    */
 127:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 142:Core/Src/main.c ****    */
 143:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 144:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     Error_Handler();
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c **** }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /**
 156:Core/Src/main.c ****  * @brief NVIC Configuration.
 157:Core/Src/main.c ****  * @retval None
 158:Core/Src/main.c ****  */
 159:Core/Src/main.c **** static void MX_NVIC_Init(void)
 160:Core/Src/main.c **** {
  28              		.loc 1 160 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 161:Core/Src/main.c ****   /* TIM1_UP_TIM10_IRQn interrupt configuration */
 162:Core/Src/main.c ****   HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
  36              		.loc 1 162 3 view .LVU1
  37 0002 0022     		movs	r2, #0
  38 0004 1146     		mov	r1, r2
  39 0006 1920     		movs	r0, #25
  40 0008 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  41              	.LVL0:
 163:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  42              		.loc 1 163 3 view .LVU2
  43 000c 1920     		movs	r0, #25
  44 000e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  45              	.LVL1:
 164:Core/Src/main.c **** }
  46              		.loc 1 164 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE132:
  51              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  52              		.align	1
  53              		.global	HAL_TIM_PeriodElapsedCallback
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	HAL_TIM_PeriodElapsedCallback:
  59              	.LVL2:
  60              	.LFB133:
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 167:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 168:Core/Src/main.c **** {
  61              		.loc 1 168 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 5


  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		.loc 1 168 1 is_stmt 0 view .LVU5
  66 0000 08B5     		push	{r3, lr}
  67              		.cfi_def_cfa_offset 8
  68              		.cfi_offset 3, -8
  69              		.cfi_offset 14, -4
 169:Core/Src/main.c ****   if ((htim->Instance) == TIM1)
  70              		.loc 1 169 3 is_stmt 1 view .LVU6
  71              		.loc 1 169 12 is_stmt 0 view .LVU7
  72 0002 0268     		ldr	r2, [r0]
  73              		.loc 1 169 6 view .LVU8
  74 0004 044B     		ldr	r3, .L7
  75 0006 9A42     		cmp	r2, r3
  76 0008 00D0     		beq	.L6
  77              	.LVL3:
  78              	.L3:
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c **** }
  79              		.loc 1 173 1 view .LVU9
  80 000a 08BD     		pop	{r3, pc}
  81              	.LVL4:
  82              	.L6:
 171:Core/Src/main.c ****   }
  83              		.loc 1 171 5 is_stmt 1 view .LVU10
  84 000c 2021     		movs	r1, #32
  85 000e 0348     		ldr	r0, .L7+4
  86              	.LVL5:
 171:Core/Src/main.c ****   }
  87              		.loc 1 171 5 is_stmt 0 view .LVU11
  88 0010 FFF7FEFF 		bl	HAL_GPIO_TogglePin
  89              	.LVL6:
  90              		.loc 1 173 1 view .LVU12
  91 0014 F9E7     		b	.L3
  92              	.L8:
  93 0016 00BF     		.align	2
  94              	.L7:
  95 0018 00000140 		.word	1073807360
  96 001c 00000240 		.word	1073872896
  97              		.cfi_endproc
  98              	.LFE133:
 100              		.section	.text.Error_Handler,"ax",%progbits
 101              		.align	1
 102              		.global	Error_Handler
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	Error_Handler:
 108              	.LFB134:
 174:Core/Src/main.c **** /* USER CODE END 4 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /**
 177:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 178:Core/Src/main.c ****  * @retval None
 179:Core/Src/main.c ****  */
 180:Core/Src/main.c **** void Error_Handler(void)
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 6


 181:Core/Src/main.c **** {
 109              		.loc 1 181 1 is_stmt 1 view -0
 110              		.cfi_startproc
 111              		@ Volatile: function does not return.
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 182:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 183:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 184:Core/Src/main.c ****   __disable_irq();
 115              		.loc 1 184 3 view .LVU14
 116              	.LBB4:
 117              	.LBI4:
 118              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 7


  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 8


 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 119              		.loc 2 140 27 view .LVU15
 120              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 121              		.loc 2 142 3 view .LVU16
 122              		.syntax unified
 123              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 124 0000 72B6     		cpsid i
 125              	@ 0 "" 2
 126              		.thumb
 127              		.syntax unified
 128              	.L10:
 129              	.LBE5:
 130              	.LBE4:
 185:Core/Src/main.c ****   while (1)
 131              		.loc 1 185 3 discriminator 1 view .LVU17
 186:Core/Src/main.c ****   {
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 9


 187:Core/Src/main.c ****   }
 132              		.loc 1 187 3 discriminator 1 view .LVU18
 185:Core/Src/main.c ****   while (1)
 133              		.loc 1 185 9 discriminator 1 view .LVU19
 134 0002 FEE7     		b	.L10
 135              		.cfi_endproc
 136              	.LFE134:
 138              		.section	.text.SystemClock_Config,"ax",%progbits
 139              		.align	1
 140              		.global	SystemClock_Config
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	SystemClock_Config:
 146              	.LFB131:
 115:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 147              		.loc 1 115 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 80
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151 0000 00B5     		push	{lr}
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 14, -4
 154 0002 95B0     		sub	sp, sp, #84
 155              		.cfi_def_cfa_offset 88
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 156              		.loc 1 116 3 view .LVU21
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 157              		.loc 1 116 22 is_stmt 0 view .LVU22
 158 0004 3022     		movs	r2, #48
 159 0006 0021     		movs	r1, #0
 160 0008 08A8     		add	r0, sp, #32
 161 000a FFF7FEFF 		bl	memset
 162              	.LVL7:
 117:Core/Src/main.c **** 
 163              		.loc 1 117 3 is_stmt 1 view .LVU23
 117:Core/Src/main.c **** 
 164              		.loc 1 117 22 is_stmt 0 view .LVU24
 165 000e 0023     		movs	r3, #0
 166 0010 0393     		str	r3, [sp, #12]
 167 0012 0493     		str	r3, [sp, #16]
 168 0014 0593     		str	r3, [sp, #20]
 169 0016 0693     		str	r3, [sp, #24]
 170 0018 0793     		str	r3, [sp, #28]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 171              		.loc 1 121 3 is_stmt 1 view .LVU25
 172              	.LBB6:
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 173              		.loc 1 121 3 view .LVU26
 174 001a 0193     		str	r3, [sp, #4]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 175              		.loc 1 121 3 view .LVU27
 176 001c 1E4A     		ldr	r2, .L17
 177 001e 116C     		ldr	r1, [r2, #64]
 178 0020 41F08051 		orr	r1, r1, #268435456
 179 0024 1164     		str	r1, [r2, #64]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 10


 180              		.loc 1 121 3 view .LVU28
 181 0026 126C     		ldr	r2, [r2, #64]
 182 0028 02F08052 		and	r2, r2, #268435456
 183 002c 0192     		str	r2, [sp, #4]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 184              		.loc 1 121 3 view .LVU29
 185 002e 019A     		ldr	r2, [sp, #4]
 186              	.LBE6:
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 187              		.loc 1 121 3 view .LVU30
 122:Core/Src/main.c **** 
 188              		.loc 1 122 3 view .LVU31
 189              	.LBB7:
 122:Core/Src/main.c **** 
 190              		.loc 1 122 3 view .LVU32
 191 0030 0293     		str	r3, [sp, #8]
 122:Core/Src/main.c **** 
 192              		.loc 1 122 3 view .LVU33
 193 0032 1A4A     		ldr	r2, .L17+4
 194 0034 1168     		ldr	r1, [r2]
 195 0036 41F44041 		orr	r1, r1, #49152
 196 003a 1160     		str	r1, [r2]
 122:Core/Src/main.c **** 
 197              		.loc 1 122 3 view .LVU34
 198 003c 1268     		ldr	r2, [r2]
 199 003e 02F44042 		and	r2, r2, #49152
 200 0042 0292     		str	r2, [sp, #8]
 122:Core/Src/main.c **** 
 201              		.loc 1 122 3 view .LVU35
 202 0044 029A     		ldr	r2, [sp, #8]
 203              	.LBE7:
 122:Core/Src/main.c **** 
 204              		.loc 1 122 3 view .LVU36
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 205              		.loc 1 127 3 view .LVU37
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 206              		.loc 1 127 36 is_stmt 0 view .LVU38
 207 0046 0221     		movs	r1, #2
 208 0048 0891     		str	r1, [sp, #32]
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 209              		.loc 1 128 3 is_stmt 1 view .LVU39
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 210              		.loc 1 128 30 is_stmt 0 view .LVU40
 211 004a 0122     		movs	r2, #1
 212 004c 0B92     		str	r2, [sp, #44]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 213              		.loc 1 129 3 is_stmt 1 view .LVU41
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 214              		.loc 1 129 41 is_stmt 0 view .LVU42
 215 004e 1022     		movs	r2, #16
 216 0050 0C92     		str	r2, [sp, #48]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 217              		.loc 1 130 3 is_stmt 1 view .LVU43
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 218              		.loc 1 130 34 is_stmt 0 view .LVU44
 219 0052 0E91     		str	r1, [sp, #56]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 11


 220              		.loc 1 131 3 is_stmt 1 view .LVU45
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 221              		.loc 1 131 35 is_stmt 0 view .LVU46
 222 0054 0F93     		str	r3, [sp, #60]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 223              		.loc 1 132 3 is_stmt 1 view .LVU47
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 224              		.loc 1 132 30 is_stmt 0 view .LVU48
 225 0056 1092     		str	r2, [sp, #64]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 226              		.loc 1 133 3 is_stmt 1 view .LVU49
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 227              		.loc 1 133 30 is_stmt 0 view .LVU50
 228 0058 4FF4A873 		mov	r3, #336
 229 005c 1193     		str	r3, [sp, #68]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 230              		.loc 1 134 3 is_stmt 1 view .LVU51
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 231              		.loc 1 134 30 is_stmt 0 view .LVU52
 232 005e 0423     		movs	r3, #4
 233 0060 1293     		str	r3, [sp, #72]
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 234              		.loc 1 135 3 is_stmt 1 view .LVU53
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 235              		.loc 1 135 30 is_stmt 0 view .LVU54
 236 0062 1393     		str	r3, [sp, #76]
 136:Core/Src/main.c ****   {
 237              		.loc 1 136 3 is_stmt 1 view .LVU55
 136:Core/Src/main.c ****   {
 238              		.loc 1 136 7 is_stmt 0 view .LVU56
 239 0064 08A8     		add	r0, sp, #32
 240 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 241              	.LVL8:
 136:Core/Src/main.c ****   {
 242              		.loc 1 136 6 view .LVU57
 243 006a 80B9     		cbnz	r0, .L15
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 244              		.loc 1 143 3 is_stmt 1 view .LVU58
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 245              		.loc 1 143 31 is_stmt 0 view .LVU59
 246 006c 0F23     		movs	r3, #15
 247 006e 0393     		str	r3, [sp, #12]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 248              		.loc 1 144 3 is_stmt 1 view .LVU60
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 249              		.loc 1 144 34 is_stmt 0 view .LVU61
 250 0070 0221     		movs	r1, #2
 251 0072 0491     		str	r1, [sp, #16]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 252              		.loc 1 145 3 is_stmt 1 view .LVU62
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 253              		.loc 1 145 35 is_stmt 0 view .LVU63
 254 0074 0023     		movs	r3, #0
 255 0076 0593     		str	r3, [sp, #20]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 256              		.loc 1 146 3 is_stmt 1 view .LVU64
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 12


 257              		.loc 1 146 36 is_stmt 0 view .LVU65
 258 0078 4FF48052 		mov	r2, #4096
 259 007c 0692     		str	r2, [sp, #24]
 147:Core/Src/main.c **** 
 260              		.loc 1 147 3 is_stmt 1 view .LVU66
 147:Core/Src/main.c **** 
 261              		.loc 1 147 36 is_stmt 0 view .LVU67
 262 007e 0793     		str	r3, [sp, #28]
 149:Core/Src/main.c ****   {
 263              		.loc 1 149 3 is_stmt 1 view .LVU68
 149:Core/Src/main.c ****   {
 264              		.loc 1 149 7 is_stmt 0 view .LVU69
 265 0080 03A8     		add	r0, sp, #12
 266 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 267              	.LVL9:
 149:Core/Src/main.c ****   {
 268              		.loc 1 149 6 view .LVU70
 269 0086 20B9     		cbnz	r0, .L16
 153:Core/Src/main.c **** 
 270              		.loc 1 153 1 view .LVU71
 271 0088 15B0     		add	sp, sp, #84
 272              		.cfi_remember_state
 273              		.cfi_def_cfa_offset 4
 274              		@ sp needed
 275 008a 5DF804FB 		ldr	pc, [sp], #4
 276              	.L15:
 277              		.cfi_restore_state
 138:Core/Src/main.c ****   }
 278              		.loc 1 138 5 is_stmt 1 view .LVU72
 279 008e FFF7FEFF 		bl	Error_Handler
 280              	.LVL10:
 281              	.L16:
 151:Core/Src/main.c ****   }
 282              		.loc 1 151 5 view .LVU73
 283 0092 FFF7FEFF 		bl	Error_Handler
 284              	.LVL11:
 285              	.L18:
 286 0096 00BF     		.align	2
 287              	.L17:
 288 0098 00380240 		.word	1073887232
 289 009c 00700040 		.word	1073770496
 290              		.cfi_endproc
 291              	.LFE131:
 293              		.section	.text.main,"ax",%progbits
 294              		.align	1
 295              		.global	main
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 300              	main:
 301              	.LFB130:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 302              		.loc 1 67 1 view -0
 303              		.cfi_startproc
 304              		@ Volatile: function does not return.
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 13


 307 0000 08B5     		push	{r3, lr}
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 3, -8
 310              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 311              		.loc 1 75 3 view .LVU75
 312 0002 FFF7FEFF 		bl	HAL_Init
 313              	.LVL12:
  82:Core/Src/main.c **** 
 314              		.loc 1 82 3 view .LVU76
 315 0006 FFF7FEFF 		bl	SystemClock_Config
 316              	.LVL13:
  89:Core/Src/main.c ****   MX_USART2_UART_Init();
 317              		.loc 1 89 3 view .LVU77
 318 000a FFF7FEFF 		bl	MX_GPIO_Init
 319              	.LVL14:
  90:Core/Src/main.c ****   MX_TIM1_Init();
 320              		.loc 1 90 3 view .LVU78
 321 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 322              	.LVL15:
  91:Core/Src/main.c **** 
 323              		.loc 1 91 3 view .LVU79
 324 0012 FFF7FEFF 		bl	MX_TIM1_Init
 325              	.LVL16:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 326              		.loc 1 94 3 view .LVU80
 327 0016 FFF7FEFF 		bl	MX_NVIC_Init
 328              	.LVL17:
  96:Core/Src/main.c ****   /* USER CODE END 2 */
 329              		.loc 1 96 3 view .LVU81
 330 001a 0248     		ldr	r0, .L22
 331 001c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 332              	.LVL18:
 333              	.L20:
 101:Core/Src/main.c ****   {
 334              		.loc 1 101 3 discriminator 1 view .LVU82
 106:Core/Src/main.c ****   /* USER CODE END 3 */
 335              		.loc 1 106 3 discriminator 1 view .LVU83
 101:Core/Src/main.c ****   {
 336              		.loc 1 101 9 discriminator 1 view .LVU84
 337 0020 FEE7     		b	.L20
 338              	.L23:
 339 0022 00BF     		.align	2
 340              	.L22:
 341 0024 00000000 		.word	htim1
 342              		.cfi_endproc
 343              	.LFE130:
 345              		.text
 346              	.Letext0:
 347              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 348              		.file 4 "c:\\users\\danie\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 349              		.file 5 "c:\\users\\danie\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 350              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 351              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 352              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 353              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 354              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 14


 355              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 356              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 357              		.file 13 "Core/Inc/tim.h"
 358              		.file 14 "Core/Inc/usart.h"
 359              		.file 15 "Core/Inc/gpio.h"
 360              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 361              		.file 17 "<built-in>"
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:20     .text.MX_NVIC_Init:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:25     .text.MX_NVIC_Init:0000000000000000 MX_NVIC_Init
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:52     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:58     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:95     .text.HAL_TIM_PeriodElapsedCallback:0000000000000018 $d
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:101    .text.Error_Handler:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:107    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:139    .text.SystemClock_Config:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:145    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:288    .text.SystemClock_Config:0000000000000098 $d
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:294    .text.main:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:300    .text.main:0000000000000000 main
C:\Users\danie\AppData\Local\Temp\ccIvA0GE.s:341    .text.main:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_TogglePin
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
MX_TIM1_Init
HAL_TIM_Base_Start_IT
htim1
