{"vcs1":{"timestamp_begin":1731594374.506082435, "rt":2.10, "ut":0.53, "st":0.22}}
{"vcselab":{"timestamp_begin":1731594376.677323485, "rt":0.99, "ut":0.23, "st":0.12}}
{"link":{"timestamp_begin":1731594377.733467853, "rt":0.37, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731594373.875772287}
{"VCS_COMP_START_TIME": 1731594373.875772287}
{"VCS_COMP_END_TIME": 1731594422.619530412}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D5"}
{"vcs1": {"peak_mem": 332832}}
{"stitch_vcselab": {"peak_mem": 231544}}
