<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
  <models>
    <model name="CE_VCC">
      <output_ports>
        <port name="VCC"/>
      </output_ports>
    </model>
    <model name="SR_GND">
      <output_ports>
        <port name="GND"/>
      </output_ports>
    </model>
    <model name="CARRY4_VPR">
      <input_ports>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 CO_FABRIC1 CO_FABRIC0 O3 O2 O1 O0" name="CIN"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 CO_FABRIC1 CO_FABRIC0 O3 O2 O1 O0" name="CYINIT"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 CO_FABRIC1 CO_FABRIC0 O3 O2 O1" name="DI0"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 CO_FABRIC1 O3 O2" name="DI1"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 O3" name="DI2"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3" name="DI3"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 CO_FABRIC1 CO_FABRIC0 O3 O2 O1 O0" name="S0"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 CO_FABRIC1 O3 O2 O1" name="S1"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 CO_FABRIC2 O3 O2" name="S2"/>
        <port combinational_sink_ports="CO_CHAIN CO_FABRIC3 O3" name="S3"/>
      </input_ports>
      <output_ports>
        <port name="CO_CHAIN"/>
        <port name="CO_FABRIC0"/>
        <port name="CO_FABRIC1"/>
        <port name="CO_FABRIC2"/>
        <port name="CO_FABRIC3"/>
        <port name="O0"/>
        <port name="O1"/>
        <port name="O2"/>
        <port name="O3"/>
      </output_ports>
    </model>
    <model name="FDRE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="R"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDSE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="S"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDPE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="PRE"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDCE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="CLR"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="LDPE_ZINI">
      <input_ports>
        <port combinational_sink_ports="Q" is_clock="1" name="G"/>
        <port combinational_sink_ports="Q" name="GE"/>
        <port combinational_sink_ports="Q" name="PRE"/>
        <port clock="G" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
      </output_ports>
    </model>
    <model name="LDCE_ZINI">
      <input_ports>
        <port combinational_sink_ports="Q" is_clock="1" name="G"/>
        <port combinational_sink_ports="Q" name="GE"/>
        <port combinational_sink_ports="Q" name="CLR"/>
        <port clock="G" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
      </output_ports>
    </model>
    <model name="NO_FF">
      <input_ports>
        <port name="D"/>
      </input_ports>
    </model>
    <model name="MUXF6">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="MUXF7">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="MUXF8">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="NO_DRAM">
      <input_ports>
        <port name="A"/>
      </input_ports>
      <output_ports/>
    </model>
    <model name="DPRAM64_for_RAM128X1D">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port clock="CLK" name="WA7"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DPRAM64">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port clock="CLK" name="WA7"/>
        <port clock="CLK" name="WA8"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DPRAM32">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="SPRAM32">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DRAM_2_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DPO_OUT" name="DPO"/>
        <port combinational_sink_ports="SPO_OUT" name="SPO"/>
      </input_ports>
      <output_ports>
        <port name="DPO_OUT"/>
        <port name="SPO_OUT"/>
      </output_ports>
    </model>
    <model name="DRAM_4_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DOA_OUT" name="DOA"/>
        <port combinational_sink_ports="DOB_OUT" name="DOB"/>
        <port combinational_sink_ports="DOC_OUT" name="DOC"/>
        <port combinational_sink_ports="DOD_OUT" name="DOD"/>
      </input_ports>
      <output_ports>
        <port name="DOA_OUT"/>
        <port name="DOB_OUT"/>
        <port name="DOC_OUT"/>
        <port name="DOD_OUT"/>
      </output_ports>
    </model>
    <model name="DRAM_8_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DOA0_OUT" name="DOA0"/>
        <port combinational_sink_ports="DOA1_OUT" name="DOA1"/>
        <port combinational_sink_ports="DOB0_OUT" name="DOB0"/>
        <port combinational_sink_ports="DOB1_OUT" name="DOB1"/>
        <port combinational_sink_ports="DOC0_OUT" name="DOC0"/>
        <port combinational_sink_ports="DOC1_OUT" name="DOC1"/>
        <port combinational_sink_ports="DOD0_OUT" name="DOD0"/>
        <port combinational_sink_ports="DOD1_OUT" name="DOD1"/>
      </input_ports>
      <output_ports>
        <port name="DOA0_OUT"/>
        <port name="DOA1_OUT"/>
        <port name="DOB0_OUT"/>
        <port name="DOB1_OUT"/>
        <port name="DOC0_OUT"/>
        <port name="DOC1_OUT"/>
        <port name="DOD0_OUT"/>
        <port name="DOD1_OUT"/>
      </output_ports>
    </model>
    <model name="DI64_STUB">
      <input_ports>
        <port combinational_sink_ports="DO" name="DI"/>
      </input_ports>
      <output_ports>
        <port name="DO"/>
      </output_ports>
    </model>
    <model name="SRLC32E_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="CE"/>
        <port combinational_sink_ports="Q" name="A"/>
        <port clock="CLK" name="D"/>
      </input_ports>
      <output_ports>
        <!-- <port name="Q" clock="CLK"/> -->
        <port name="Q"/>
        <port clock="CLK" name="Q31"/>
      </output_ports>
    </model>
    <model name="SRLC16E_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="CE"/>
        <port combinational_sink_ports="Q" name="A0"/>
        <port combinational_sink_ports="Q" name="A1"/>
        <port combinational_sink_ports="Q" name="A2"/>
        <port combinational_sink_ports="Q" name="A3"/>
        <port clock="CLK" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
        <port clock="CLK" name="Q15"/>
      </output_ports>
    </model>
    <model name="RAMB18E1_VPR">
      <input_ports>
        <!-- Port A - 16bit wide -->
        <port is_clock="1" name="CLKARDCLK"/>
        <port clock="CLKARDCLK" name="ENARDEN"/>
        <port clock="CLKARDCLK" name="REGCEAREGCE"/>
        <port clock="CLKARDCLK" name="REGCLKARDRCLK"/>
        <port clock="CLKARDCLK" name="RSTRAMARSTRAM"/>
        <port clock="CLKARDCLK" name="RSTREGARSTREG"/>
        <port name="ADDRATIEHIGH"/>
        <port clock="CLKARDCLK" name="ADDRARDADDR"/>
        <port clock="CLKARDCLK" name="DIADI"/>
        <port clock="CLKARDCLK" name="DIPADIP"/>
        <port clock="CLKARDCLK" name="WEA"/>
        <!-- Port B - 16bit wide -->
        <port is_clock="1" name="CLKBWRCLK"/>
        <port clock="CLKBWRCLK" name="ENBWREN"/>
        <port clock="CLKBWRCLK" name="REGCLKB"/>
        <port clock="CLKBWRCLK" name="REGCEB"/>
        <port clock="CLKBWRCLK" name="RSTRAMB"/>
        <port clock="CLKBWRCLK" name="RSTREGB"/>
        <port name="ADDRBTIEHIGH"/>
        <port clock="CLKBWRCLK" name="ADDRBWRADDR"/>
        <port clock="CLKBWRCLK" name="DIBDI"/>
        <port clock="CLKBWRCLK" name="DIPBDIP"/>
        <port clock="CLKBWRCLK" name="WEBWE"/>
      </input_ports>
      <output_ports>
        <!-- Port A - 16bit wide -->
        <port clock="CLKARDCLK" name="DOADO"/>
        <port clock="CLKARDCLK" name="DOPADOP"/>
        <!-- Port B - 16bit wide -->
        <port clock="CLKBWRCLK" name="DOBDO"/>
        <port clock="CLKBWRCLK" name="DOPBDOP"/>
      </output_ports>
    </model>
    <model name="RAMB36E1_PRIM">
      <input_ports>
        <!-- Port A - 32bit wide -->
        <port is_clock="1" name="CLKARDCLKU"/>
        <port is_clock="1" name="CLKARDCLKL"/>
        <port clock="CLKARDCLKL" name="ENARDENU"/>
        <port clock="CLKARDCLKL" name="ENARDENL"/>
        <port clock="CLKARDCLKL" name="REGCEAREGCEU"/>
        <port clock="CLKARDCLKL" name="REGCEAREGCEL"/>
        <port clock="CLKARDCLKL" name="REGCLKARDRCLKU"/>
        <port clock="CLKARDCLKL" name="REGCLKARDRCLKL"/>
        <port clock="CLKARDCLKL" name="RSTRAMARSTRAMU"/>
        <port clock="CLKARDCLKL" name="RSTRAMARSTRAMLRST"/>
        <port clock="CLKARDCLKL" name="RSTREGARSTREGU"/>
        <port clock="CLKARDCLKL" name="RSTREGARSTREGL"/>
        <port clock="CLKARDCLKL" name="ADDRARDADDRU"/>
        <port clock="CLKARDCLKL" name="ADDRARDADDRL"/>
        <port clock="CLKARDCLKL" name="DIADI"/>
        <port clock="CLKARDCLKL" name="DIPADIP"/>
        <port clock="CLKARDCLKL" name="WEAU"/>
        <port clock="CLKARDCLKL" name="WEAL"/>
        <!-- Port B - 32bit wide -->
        <port is_clock="1" name="CLKBWRCLKU"/>
        <port is_clock="1" name="CLKBWRCLKL"/>
        <port clock="CLKBWRCLKL" name="ENBWRENU"/>
        <port clock="CLKBWRCLKL" name="ENBWRENL"/>
        <port clock="CLKBWRCLKL" name="REGCEBU"/>
        <port clock="CLKBWRCLKL" name="REGCEBL"/>
        <port clock="CLKBWRCLKL" name="REGCLKBU"/>
        <port clock="CLKBWRCLKL" name="REGCLKBL"/>
        <port clock="CLKBWRCLKL" name="RSTRAMBU"/>
        <port clock="CLKBWRCLKL" name="RSTRAMBL"/>
        <port clock="CLKBWRCLKL" name="RSTREGBU"/>
        <port clock="CLKBWRCLKL" name="RSTREGBL"/>
        <port clock="CLKBWRCLKL" name="ADDRBWRADDRU"/>
        <port clock="CLKBWRCLKL" name="ADDRBWRADDRL"/>
        <port clock="CLKBWRCLKL" name="DIBDI"/>
        <port clock="CLKBWRCLKL" name="DIPBDIP"/>
        <port clock="CLKBWRCLKL" name="WEBWEU"/>
        <port clock="CLKBWRCLKL" name="WEBWEL"/>
        <!-- FIXME -->
        <port name="CASCADEINA"/>
        <port name="CASCADEINB"/>
      </input_ports>
      <output_ports>
        <!-- Port A - 32bit wide -->
        <port clock="CLKARDCLKL" name="DOADO"/>
        <port clock="CLKARDCLKL" name="DOPADOP"/>
        <!-- Port B - 32bit wide -->
        <port clock="CLKBWRCLKL" name="DOBDO"/>
        <port clock="CLKBWRCLKL" name="DOPBDOP"/>
        <!-- FIXME -->
        <port name="CASCADEOUTA"/>
        <port name="CASCADEOUTB"/>
      </output_ports>
    </model>
    <model name="IDELAYE2_VPR">
      <input_ports>
        <!-- synchronous control inputs -->
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="INC"/>
        <port clock="C" name="LD"/>
        <port clock="C" name="REGRST"/>
        <port name="CINVCTRL"/>
        <port name="CNTVALUEIN0"/>
        <port name="CNTVALUEIN1"/>
        <port name="CNTVALUEIN2"/>
        <port name="CNTVALUEIN3"/>
        <port name="CNTVALUEIN4"/>
        <port name="DATAIN"/>
        <port name="IDATAIN"/>
        <port name="LDPIPEEN"/>
      </input_ports>
      <output_ports>
        <port name="CNTVALUEOUT0"/>
        <port name="CNTVALUEOUT1"/>
        <port name="CNTVALUEOUT2"/>
        <port name="CNTVALUEOUT3"/>
        <port name="CNTVALUEOUT4"/>
        <port name="DATAOUT"/>
      </output_ports>
    </model>
    <model name="ISERDESE2_NO_IDELAY_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port is_clock="1" name="CLKB"/>
        <port is_clock="1" name="CLKDIV"/>
        <port clock="CLKDIV" name="BITSLIP"/>
        <!-- This is only correct for NUM_CE = 2 -->
        <port clock="CLKDIV" name="CE1"/>
        <port clock="CLKDIV" name="CE2"/>
        <port clock="CLK" combinational_sink_ports="O" name="D"/>
        <port name="DYNCLKDIVPSEL"/>
        <port name="DYNCLKDIVSEL"/>
        <port name="DYNCLKSEL"/>
        <port is_clock="1" name="OCLK"/>
        <port is_clock="1" name="OCLKB"/>
        <port clock="CLK" combinational_sink_ports="O" name="OFB"/>
        <port name="SHIFTIN1"/>
        <port name="SHIFTIN2"/>
        <port clock="CLKDIV" name="RST"/>
        <port combinational_sink_ports="O" name="TFB"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port clock="CLKDIV" name="Q1"/>
        <port clock="CLKDIV" name="Q2"/>
        <port clock="CLKDIV" name="Q3"/>
        <port clock="CLKDIV" name="Q4"/>
        <port clock="CLKDIV" name="Q5"/>
        <port clock="CLKDIV" name="Q6"/>
        <port clock="CLKDIV" name="Q7"/>
        <port clock="CLKDIV" name="Q8"/>
        <port name="SHIFTOUT1"/>
        <port name="SHIFTOUT2"/>
      </output_ports>
    </model>
    <model name="ISERDESE2_IDELAY_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port is_clock="1" name="CLKB"/>
        <port is_clock="1" name="CLKDIV"/>
        <port clock="CLKDIV" name="BITSLIP"/>
        <port clock="CLKDIV" name="CE1"/>
        <port clock="CLKDIV" name="CE2"/>
        <port clock="CLK" combinational_sink_ports="O" name="DDLY"/>
        <port name="DYNCLKDIVPSEL"/>
        <port name="DYNCLKDIVSEL"/>
        <port name="DYNCLKSEL"/>
        <port is_clock="1" name="OCLK"/>
        <port is_clock="1" name="OCLKB"/>
        <port clock="CLK" combinational_sink_ports="O" name="OFB"/>
        <port name="SHIFTIN1"/>
        <port name="SHIFTIN2"/>
        <port clock="CLKDIV" name="RST"/>
        <port combinational_sink_ports="O" name="TFB"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port clock="CLKDIV" name="Q1"/>
        <port clock="CLKDIV" name="Q2"/>
        <port clock="CLKDIV" name="Q3"/>
        <port clock="CLKDIV" name="Q4"/>
        <port clock="CLKDIV" name="Q5"/>
        <port clock="CLKDIV" name="Q6"/>
        <port clock="CLKDIV" name="Q7"/>
        <port clock="CLKDIV" name="Q8"/>
        <port name="SHIFTOUT1"/>
        <port name="SHIFTOUT2"/>
      </output_ports>
    </model>
    <model name="IDDR_VPR">
      <input_ports>
        <port is_clock="1" name="CK"/>
        <port is_clock="1" name="CKB"/>
        <port clock="CK" name="CE"/>
        <port name="SR"/>
        <port clock="CK" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="CK" name="Q1"/>
        <port clock="CK" name="Q2"/>
      </output_ports>
    </model>
    <model name="OSERDESE2_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port is_clock="1" name="CLKDIV"/>
        <port clock="CLKDIV" name="D1"/>
        <port clock="CLKDIV" name="D2"/>
        <port clock="CLKDIV" name="D3"/>
        <port clock="CLKDIV" name="D4"/>
        <port clock="CLKDIV" name="D5"/>
        <port clock="CLKDIV" name="D6"/>
        <port clock="CLKDIV" name="D7"/>
        <port clock="CLKDIV" name="D8"/>
        <port clock="CLK" name="OCE"/>
        <port clock="CLKDIV" name="RST"/>
        <port clock="CLKDIV" combinational_sink_ports="TBYTEOUT" name="T1"/>
        <port clock="CLKDIV" name="T2"/>
        <port clock="CLKDIV" name="T3"/>
        <port clock="CLKDIV" name="T4"/>
        <port name="TBYTEIN"/>
        <port clock="CLK" name="TCE"/>
        <port name="SHIFTIN1"/>
        <port name="SHIFTIN2"/>
      </input_ports>
      <output_ports>
        <port clock="CLKDIV" name="IOCLKGLITCH"/>
        <port clock="CLK" name="OFB"/>
        <port clock="CLK" name="OQ"/>
        <port name="SHIFTOUT1"/>
        <port name="SHIFTOUT2"/>
        <port name="TBYTEOUT"/>
        <port clock="CLK" name="TFB"/>
        <port clock="CLK" name="TQ"/>
      </output_ports>
    </model>
    <model name="ODDR_VPR">
      <input_ports>
        <port is_clock="1" name="CK"/>
        <port clock="CK" name="CE"/>
        <port name="SR"/>
        <port clock="CK" name="D1"/>
        <port clock="CK" name="D2"/>
      </input_ports>
      <output_ports>
        <port clock="CK" name="Q"/>
      </output_ports>
    </model>
    <model name="T_INV">
      <input_ports>
        <port combinational_sink_ports="TO" name="TI"/>
      </input_ports>
      <output_ports>
        <port name="TO"/>
      </output_ports>
    </model>
    <model name="IBUF_VPR">
      <input_ports>
        <port combinational_sink_ports="O" name="I"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="OBUFT_VPR">
      <input_ports>
        <port combinational_sink_ports="O" name="I"/>
        <port combinational_sink_ports="O" name="T"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="IOBUF_VPR">
      <input_ports>
        <port combinational_sink_ports="IOPAD_$out" name="I"/>
        <port combinational_sink_ports="IOPAD_$out" name="T"/>
        <port combinational_sink_ports="O" name="IOPAD_$inp"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port name="IOPAD_$out"/>
      </output_ports>
    </model>
    <model name="OBUFTDS_M_VPR">
      <input_ports>
        <port combinational_sink_ports="O OB" name="I"/>
        <port combinational_sink_ports="O OB" name="T"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port name="OB"/>
      </output_ports>
    </model>
    <model name="IOBUFDS_M_VPR">
      <input_ports>
        <port combinational_sink_ports="IOPAD_$out OB" name="I"/>
        <port combinational_sink_ports="IOPAD_$out OB" name="T"/>
        <port combinational_sink_ports="O" name="IOPAD_$inp"/>
        <port combinational_sink_ports="O" name="IB"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
        <port name="IOPAD_$out"/>
        <port name="OB"/>
      </output_ports>
    </model>
    <model name="OBUFTDS_S_VPR">
      <input_ports>
        <port combinational_sink_ports="OB" name="IB"/>
      </input_ports>
      <output_ports>
        <port name="OB"/>
      </output_ports>
    </model>
    <model name="IOBUFDS_S_VPR">
      <input_ports>
        <port combinational_sink_ports="IOPAD_$out" name="IB"/>
        <port combinational_sink_ports="OB" name="IOPAD_$inp"/>
      </input_ports>
      <output_ports>
        <port name="OB"/>
        <port name="IOPAD_$out"/>
      </output_ports>
    </model>
    <model name="BUFGCTRL_VPR">
      <input_ports>
        <port name="CE0"/>
        <port name="CE1"/>
        <port is_clock="1" name="I0"/>
        <port is_clock="1" name="I1"/>
        <port name="IGNORE0"/>
        <port name="IGNORE1"/>
        <port name="S0"/>
        <port name="S1"/>
      </input_ports>
      <output_ports>
        <port is_clock="1" name="O"/>
      </output_ports>
    </model>
    <model name="PLLE2_ADV_VPR">
      <input_ports>
        <port is_clock="1" name="DCLK"/>
        <port clock="DCLK" name="DEN"/>
        <port clock="DCLK" name="DWE"/>
        <port clock="DCLK" name="DADDR"/>
        <port clock="DCLK" name="DI"/>
        <port is_clock="1" name="CLKFBIN"/>
        <port is_clock="1" name="CLKIN1"/>
        <port is_clock="1" name="CLKIN2"/>
        <port name="CLKINSEL"/>
        <port name="PWRDWN"/>
        <port combinational_sink_ports="LOCKED" name="RST"/>
      </input_ports>
      <output_ports>
        <port clock="DCLK" name="DO"/>
        <port clock="DCLK" name="DRDY"/>
        <port is_clock="1" name="CLKFBOUT"/>
        <port is_clock="1" name="CLKOUT0"/>
        <port is_clock="1" name="CLKOUT1"/>
        <port is_clock="1" name="CLKOUT2"/>
        <port is_clock="1" name="CLKOUT3"/>
        <port is_clock="1" name="CLKOUT4"/>
        <port is_clock="1" name="CLKOUT5"/>
        <port name="LOCKED"/>
      </output_ports>
    </model>
    <model name="IDELAYCTRL">
      <input_ports>
        <!-- synchronous control inputs -->
        <port is_clock="1" name="REFCLK"/>
        <port name="RST"/>
      </input_ports>
      <output_ports>
        <port name="RDY"/>
      </output_ports>
    </model>
    <model name="SYN_IBUF">
      <input_ports>
        <port combinational_sink_ports="O" name="I"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="SYN_OBUF">
      <input_ports>
        <port combinational_sink_ports="O" name="I"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="VCC">
      <input_ports/>
      <output_ports>
        <port name="VCC"/>
      </output_ports>
    </model>
    <model name="GND">
      <input_ports/>
      <output_ports>
        <port name="GND"/>
      </output_ports>
    </model>
  </models>
  <tiles>
    <tile name="BLK-TL-CLBLL_L">
      <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_LL_A1" num_pins="1"/>
        <input name="CLBLL_LL_A2" num_pins="1"/>
        <input name="CLBLL_LL_A3" num_pins="1"/>
        <input name="CLBLL_LL_A4" num_pins="1"/>
        <input name="CLBLL_LL_A5" num_pins="1"/>
        <input name="CLBLL_LL_A6" num_pins="1"/>
        <input name="CLBLL_LL_AX" num_pins="1"/>
        <input name="CLBLL_LL_B1" num_pins="1"/>
        <input name="CLBLL_LL_B2" num_pins="1"/>
        <input name="CLBLL_LL_B3" num_pins="1"/>
        <input name="CLBLL_LL_B4" num_pins="1"/>
        <input name="CLBLL_LL_B5" num_pins="1"/>
        <input name="CLBLL_LL_B6" num_pins="1"/>
        <input name="CLBLL_LL_BX" num_pins="1"/>
        <input name="CLBLL_LL_C1" num_pins="1"/>
        <input name="CLBLL_LL_C2" num_pins="1"/>
        <input name="CLBLL_LL_C3" num_pins="1"/>
        <input name="CLBLL_LL_C4" num_pins="1"/>
        <input name="CLBLL_LL_C5" num_pins="1"/>
        <input name="CLBLL_LL_C6" num_pins="1"/>
        <input name="CLBLL_LL_CE" num_pins="1"/>
        <input name="CLBLL_LL_CIN" num_pins="1"/>
        <clock name="CLBLL_LL_CLK" num_pins="1"/>
        <input name="CLBLL_LL_CX" num_pins="1"/>
        <input name="CLBLL_LL_D1" num_pins="1"/>
        <input name="CLBLL_LL_D2" num_pins="1"/>
        <input name="CLBLL_LL_D3" num_pins="1"/>
        <input name="CLBLL_LL_D4" num_pins="1"/>
        <input name="CLBLL_LL_D5" num_pins="1"/>
        <input name="CLBLL_LL_D6" num_pins="1"/>
        <input name="CLBLL_LL_DX" num_pins="1"/>
        <input name="CLBLL_LL_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_LL_A" num_pins="1"/>
        <output name="CLBLL_LL_AMUX" num_pins="1"/>
        <output name="CLBLL_LL_AQ" num_pins="1"/>
        <output name="CLBLL_LL_B" num_pins="1"/>
        <output name="CLBLL_LL_BMUX" num_pins="1"/>
        <output name="CLBLL_LL_BQ" num_pins="1"/>
        <output name="CLBLL_LL_C" num_pins="1"/>
        <output name="CLBLL_LL_CMUX" num_pins="1"/>
        <output name="CLBLL_LL_COUT" num_pins="1"/>
        <output name="CLBLL_LL_CQ" num_pins="1"/>
        <output name="CLBLL_LL_D" num_pins="1"/>
        <output name="CLBLL_LL_DMUX" num_pins="1"/>
        <output name="CLBLL_LL_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_SR BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CE BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4</loc>
          <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT</loc>
          <loc side="top">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_L_A1" num_pins="1"/>
        <input name="CLBLL_L_A2" num_pins="1"/>
        <input name="CLBLL_L_A3" num_pins="1"/>
        <input name="CLBLL_L_A4" num_pins="1"/>
        <input name="CLBLL_L_A5" num_pins="1"/>
        <input name="CLBLL_L_A6" num_pins="1"/>
        <input name="CLBLL_L_AX" num_pins="1"/>
        <input name="CLBLL_L_B1" num_pins="1"/>
        <input name="CLBLL_L_B2" num_pins="1"/>
        <input name="CLBLL_L_B3" num_pins="1"/>
        <input name="CLBLL_L_B4" num_pins="1"/>
        <input name="CLBLL_L_B5" num_pins="1"/>
        <input name="CLBLL_L_B6" num_pins="1"/>
        <input name="CLBLL_L_BX" num_pins="1"/>
        <input name="CLBLL_L_C1" num_pins="1"/>
        <input name="CLBLL_L_C2" num_pins="1"/>
        <input name="CLBLL_L_C3" num_pins="1"/>
        <input name="CLBLL_L_C4" num_pins="1"/>
        <input name="CLBLL_L_C5" num_pins="1"/>
        <input name="CLBLL_L_C6" num_pins="1"/>
        <input name="CLBLL_L_CE" num_pins="1"/>
        <input name="CLBLL_L_CIN" num_pins="1"/>
        <clock name="CLBLL_L_CLK" num_pins="1"/>
        <input name="CLBLL_L_CX" num_pins="1"/>
        <input name="CLBLL_L_D1" num_pins="1"/>
        <input name="CLBLL_L_D2" num_pins="1"/>
        <input name="CLBLL_L_D3" num_pins="1"/>
        <input name="CLBLL_L_D4" num_pins="1"/>
        <input name="CLBLL_L_D5" num_pins="1"/>
        <input name="CLBLL_L_D6" num_pins="1"/>
        <input name="CLBLL_L_DX" num_pins="1"/>
        <input name="CLBLL_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_L_A" num_pins="1"/>
        <output name="CLBLL_L_AMUX" num_pins="1"/>
        <output name="CLBLL_L_AQ" num_pins="1"/>
        <output name="CLBLL_L_B" num_pins="1"/>
        <output name="CLBLL_L_BMUX" num_pins="1"/>
        <output name="CLBLL_L_BQ" num_pins="1"/>
        <output name="CLBLL_L_C" num_pins="1"/>
        <output name="CLBLL_L_CMUX" num_pins="1"/>
        <output name="CLBLL_L_COUT" num_pins="1"/>
        <output name="CLBLL_L_CQ" num_pins="1"/>
        <output name="CLBLL_L_D" num_pins="1"/>
        <output name="CLBLL_L_DMUX" num_pins="1"/>
        <output name="CLBLL_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ</loc>
          <loc side="top">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLL_R">
      <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_LL_A1" num_pins="1"/>
        <input name="CLBLL_LL_A2" num_pins="1"/>
        <input name="CLBLL_LL_A3" num_pins="1"/>
        <input name="CLBLL_LL_A4" num_pins="1"/>
        <input name="CLBLL_LL_A5" num_pins="1"/>
        <input name="CLBLL_LL_A6" num_pins="1"/>
        <input name="CLBLL_LL_AX" num_pins="1"/>
        <input name="CLBLL_LL_B1" num_pins="1"/>
        <input name="CLBLL_LL_B2" num_pins="1"/>
        <input name="CLBLL_LL_B3" num_pins="1"/>
        <input name="CLBLL_LL_B4" num_pins="1"/>
        <input name="CLBLL_LL_B5" num_pins="1"/>
        <input name="CLBLL_LL_B6" num_pins="1"/>
        <input name="CLBLL_LL_BX" num_pins="1"/>
        <input name="CLBLL_LL_C1" num_pins="1"/>
        <input name="CLBLL_LL_C2" num_pins="1"/>
        <input name="CLBLL_LL_C3" num_pins="1"/>
        <input name="CLBLL_LL_C4" num_pins="1"/>
        <input name="CLBLL_LL_C5" num_pins="1"/>
        <input name="CLBLL_LL_C6" num_pins="1"/>
        <input name="CLBLL_LL_CE" num_pins="1"/>
        <input name="CLBLL_LL_CIN" num_pins="1"/>
        <clock name="CLBLL_LL_CLK" num_pins="1"/>
        <input name="CLBLL_LL_CX" num_pins="1"/>
        <input name="CLBLL_LL_D1" num_pins="1"/>
        <input name="CLBLL_LL_D2" num_pins="1"/>
        <input name="CLBLL_LL_D3" num_pins="1"/>
        <input name="CLBLL_LL_D4" num_pins="1"/>
        <input name="CLBLL_LL_D5" num_pins="1"/>
        <input name="CLBLL_LL_D6" num_pins="1"/>
        <input name="CLBLL_LL_DX" num_pins="1"/>
        <input name="CLBLL_LL_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_LL_A" num_pins="1"/>
        <output name="CLBLL_LL_AMUX" num_pins="1"/>
        <output name="CLBLL_LL_AQ" num_pins="1"/>
        <output name="CLBLL_LL_B" num_pins="1"/>
        <output name="CLBLL_LL_BMUX" num_pins="1"/>
        <output name="CLBLL_LL_BQ" num_pins="1"/>
        <output name="CLBLL_LL_C" num_pins="1"/>
        <output name="CLBLL_LL_CMUX" num_pins="1"/>
        <output name="CLBLL_LL_COUT" num_pins="1"/>
        <output name="CLBLL_LL_CQ" num_pins="1"/>
        <output name="CLBLL_LL_D" num_pins="1"/>
        <output name="CLBLL_LL_DMUX" num_pins="1"/>
        <output name="CLBLL_LL_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CE BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_SR BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1</loc>
          <loc side="top">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_L_A1" num_pins="1"/>
        <input name="CLBLL_L_A2" num_pins="1"/>
        <input name="CLBLL_L_A3" num_pins="1"/>
        <input name="CLBLL_L_A4" num_pins="1"/>
        <input name="CLBLL_L_A5" num_pins="1"/>
        <input name="CLBLL_L_A6" num_pins="1"/>
        <input name="CLBLL_L_AX" num_pins="1"/>
        <input name="CLBLL_L_B1" num_pins="1"/>
        <input name="CLBLL_L_B2" num_pins="1"/>
        <input name="CLBLL_L_B3" num_pins="1"/>
        <input name="CLBLL_L_B4" num_pins="1"/>
        <input name="CLBLL_L_B5" num_pins="1"/>
        <input name="CLBLL_L_B6" num_pins="1"/>
        <input name="CLBLL_L_BX" num_pins="1"/>
        <input name="CLBLL_L_C1" num_pins="1"/>
        <input name="CLBLL_L_C2" num_pins="1"/>
        <input name="CLBLL_L_C3" num_pins="1"/>
        <input name="CLBLL_L_C4" num_pins="1"/>
        <input name="CLBLL_L_C5" num_pins="1"/>
        <input name="CLBLL_L_C6" num_pins="1"/>
        <input name="CLBLL_L_CE" num_pins="1"/>
        <input name="CLBLL_L_CIN" num_pins="1"/>
        <clock name="CLBLL_L_CLK" num_pins="1"/>
        <input name="CLBLL_L_CX" num_pins="1"/>
        <input name="CLBLL_L_D1" num_pins="1"/>
        <input name="CLBLL_L_D2" num_pins="1"/>
        <input name="CLBLL_L_D3" num_pins="1"/>
        <input name="CLBLL_L_D4" num_pins="1"/>
        <input name="CLBLL_L_D5" num_pins="1"/>
        <input name="CLBLL_L_D6" num_pins="1"/>
        <input name="CLBLL_L_DX" num_pins="1"/>
        <input name="CLBLL_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_L_A" num_pins="1"/>
        <output name="CLBLL_L_AMUX" num_pins="1"/>
        <output name="CLBLL_L_AQ" num_pins="1"/>
        <output name="CLBLL_L_B" num_pins="1"/>
        <output name="CLBLL_L_BMUX" num_pins="1"/>
        <output name="CLBLL_L_BQ" num_pins="1"/>
        <output name="CLBLL_L_C" num_pins="1"/>
        <output name="CLBLL_L_CMUX" num_pins="1"/>
        <output name="CLBLL_L_COUT" num_pins="1"/>
        <output name="CLBLL_L_CQ" num_pins="1"/>
        <output name="CLBLL_L_D" num_pins="1"/>
        <output name="CLBLL_L_DMUX" num_pins="1"/>
        <output name="CLBLL_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1</loc>
          <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT</loc>
          <loc side="top">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLM_L">
      <sub_tile capacity="1" name="BLK-TL-CLBLM_L_SLICEM_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_M_A1" num_pins="1"/>
        <input name="CLBLM_M_A2" num_pins="1"/>
        <input name="CLBLM_M_A3" num_pins="1"/>
        <input name="CLBLM_M_A4" num_pins="1"/>
        <input name="CLBLM_M_A5" num_pins="1"/>
        <input name="CLBLM_M_A6" num_pins="1"/>
        <input name="CLBLM_M_AI" num_pins="1"/>
        <input name="CLBLM_M_AX" num_pins="1"/>
        <input name="CLBLM_M_B1" num_pins="1"/>
        <input name="CLBLM_M_B2" num_pins="1"/>
        <input name="CLBLM_M_B3" num_pins="1"/>
        <input name="CLBLM_M_B4" num_pins="1"/>
        <input name="CLBLM_M_B5" num_pins="1"/>
        <input name="CLBLM_M_B6" num_pins="1"/>
        <input name="CLBLM_M_BI" num_pins="1"/>
        <input name="CLBLM_M_BX" num_pins="1"/>
        <input name="CLBLM_M_C1" num_pins="1"/>
        <input name="CLBLM_M_C2" num_pins="1"/>
        <input name="CLBLM_M_C3" num_pins="1"/>
        <input name="CLBLM_M_C4" num_pins="1"/>
        <input name="CLBLM_M_C5" num_pins="1"/>
        <input name="CLBLM_M_C6" num_pins="1"/>
        <input name="CLBLM_M_CE" num_pins="1"/>
        <input name="CLBLM_M_CI" num_pins="1"/>
        <input name="CLBLM_M_CIN" num_pins="1"/>
        <clock name="CLBLM_M_CLK" num_pins="1"/>
        <input name="CLBLM_M_CX" num_pins="1"/>
        <input name="CLBLM_M_D1" num_pins="1"/>
        <input name="CLBLM_M_D2" num_pins="1"/>
        <input name="CLBLM_M_D3" num_pins="1"/>
        <input name="CLBLM_M_D4" num_pins="1"/>
        <input name="CLBLM_M_D5" num_pins="1"/>
        <input name="CLBLM_M_D6" num_pins="1"/>
        <input name="CLBLM_M_DI" num_pins="1"/>
        <input name="CLBLM_M_DX" num_pins="1"/>
        <input name="CLBLM_M_SR" num_pins="1"/>
        <input name="CLBLM_M_WE" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_M_A" num_pins="1"/>
        <output name="CLBLM_M_AMUX" num_pins="1"/>
        <output name="CLBLM_M_AQ" num_pins="1"/>
        <output name="CLBLM_M_B" num_pins="1"/>
        <output name="CLBLM_M_BMUX" num_pins="1"/>
        <output name="CLBLM_M_BQ" num_pins="1"/>
        <output name="CLBLM_M_C" num_pins="1"/>
        <output name="CLBLM_M_CMUX" num_pins="1"/>
        <output name="CLBLM_M_COUT" num_pins="1"/>
        <output name="CLBLM_M_CQ" num_pins="1"/>
        <output name="CLBLM_M_D" num_pins="1"/>
        <output name="CLBLM_M_DMUX" num_pins="1"/>
        <output name="CLBLM_M_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A6 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B6 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B3 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CX BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B2 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CMUX BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A3 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B1 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D5 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B5 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D1 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AI BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C4 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A4 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C1 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AMUX BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C3 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BMUX BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A5 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_WE BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B4 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DQ BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C6 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_SR BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D3 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DMUX BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A1 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CI BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D4 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DI BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D2 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C2 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CE BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BI BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CLK BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A2 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BQ BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D6 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CQ BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AQ BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DX BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C5 BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BX BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AX</loc>
          <loc side="top">BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEM" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A" to="BLK-TL-SLICEM.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A1" to="BLK-TL-SLICEM.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A2" to="BLK-TL-SLICEM.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A3" to="BLK-TL-SLICEM.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A4" to="BLK-TL-SLICEM.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A5" to="BLK-TL-SLICEM.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A6" to="BLK-TL-SLICEM.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AI" to="BLK-TL-SLICEM.AI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AMUX" to="BLK-TL-SLICEM.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AQ" to="BLK-TL-SLICEM.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AX" to="BLK-TL-SLICEM.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B" to="BLK-TL-SLICEM.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B1" to="BLK-TL-SLICEM.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B2" to="BLK-TL-SLICEM.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B3" to="BLK-TL-SLICEM.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B4" to="BLK-TL-SLICEM.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B5" to="BLK-TL-SLICEM.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B6" to="BLK-TL-SLICEM.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BI" to="BLK-TL-SLICEM.BI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BMUX" to="BLK-TL-SLICEM.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BQ" to="BLK-TL-SLICEM.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BX" to="BLK-TL-SLICEM.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C" to="BLK-TL-SLICEM.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C1" to="BLK-TL-SLICEM.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C2" to="BLK-TL-SLICEM.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C3" to="BLK-TL-SLICEM.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C4" to="BLK-TL-SLICEM.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C5" to="BLK-TL-SLICEM.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C6" to="BLK-TL-SLICEM.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CE" to="BLK-TL-SLICEM.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CI" to="BLK-TL-SLICEM.CI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CIN" to="BLK-TL-SLICEM.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CLK" to="BLK-TL-SLICEM.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CMUX" to="BLK-TL-SLICEM.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_COUT" to="BLK-TL-SLICEM.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CQ" to="BLK-TL-SLICEM.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CX" to="BLK-TL-SLICEM.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D" to="BLK-TL-SLICEM.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D1" to="BLK-TL-SLICEM.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D2" to="BLK-TL-SLICEM.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D3" to="BLK-TL-SLICEM.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D4" to="BLK-TL-SLICEM.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D5" to="BLK-TL-SLICEM.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D6" to="BLK-TL-SLICEM.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DI" to="BLK-TL-SLICEM.DI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DMUX" to="BLK-TL-SLICEM.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DQ" to="BLK-TL-SLICEM.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DX" to="BLK-TL-SLICEM.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_SR" to="BLK-TL-SLICEM.SR"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_WE" to="BLK-TL-SLICEM.WE"/>
          </site>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_0.CLBLM_M_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLM_L_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_L_A1" num_pins="1"/>
        <input name="CLBLM_L_A2" num_pins="1"/>
        <input name="CLBLM_L_A3" num_pins="1"/>
        <input name="CLBLM_L_A4" num_pins="1"/>
        <input name="CLBLM_L_A5" num_pins="1"/>
        <input name="CLBLM_L_A6" num_pins="1"/>
        <input name="CLBLM_L_AX" num_pins="1"/>
        <input name="CLBLM_L_B1" num_pins="1"/>
        <input name="CLBLM_L_B2" num_pins="1"/>
        <input name="CLBLM_L_B3" num_pins="1"/>
        <input name="CLBLM_L_B4" num_pins="1"/>
        <input name="CLBLM_L_B5" num_pins="1"/>
        <input name="CLBLM_L_B6" num_pins="1"/>
        <input name="CLBLM_L_BX" num_pins="1"/>
        <input name="CLBLM_L_C1" num_pins="1"/>
        <input name="CLBLM_L_C2" num_pins="1"/>
        <input name="CLBLM_L_C3" num_pins="1"/>
        <input name="CLBLM_L_C4" num_pins="1"/>
        <input name="CLBLM_L_C5" num_pins="1"/>
        <input name="CLBLM_L_C6" num_pins="1"/>
        <input name="CLBLM_L_CE" num_pins="1"/>
        <input name="CLBLM_L_CIN" num_pins="1"/>
        <clock name="CLBLM_L_CLK" num_pins="1"/>
        <input name="CLBLM_L_CX" num_pins="1"/>
        <input name="CLBLM_L_D1" num_pins="1"/>
        <input name="CLBLM_L_D2" num_pins="1"/>
        <input name="CLBLM_L_D3" num_pins="1"/>
        <input name="CLBLM_L_D4" num_pins="1"/>
        <input name="CLBLM_L_D5" num_pins="1"/>
        <input name="CLBLM_L_D6" num_pins="1"/>
        <input name="CLBLM_L_DX" num_pins="1"/>
        <input name="CLBLM_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_L_A" num_pins="1"/>
        <output name="CLBLM_L_AMUX" num_pins="1"/>
        <output name="CLBLM_L_AQ" num_pins="1"/>
        <output name="CLBLM_L_B" num_pins="1"/>
        <output name="CLBLM_L_BMUX" num_pins="1"/>
        <output name="CLBLM_L_BQ" num_pins="1"/>
        <output name="CLBLM_L_C" num_pins="1"/>
        <output name="CLBLM_L_CMUX" num_pins="1"/>
        <output name="CLBLM_L_COUT" num_pins="1"/>
        <output name="CLBLM_L_CQ" num_pins="1"/>
        <output name="CLBLM_L_D" num_pins="1"/>
        <output name="CLBLM_L_DMUX" num_pins="1"/>
        <output name="CLBLM_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_COUT</loc>
          <loc side="right">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CLK BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CE BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_SR BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D3</loc>
          <loc side="top">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLM_R">
      <sub_tile capacity="1" name="BLK-TL-CLBLM_R_SLICEM_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_M_A1" num_pins="1"/>
        <input name="CLBLM_M_A2" num_pins="1"/>
        <input name="CLBLM_M_A3" num_pins="1"/>
        <input name="CLBLM_M_A4" num_pins="1"/>
        <input name="CLBLM_M_A5" num_pins="1"/>
        <input name="CLBLM_M_A6" num_pins="1"/>
        <input name="CLBLM_M_AI" num_pins="1"/>
        <input name="CLBLM_M_AX" num_pins="1"/>
        <input name="CLBLM_M_B1" num_pins="1"/>
        <input name="CLBLM_M_B2" num_pins="1"/>
        <input name="CLBLM_M_B3" num_pins="1"/>
        <input name="CLBLM_M_B4" num_pins="1"/>
        <input name="CLBLM_M_B5" num_pins="1"/>
        <input name="CLBLM_M_B6" num_pins="1"/>
        <input name="CLBLM_M_BI" num_pins="1"/>
        <input name="CLBLM_M_BX" num_pins="1"/>
        <input name="CLBLM_M_C1" num_pins="1"/>
        <input name="CLBLM_M_C2" num_pins="1"/>
        <input name="CLBLM_M_C3" num_pins="1"/>
        <input name="CLBLM_M_C4" num_pins="1"/>
        <input name="CLBLM_M_C5" num_pins="1"/>
        <input name="CLBLM_M_C6" num_pins="1"/>
        <input name="CLBLM_M_CE" num_pins="1"/>
        <input name="CLBLM_M_CI" num_pins="1"/>
        <input name="CLBLM_M_CIN" num_pins="1"/>
        <clock name="CLBLM_M_CLK" num_pins="1"/>
        <input name="CLBLM_M_CX" num_pins="1"/>
        <input name="CLBLM_M_D1" num_pins="1"/>
        <input name="CLBLM_M_D2" num_pins="1"/>
        <input name="CLBLM_M_D3" num_pins="1"/>
        <input name="CLBLM_M_D4" num_pins="1"/>
        <input name="CLBLM_M_D5" num_pins="1"/>
        <input name="CLBLM_M_D6" num_pins="1"/>
        <input name="CLBLM_M_DI" num_pins="1"/>
        <input name="CLBLM_M_DX" num_pins="1"/>
        <input name="CLBLM_M_SR" num_pins="1"/>
        <input name="CLBLM_M_WE" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_M_A" num_pins="1"/>
        <output name="CLBLM_M_AMUX" num_pins="1"/>
        <output name="CLBLM_M_AQ" num_pins="1"/>
        <output name="CLBLM_M_B" num_pins="1"/>
        <output name="CLBLM_M_BMUX" num_pins="1"/>
        <output name="CLBLM_M_BQ" num_pins="1"/>
        <output name="CLBLM_M_C" num_pins="1"/>
        <output name="CLBLM_M_CMUX" num_pins="1"/>
        <output name="CLBLM_M_COUT" num_pins="1"/>
        <output name="CLBLM_M_CQ" num_pins="1"/>
        <output name="CLBLM_M_D" num_pins="1"/>
        <output name="CLBLM_M_DMUX" num_pins="1"/>
        <output name="CLBLM_M_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CQ BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_SR BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B2 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A6 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C6 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A1 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D5 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B4 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AI BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C3 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D1 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C2 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BI BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B1 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C5 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D2 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C1 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D4 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BMUX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CMUX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DMUX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D3 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C4 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CE BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B6 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A5 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CI BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A2 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AMUX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B5 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D6 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A3 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B3 BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_WE BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BQ BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DQ BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CLK BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AQ BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BX BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DI BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A4</loc>
          <loc side="top">BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEM" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A" to="BLK-TL-SLICEM.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A1" to="BLK-TL-SLICEM.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A2" to="BLK-TL-SLICEM.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A3" to="BLK-TL-SLICEM.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A4" to="BLK-TL-SLICEM.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A5" to="BLK-TL-SLICEM.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A6" to="BLK-TL-SLICEM.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AI" to="BLK-TL-SLICEM.AI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AMUX" to="BLK-TL-SLICEM.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AQ" to="BLK-TL-SLICEM.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AX" to="BLK-TL-SLICEM.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B" to="BLK-TL-SLICEM.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B1" to="BLK-TL-SLICEM.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B2" to="BLK-TL-SLICEM.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B3" to="BLK-TL-SLICEM.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B4" to="BLK-TL-SLICEM.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B5" to="BLK-TL-SLICEM.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B6" to="BLK-TL-SLICEM.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BI" to="BLK-TL-SLICEM.BI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BMUX" to="BLK-TL-SLICEM.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BQ" to="BLK-TL-SLICEM.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BX" to="BLK-TL-SLICEM.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C" to="BLK-TL-SLICEM.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C1" to="BLK-TL-SLICEM.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C2" to="BLK-TL-SLICEM.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C3" to="BLK-TL-SLICEM.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C4" to="BLK-TL-SLICEM.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C5" to="BLK-TL-SLICEM.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C6" to="BLK-TL-SLICEM.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CE" to="BLK-TL-SLICEM.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CI" to="BLK-TL-SLICEM.CI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CIN" to="BLK-TL-SLICEM.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CLK" to="BLK-TL-SLICEM.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CMUX" to="BLK-TL-SLICEM.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_COUT" to="BLK-TL-SLICEM.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CQ" to="BLK-TL-SLICEM.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CX" to="BLK-TL-SLICEM.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D" to="BLK-TL-SLICEM.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D1" to="BLK-TL-SLICEM.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D2" to="BLK-TL-SLICEM.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D3" to="BLK-TL-SLICEM.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D4" to="BLK-TL-SLICEM.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D5" to="BLK-TL-SLICEM.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D6" to="BLK-TL-SLICEM.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DI" to="BLK-TL-SLICEM.DI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DMUX" to="BLK-TL-SLICEM.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DQ" to="BLK-TL-SLICEM.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DX" to="BLK-TL-SLICEM.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_SR" to="BLK-TL-SLICEM.SR"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_WE" to="BLK-TL-SLICEM.WE"/>
          </site>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_0.CLBLM_M_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLM_R_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_L_A1" num_pins="1"/>
        <input name="CLBLM_L_A2" num_pins="1"/>
        <input name="CLBLM_L_A3" num_pins="1"/>
        <input name="CLBLM_L_A4" num_pins="1"/>
        <input name="CLBLM_L_A5" num_pins="1"/>
        <input name="CLBLM_L_A6" num_pins="1"/>
        <input name="CLBLM_L_AX" num_pins="1"/>
        <input name="CLBLM_L_B1" num_pins="1"/>
        <input name="CLBLM_L_B2" num_pins="1"/>
        <input name="CLBLM_L_B3" num_pins="1"/>
        <input name="CLBLM_L_B4" num_pins="1"/>
        <input name="CLBLM_L_B5" num_pins="1"/>
        <input name="CLBLM_L_B6" num_pins="1"/>
        <input name="CLBLM_L_BX" num_pins="1"/>
        <input name="CLBLM_L_C1" num_pins="1"/>
        <input name="CLBLM_L_C2" num_pins="1"/>
        <input name="CLBLM_L_C3" num_pins="1"/>
        <input name="CLBLM_L_C4" num_pins="1"/>
        <input name="CLBLM_L_C5" num_pins="1"/>
        <input name="CLBLM_L_C6" num_pins="1"/>
        <input name="CLBLM_L_CE" num_pins="1"/>
        <input name="CLBLM_L_CIN" num_pins="1"/>
        <clock name="CLBLM_L_CLK" num_pins="1"/>
        <input name="CLBLM_L_CX" num_pins="1"/>
        <input name="CLBLM_L_D1" num_pins="1"/>
        <input name="CLBLM_L_D2" num_pins="1"/>
        <input name="CLBLM_L_D3" num_pins="1"/>
        <input name="CLBLM_L_D4" num_pins="1"/>
        <input name="CLBLM_L_D5" num_pins="1"/>
        <input name="CLBLM_L_D6" num_pins="1"/>
        <input name="CLBLM_L_DX" num_pins="1"/>
        <input name="CLBLM_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_L_A" num_pins="1"/>
        <output name="CLBLM_L_AMUX" num_pins="1"/>
        <output name="CLBLM_L_AQ" num_pins="1"/>
        <output name="CLBLM_L_B" num_pins="1"/>
        <output name="CLBLM_L_BMUX" num_pins="1"/>
        <output name="CLBLM_L_BQ" num_pins="1"/>
        <output name="CLBLM_L_C" num_pins="1"/>
        <output name="CLBLM_L_CMUX" num_pins="1"/>
        <output name="CLBLM_L_COUT" num_pins="1"/>
        <output name="CLBLM_L_CQ" num_pins="1"/>
        <output name="CLBLM_L_D" num_pins="1"/>
        <output name="CLBLM_L_DMUX" num_pins="1"/>
        <output name="CLBLM_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_SR BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CE BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CLK BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CX</loc>
          <loc side="top">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-BRAM_L">
      <sub_tile name="BLK-TL-BRAM_L">
        <input name="BRAM_FIFO18_ADDRARDADDR0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR10" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR11" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR12" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR13" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR2" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR3" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR4" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR5" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR6" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR7" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR8" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR9" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRATIEHIGH0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRATIEHIGH1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBTIEHIGH0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBTIEHIGH1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR10" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR11" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR12" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR13" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR2" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR3" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR4" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR5" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR6" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR7" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR8" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR9" num_pins="1"/>
        <clock name="BRAM_FIFO18_CLKARDCLK" num_pins="1"/>
        <clock name="BRAM_FIFO18_CLKBWRCLK" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI10" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI11" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI12" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI13" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI14" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI15" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI2" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI3" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI4" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI5" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI6" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI7" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI8" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI9" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI10" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI11" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI12" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI13" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI14" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI15" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI2" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI3" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI4" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI5" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI6" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI7" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI8" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI9" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPADIP0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPADIP1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPBDIP0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPBDIP1" num_pins="1"/>
        <input name="BRAM_FIFO18_ENARDEN" num_pins="1"/>
        <input name="BRAM_FIFO18_ENBWREN" num_pins="1"/>
        <input name="BRAM_FIFO18_REGCEAREGCE" num_pins="1"/>
        <input name="BRAM_FIFO18_REGCEB" num_pins="1"/>
        <clock name="BRAM_FIFO18_REGCLKARDRCLK" num_pins="1"/>
        <clock name="BRAM_FIFO18_REGCLKB" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTRAMARSTRAM" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTRAMB" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTREGARSTREG" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTREGB" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA0" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA1" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA2" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA3" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE0" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE1" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE2" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE3" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE4" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE5" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE6" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL15" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL15" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU9" num_pins="1"/>
        <input name="BRAM_FIFO36_CASCADEINA" num_pins="1"/>
        <input name="BRAM_FIFO36_CASCADEINB" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKARDCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKARDCLKU" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKBWRCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKBWRCLKU" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ENARDENL" num_pins="1"/>
        <input name="BRAM_FIFO36_ENARDENU" num_pins="1"/>
        <input name="BRAM_FIFO36_ENBWRENL" num_pins="1"/>
        <input name="BRAM_FIFO36_ENBWRENU" num_pins="1"/>
        <input name="BRAM_FIFO36_INJECTDBITERR" num_pins="1"/>
        <input name="BRAM_FIFO36_INJECTSBITERR" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEAREGCEL" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEAREGCEU" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEBL" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEBU" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKARDRCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKARDRCLKU" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKBL" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKBU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMARSTRAMLRST" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMARSTRAMU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMBL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMBU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGARSTREGL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGARSTREGU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGBL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGBU" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTBRAMRST" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT9" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTFLAGIN" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDCNTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS9" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWRCNTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS9" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL4" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL5" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL6" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL7" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU4" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU5" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU6" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR10" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR11" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR12" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR13" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR2" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR3" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR4" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR5" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR6" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR8" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR9" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRATIEHIGH0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRATIEHIGH1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBTIEHIGH0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBTIEHIGH1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR10" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR11" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR12" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR13" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR2" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR3" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR4" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR5" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR6" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR8" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR9" num_pins="1"/>
        <clock name="BRAM_RAMB18_CLKARDCLK" num_pins="1"/>
        <clock name="BRAM_RAMB18_CLKBWRCLK" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI10" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI11" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI12" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI13" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI14" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI15" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI2" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI3" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI4" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI5" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI6" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI7" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI8" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI9" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI10" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI11" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI12" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI13" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI14" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI15" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI2" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI3" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI4" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI5" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI6" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI7" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI8" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI9" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPADIP0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPADIP1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPBDIP0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPBDIP1" num_pins="1"/>
        <input name="BRAM_RAMB18_ENARDEN" num_pins="1"/>
        <input name="BRAM_RAMB18_ENBWREN" num_pins="1"/>
        <input name="BRAM_RAMB18_REGCEAREGCE" num_pins="1"/>
        <input name="BRAM_RAMB18_REGCEB" num_pins="1"/>
        <clock name="BRAM_RAMB18_REGCLKARDRCLK" num_pins="1"/>
        <clock name="BRAM_RAMB18_REGCLKB" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTRAMARSTRAM" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTRAMB" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTREGARSTREG" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTREGB" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA0" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA1" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA2" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA3" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE0" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE1" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE2" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE3" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE4" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE5" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE6" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE7" num_pins="1"/>
        <output name="BRAM_FIFO18_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_FIFO18_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO10" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO11" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO12" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO13" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO14" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO15" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO2" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO3" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO4" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO5" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO6" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO7" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO8" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO9" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO10" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO11" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO12" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO13" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO14" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO15" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO2" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO3" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO4" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO5" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO6" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO7" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO8" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO9" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPADOP0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPADOP1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPBDOP0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPBDOP1" num_pins="1"/>
        <output name="BRAM_FIFO18_EMPTY" num_pins="1"/>
        <output name="BRAM_FIFO18_FULL" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO18_RDERR" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO18_WRERR" num_pins="1"/>
        <output name="BRAM_FIFO36_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_FIFO36_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_FIFO36_CASCADEOUTA" num_pins="1"/>
        <output name="BRAM_FIFO36_CASCADEOUTB" num_pins="1"/>
        <output name="BRAM_FIFO36_DBITERR" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPU1" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY0" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY1" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY2" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY3" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY4" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY5" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY6" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY7" num_pins="1"/>
        <output name="BRAM_FIFO36_EMPTY" num_pins="1"/>
        <output name="BRAM_FIFO36_FULL" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT12" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO36_RDERR" num_pins="1"/>
        <output name="BRAM_FIFO36_SBITERR" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT0" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT1" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT2" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT3" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT4" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT12" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO36_WRERR" num_pins="1"/>
        <output name="BRAM_RAMB18_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_RAMB18_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO10" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO11" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO12" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO13" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO14" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO15" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO2" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO3" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO4" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO5" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO6" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO7" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO8" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO9" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO10" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO11" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO12" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO13" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO14" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO15" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO2" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO3" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO4" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO5" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO6" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO7" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO8" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO9" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPADOP0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPADOP1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPBDOP0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPBDOP1" num_pins="1"/>
        <output name="BRAM_RAMB18_EMPTY" num_pins="1"/>
        <output name="BRAM_RAMB18_FULL" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_RAMB18_RDERR" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_RAMB18_WRERR" num_pins="1"/>
        <equivalent_sites>
          <site pb_type="BLK-TL-BRAM_L" pin_mapping="custom">
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN" to="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN" to="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_FULL" to="BLK-TL-BRAM_L.BRAM_FIFO18_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_FULL" to="BLK-TL-BRAM_L.BRAM_FIFO36_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY" to="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN" to="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN" to="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_FULL" to="BLK-TL-BRAM_L.BRAM_RAMB18_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEINA"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEINB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEOUTB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEOUTA"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9 BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9 BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0 BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1 BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0 BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1 BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN BLK-TL-BRAM_L.BRAM_FIFO18_FULL BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO18_RDERR BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG BLK-TL-BRAM_L.BRAM_FIFO18_WEA0 BLK-TL-BRAM_L.BRAM_FIFO18_WEA1 BLK-TL-BRAM_L.BRAM_FIFO18_WEA2 BLK-TL-BRAM_L.BRAM_FIFO18_WEA3 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO18_WRERR BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9 BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7 BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU BLK-TL-BRAM_L.BRAM_FIFO36_FULL BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO36_RDERR BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO36_WRERR BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9 BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9 BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0 BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1 BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0 BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9 BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0 BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1 BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0 BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1 BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN BLK-TL-BRAM_L.BRAM_RAMB18_FULL BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9 BLK-TL-BRAM_L.BRAM_RAMB18_RDERR BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG BLK-TL-BRAM_L.BRAM_RAMB18_WEA0 BLK-TL-BRAM_L.BRAM_RAMB18_WEA1 BLK-TL-BRAM_L.BRAM_RAMB18_WEA2 BLK-TL-BRAM_L.BRAM_RAMB18_WEA3 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9 BLK-TL-BRAM_L.BRAM_RAMB18_WRERR</loc>
          <loc side="bottom">BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0 BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB</loc>
          <loc side="top">BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9 BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9 BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5 BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5 BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB</loc>
        </pinlocations>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-LIOPAD_M">
      <sub_tile capacity="1" name="BLK-TL-LIOPAD_M">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN0" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="LIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <input name="LIOI_OSIN10" num_pins="1"/>
        <input name="LIOI_OSIN20" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="LIOI_ISOUT10" num_pins="1"/>
        <output name="LIOI_ISOUT20" num_pins="1"/>
        <output name="LIOI_OSOUT10" num_pins="1"/>
        <output name="LIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSIN10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISOUT10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISOUT20"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSIN20"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-LIOPAD_M.IOI_IDELAY0_INC BLK-TL-LIOPAD_M.IOI_IDELAY0_REGRST BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE2 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q2 BLK-TL-LIOPAD_M.IOI_ILOGIC0_O BLK-TL-LIOPAD_M.LIOI_ISOUT20 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q7 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q4 BLK-TL-LIOPAD_M.LIOI_OSIN20 BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_M.IOI_IDELAY0_LDPIPEEN BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q1 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-LIOPAD_M.IOB_T_OUT0 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D7 BLK-TL-LIOPAD_M.IOI_IDELAY0_C BLK-TL-LIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIV BLK-TL-LIOPAD_M.IOI_OLOGIC0_T1 BLK-TL-LIOPAD_M.IOB_O_OUT0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D5 BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_M.IOI_OLOGIC0_T3 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D4 BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-LIOPAD_M.IOI_OLOGIC0_SR BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY0 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D3 BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0 BLK-TL-LIOPAD_M.IOI_ILOGIC0_SR BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_M.LIOI_OSIN10 BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_M.IOI_OLOGIC0_D8 BLK-TL-LIOPAD_M.IOI_OLOGIC0_OCE BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q3 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D6 BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_M.IOI_IDELAY0_LD BLK-TL-LIOPAD_M.IOI_IDELAY0_CE BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY1 BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKSEL BLK-TL-LIOPAD_M.IOI_IDELAY0_DATAIN BLK-TL-LIOPAD_M.IOI_IDELAY0_CINVCTRL BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-LIOPAD_M.LIOB_IN_TERM0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_T2 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_T4 BLK-TL-LIOPAD_M.IOB_IBUF_DISABLE0 BLK-TL-LIOPAD_M.LIOI_ISOUT10 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-LIOPAD_M.IOI_ILOGIC0_BITSLIP BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB BLK-TL-LIOPAD_M.IOB_DIFFI_IN0 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q8 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q6 BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q5 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D2 BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE1 BLK-TL-LIOPAD_M.IOI_OLOGIC0_TCE BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY2 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-LIOPAD_M.IOB_PADOUT0 BLK-TL-LIOPAD_M.IOI_OLOGIC0_D1 BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN3</loc>
          <loc side="right">BLK-TL-LIOPAD_M.IOI_ILOGIC0_O BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLKB BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKB BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_M.IOB_PU_INT_EN_1 BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEOUT BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLK BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB BLK-TL-LIOPAD_M.IOB_KEEPER_INT_EN_1 BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEIN BLK-TL-LIOPAD_M.LIOI_OSOUT20 BLK-TL-LIOPAD_M.LIOI_OSOUT10 BLK-TL-LIOPAD_M.IOB_PD_INT_EN_1 BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLK</loc>
          <loc side="bottom">BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_M" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD_M.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD_M.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD_M.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD_M.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD_M.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD_M.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT20" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD_M.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD_M.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSIN20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD_M.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD_M.IOB33M_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD_M.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD_M.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD_M.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD_M.IOB33M_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD_M.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD_M.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD_M.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD_M.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD_M.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD_M.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD_M.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD_M.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSIN10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD_M.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD_M.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD_M.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD_M.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD_M.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD_M.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD_M.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD_M.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD_M.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD_M.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT10" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_DIFFI_IN0" to="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD_M.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD_M.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD_M.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD_M.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD_M.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD_M.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD_M.IOB33M_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD_M.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD_M.ILOGICE3_OCLK"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_M.LIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-LIOPAD_S">
      <sub_tile capacity="1" name="BLK-TL-LIOPAD_S">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN1" num_pins="1"/>
        <input name="IOB_DIFFO_IN1" num_pins="1"/>
        <input name="IOB_DIFF_TERM_INT_EN" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE1" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_0" num_pins="1"/>
        <input name="IOB_O_IN1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_0" num_pins="1"/>
        <input name="IOB_PU_INT_EN_0" num_pins="1"/>
        <input name="IOB_T_IN1" num_pins="1"/>
        <input name="IOI_IDELAY1_C" num_pins="1"/>
        <input name="IOI_IDELAY1_CE" num_pins="1"/>
        <input name="IOI_IDELAY1_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY1_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY1_INC" num_pins="1"/>
        <input name="IOI_IDELAY1_LD" num_pins="1"/>
        <input name="IOI_IDELAY1_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY1_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC1_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC1_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC1_D1" num_pins="1"/>
        <input name="IOI_OLOGIC1_D2" num_pins="1"/>
        <input name="IOI_OLOGIC1_D3" num_pins="1"/>
        <input name="IOI_OLOGIC1_D4" num_pins="1"/>
        <input name="IOI_OLOGIC1_D5" num_pins="1"/>
        <input name="IOI_OLOGIC1_D6" num_pins="1"/>
        <input name="IOI_OLOGIC1_D7" num_pins="1"/>
        <input name="IOI_OLOGIC1_D8" num_pins="1"/>
        <input name="IOI_OLOGIC1_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC1_SR" num_pins="1"/>
        <input name="IOI_OLOGIC1_T1" num_pins="1"/>
        <input name="IOI_OLOGIC1_T2" num_pins="1"/>
        <input name="IOI_OLOGIC1_T3" num_pins="1"/>
        <input name="IOI_OLOGIC1_T4" num_pins="1"/>
        <input name="IOI_OLOGIC1_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC1_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM1" num_pins="1"/>
        <input name="LIOI3_IDELAY1_IFDLY0" num_pins="1"/>
        <input name="LIOI3_IDELAY1_IFDLY1" num_pins="1"/>
        <input name="LIOI3_IDELAY1_IFDLY2" num_pins="1"/>
        <input name="LIOI_ISIN11" num_pins="1"/>
        <input name="LIOI_ISIN21" num_pins="1"/>
        <clock name="LIOI_OLOGIC1_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT1" num_pins="1"/>
        <output name="IOB_O_OUT1" num_pins="1"/>
        <output name="IOB_PADOUT1" num_pins="1"/>
        <output name="IOB_T_OUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC1_O" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC1_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC1_TBYTEOUT" num_pins="1"/>
        <output name="LIOI_ISOUT11" num_pins="1"/>
        <output name="LIOI_ISOUT21" num_pins="1"/>
        <output name="LIOI_OSOUT11" num_pins="1"/>
        <output name="LIOI_OSOUT21" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC1_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_IDELAY1_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC1_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC1_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSOUT11"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISIN21"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC1_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC1_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ISIN11"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OSOUT21"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEOUT BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLKB BLK-TL-LIOPAD_S.LIOI_ISOUT11 BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLK BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLK BLK-TL-LIOPAD_S.IOB_PU_INT_EN_0 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEIN BLK-TL-LIOPAD_S.LIOI_ISOUT21 BLK-TL-LIOPAD_S.IOB_DIFFO_OUT1 BLK-TL-LIOPAD_S.IOB_PD_INT_EN_0 BLK-TL-LIOPAD_S.IOB_O_OUT1 BLK-TL-LIOPAD_S.IOB_DIFF_TERM_INT_EN BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKB BLK-TL-LIOPAD_S.IOB_KEEPER_INT_EN_0 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV BLK-TL-LIOPAD_S.IOB_T_OUT1</loc>
          <loc side="top">BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN1 BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q5 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q1 BLK-TL-LIOPAD_S.IOI_IDELAY1_DATAIN BLK-TL-LIOPAD_S.IOI_IDELAY1_CINVCTRL BLK-TL-LIOPAD_S.IOI_OLOGIC1_SR BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL BLK-TL-LIOPAD_S.IOI_OLOGIC1_T3 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-LIOPAD_S.IOI_OLOGIC1_D3 BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF BLK-TL-LIOPAD_S.IOI_IDELAY1_CE BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-LIOPAD_S.IOI_ILOGIC1_BITSLIP BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q7 BLK-TL-LIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH BLK-TL-LIOPAD_S.IOI_OLOGIC1_T4 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D2 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE2 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIV BLK-TL-LIOPAD_S.IOI_OLOGIC1_D4 BLK-TL-LIOPAD_S.IOI_OLOGIC1_TCE BLK-TL-LIOPAD_S.IOI_IDELAY1_LD BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3 BLK-TL-LIOPAD_S.IOI_IDELAY1_LDPIPEEN BLK-TL-LIOPAD_S.IOB_IBUF_DISABLE1 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D5 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q6 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKSEL BLK-TL-LIOPAD_S.IOI_IDELAY1_C BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q3 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q8 BLK-TL-LIOPAD_S.IOI_OLOGIC1_OCE BLK-TL-LIOPAD_S.IOI_OLOGIC1_T1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-LIOPAD_S.IOI_IDELAY1_INC BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0 BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL BLK-TL-LIOPAD_S.LIOB_IN_TERM1 BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY0 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D8 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D7 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q2 BLK-TL-LIOPAD_S.IOI_OLOGIC1_D1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q4 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV BLK-TL-LIOPAD_S.IOI_OLOGIC1_D6 BLK-TL-LIOPAD_S.IOI_ILOGIC1_SR BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY2 BLK-TL-LIOPAD_S.IOI_OLOGIC1_T2 BLK-TL-LIOPAD_S.IOI_IDELAY1_REGRST BLK-TL-LIOPAD_S.IOI_ILOGIC1_O BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN3 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN0 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN4 BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN2</loc>
          <loc side="bottom">BLK-TL-LIOPAD_S.IOB_PADOUT1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-LIOPAD_S.IOB_DIFFO_IN1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-LIOPAD_S.LIOI_ISIN11 BLK-TL-LIOPAD_S.LIOI_ISIN21 BLK-TL-LIOPAD_S.LIOI_OSOUT21 BLK-TL-LIOPAD_S.IOB_O_IN1 BLK-TL-LIOPAD_S.IOB_DIFFI_IN1 BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-LIOPAD_S.LIOI_OSOUT11 BLK-TL-LIOPAD_S.IOB_T_IN1 BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_S" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD_S.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD_S.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD_S.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD_S.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD_S.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD_S.IOB33S_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD_S.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD_S.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD_S.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD_S.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD_S.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFO_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD_S.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD_S.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD_S.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD_S.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISIN11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD_S.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD_S.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD_S.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD_S.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD_S.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD_S.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD_S.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD_S.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD_S.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD_S.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD_S.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISIN21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD_S.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT21" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD_S.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_O_IN1" to="BLK-TL-IOPAD_S.IOB33S_O_IN"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFI_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT11" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD_S.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD_S.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD_S.IOB33S_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD_S.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD_S.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFF_TERM_INT_EN" to="BLK-TL-IOPAD_S.IOB33S_DIFF_TERM_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD_S.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_T_IN1" to="BLK-TL-IOPAD_S.IOB33S_T_IN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD_S.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD_S.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD_S.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD_S.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD_S.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD_S.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD_S.IOB33S_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT11" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT21" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_ISOUT21" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI_OSOUT11" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_S.LIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-LIOPAD_SING">
      <sub_tile capacity="1" name="BLK-TL-LIOPAD_SING">
        <!-- Sub Tile Inputs -->
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="LIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="LIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="LIOI_ISOUT10" num_pins="1"/>
        <output name="LIOI_ISOUT20" num_pins="1"/>
        <output name="LIOI_OSOUT10" num_pins="1"/>
        <output name="LIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="LIOI_OLOGIC0_OQ"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-LIOPAD_SING.IOI_IDELAY0_INC BLK-TL-LIOPAD_SING.IOI_IDELAY0_REGRST BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE2 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q2 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_O BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q7 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q4 BLK-TL-LIOPAD_SING.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_SING.IOI_IDELAY0_LDPIPEEN BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q1 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D7 BLK-TL-LIOPAD_SING.IOI_IDELAY0_C BLK-TL-LIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIVP BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIV BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T1 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D5 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T3 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D4 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-LIOPAD_SING.IOI_OLOGIC0_SR BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY0 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D3 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-LIOPAD_SING.IOI_ILOGIC0_SR BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D8 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_OCE BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q3 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D6 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_SING.IOI_IDELAY0_LD BLK-TL-LIOPAD_SING.IOI_IDELAY0_CE BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY1 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL BLK-TL-LIOPAD_SING.IOI_IDELAY0_DATAIN BLK-TL-LIOPAD_SING.IOI_IDELAY0_CINVCTRL BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-LIOPAD_SING.LIOB_IN_TERM0 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T2 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T4 BLK-TL-LIOPAD_SING.IOB_IBUF_DISABLE0 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_BITSLIP BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVFB BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q8 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q6 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q5 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D2 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE1 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TCE BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY2 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D1 BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3</loc>
          <loc side="right">BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLKB BLK-TL-LIOPAD_SING.LIOI_ISOUT20 BLK-TL-LIOPAD_SING.LIOI_OLOGIC0_CLKDIVF BLK-TL-LIOPAD_SING.IOB_T_OUT0 BLK-TL-LIOPAD_SING.IOB_O_OUT0 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKB BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-LIOPAD_SING.IOB_PU_INT_EN_1 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEOUT BLK-TL-LIOPAD_SING.IOB_DIFFO_OUT0 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLK BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-LIOPAD_SING.LIOI_ISOUT10 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVFB BLK-TL-LIOPAD_SING.IOB_KEEPER_INT_EN_1 BLK-TL-LIOPAD_SING.LIOI_OSOUT20 BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEIN BLK-TL-LIOPAD_SING.LIOI_OSOUT10 BLK-TL-LIOPAD_SING.IOB_PADOUT0 BLK-TL-LIOPAD_SING.IOB_PD_INT_EN_1 BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLK</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-LIOPAD_SING.LIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-LIOPAD_SING.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-LIOPAD_SING.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-RIOPAD_M">
      <sub_tile capacity="1" name="BLK-TL-RIOPAD_M">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN0" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="RIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <input name="RIOI_OSIN10" num_pins="1"/>
        <input name="RIOI_OSIN20" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="RIOI_ISOUT10" num_pins="1"/>
        <output name="RIOI_ISOUT20" num_pins="1"/>
        <output name="RIOI_OSOUT10" num_pins="1"/>
        <output name="RIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSIN20"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISOUT10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISOUT20"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSIN10"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_OUT0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_TQ"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-RIOPAD_M.RIOI_OSOUT10 BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLKB BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKB BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_M.IOB_PU_INT_EN_1 BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEOUT BLK-TL-RIOPAD_M.RIOI_OSOUT20 BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLK BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB BLK-TL-RIOPAD_M.IOB_KEEPER_INT_EN_1 BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEIN BLK-TL-RIOPAD_M.IOB_PD_INT_EN_1 BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLK</loc>
          <loc side="top">BLK-TL-RIOPAD_M.IOI_IDELAY0_INC BLK-TL-RIOPAD_M.IOI_IDELAY0_REGRST BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE2 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q2 BLK-TL-RIOPAD_M.IOI_ILOGIC0_O BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q7 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q4 BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY1 BLK-TL-RIOPAD_M.IOI_IDELAY0_LDPIPEEN BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q1 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-RIOPAD_M.IOB_T_OUT0 BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY0 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D7 BLK-TL-RIOPAD_M.IOI_IDELAY0_C BLK-TL-RIOPAD_M.RIOI_OSIN20 BLK-TL-RIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIV BLK-TL-RIOPAD_M.IOI_OLOGIC0_T1 BLK-TL-RIOPAD_M.IOB_O_OUT0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D5 BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_M.IOI_OLOGIC0_T3 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D4 BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_M.IOI_OLOGIC0_SR BLK-TL-RIOPAD_M.RIOI_ISOUT10 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D3 BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0 BLK-TL-RIOPAD_M.IOI_ILOGIC0_SR BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_M.IOI_OLOGIC0_D8 BLK-TL-RIOPAD_M.IOI_OLOGIC0_OCE BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q3 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D6 BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_M.IOI_IDELAY0_LD BLK-TL-RIOPAD_M.IOI_IDELAY0_CE BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKSEL BLK-TL-RIOPAD_M.IOI_IDELAY0_DATAIN BLK-TL-RIOPAD_M.IOI_IDELAY0_CINVCTRL BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-RIOPAD_M.LIOB_IN_TERM0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_T2 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_T4 BLK-TL-RIOPAD_M.IOB_IBUF_DISABLE0 BLK-TL-RIOPAD_M.RIOI_ISOUT20 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-RIOPAD_M.RIOI_OSIN10 BLK-TL-RIOPAD_M.IOI_ILOGIC0_BITSLIP BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB BLK-TL-RIOPAD_M.IOB_DIFFI_IN0 BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY2 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q8 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q6 BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q5 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D2 BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE1 BLK-TL-RIOPAD_M.IOI_OLOGIC0_TCE BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-RIOPAD_M.IOB_PADOUT0 BLK-TL-RIOPAD_M.IOI_OLOGIC0_D1 BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN3</loc>
          <loc side="left">BLK-TL-RIOPAD_M.IOI_ILOGIC0_O</loc>
          <loc side="bottom">BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_M" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD_M.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD_M.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD_M.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD_M.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD_M.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD_M.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD_M.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD_M.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD_M.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD_M.IOB33M_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD_M.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD_M.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSIN20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD_M.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD_M.IOB33M_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD_M.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD_M.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD_M.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD_M.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD_M.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT10" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD_M.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT20" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD_M.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD_M.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD_M.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD_M.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD_M.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD_M.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD_M.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD_M.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD_M.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD_M.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD_M.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD_M.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT20" to="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSIN10" to="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_DIFFI_IN0" to="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD_M.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD_M.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD_M.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD_M.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD_M.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD_M.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD_M.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD_M.IOB33M_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD_M.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD_M.ILOGICE3_OCLK"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_M.RIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_M.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_M.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-RIOPAD_S">
      <sub_tile capacity="1" name="BLK-TL-RIOPAD_S">
        <!-- Sub Tile Inputs -->
        <input name="IOB_DIFFI_IN1" num_pins="1"/>
        <input name="IOB_DIFFO_IN1" num_pins="1"/>
        <input name="IOB_DIFF_TERM_INT_EN" num_pins="1"/>
        <input name="IOB_IBUF_DISABLE1" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_0" num_pins="1"/>
        <input name="IOB_O_IN1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_0" num_pins="1"/>
        <input name="IOB_PU_INT_EN_0" num_pins="1"/>
        <input name="IOB_T_IN1" num_pins="1"/>
        <input name="IOI_IDELAY1_C" num_pins="1"/>
        <input name="IOI_IDELAY1_CE" num_pins="1"/>
        <input name="IOI_IDELAY1_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY1_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY1_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY1_INC" num_pins="1"/>
        <input name="IOI_IDELAY1_LD" num_pins="1"/>
        <input name="IOI_IDELAY1_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY1_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC1_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC1_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC1_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC1_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC1_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC1_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC1_D1" num_pins="1"/>
        <input name="IOI_OLOGIC1_D2" num_pins="1"/>
        <input name="IOI_OLOGIC1_D3" num_pins="1"/>
        <input name="IOI_OLOGIC1_D4" num_pins="1"/>
        <input name="IOI_OLOGIC1_D5" num_pins="1"/>
        <input name="IOI_OLOGIC1_D6" num_pins="1"/>
        <input name="IOI_OLOGIC1_D7" num_pins="1"/>
        <input name="IOI_OLOGIC1_D8" num_pins="1"/>
        <input name="IOI_OLOGIC1_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC1_SR" num_pins="1"/>
        <input name="IOI_OLOGIC1_T1" num_pins="1"/>
        <input name="IOI_OLOGIC1_T2" num_pins="1"/>
        <input name="IOI_OLOGIC1_T3" num_pins="1"/>
        <input name="IOI_OLOGIC1_T4" num_pins="1"/>
        <input name="IOI_OLOGIC1_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC1_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM1" num_pins="1"/>
        <input name="RIOI3_IDELAY1_IFDLY0" num_pins="1"/>
        <input name="RIOI3_IDELAY1_IFDLY1" num_pins="1"/>
        <input name="RIOI3_IDELAY1_IFDLY2" num_pins="1"/>
        <input name="RIOI_ISIN11" num_pins="1"/>
        <input name="RIOI_ISIN21" num_pins="1"/>
        <clock name="RIOI_OLOGIC1_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT1" num_pins="1"/>
        <output name="IOB_O_OUT1" num_pins="1"/>
        <output name="IOB_PADOUT1" num_pins="1"/>
        <output name="IOB_T_OUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY1_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC1_O" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC1_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC1_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC1_TBYTEOUT" num_pins="1"/>
        <output name="RIOI_ISOUT11" num_pins="1"/>
        <output name="RIOI_ISOUT21" num_pins="1"/>
        <output name="RIOI_OSOUT11" num_pins="1"/>
        <output name="RIOI_OSOUT21" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISIN21"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_IDELAY1_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_PADOUT1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC1_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFO_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_DIFFI_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC1_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC1_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC1_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ISIN11"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC1_TQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T_IN1"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSOUT21"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OSOUT11"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEOUT BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLKB BLK-TL-RIOPAD_S.RIOI_ISOUT21 BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLK BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLK BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF BLK-TL-RIOPAD_S.IOB_PU_INT_EN_0 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEIN BLK-TL-RIOPAD_S.IOB_DIFFO_OUT1 BLK-TL-RIOPAD_S.IOB_PD_INT_EN_0 BLK-TL-RIOPAD_S.IOB_O_OUT1 BLK-TL-RIOPAD_S.RIOI_ISOUT11 BLK-TL-RIOPAD_S.IOB_DIFF_TERM_INT_EN BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKB BLK-TL-RIOPAD_S.IOB_KEEPER_INT_EN_0 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV BLK-TL-RIOPAD_S.IOB_T_OUT1</loc>
          <loc side="top">BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q5 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q1 BLK-TL-RIOPAD_S.IOI_IDELAY1_DATAIN BLK-TL-RIOPAD_S.IOI_IDELAY1_CINVCTRL BLK-TL-RIOPAD_S.IOI_OLOGIC1_SR BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL BLK-TL-RIOPAD_S.IOI_OLOGIC1_T3 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-RIOPAD_S.IOI_OLOGIC1_D3 BLK-TL-RIOPAD_S.IOI_IDELAY1_CE BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-RIOPAD_S.IOI_ILOGIC1_BITSLIP BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q7 BLK-TL-RIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH BLK-TL-RIOPAD_S.IOI_OLOGIC1_T4 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D2 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE2 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIV BLK-TL-RIOPAD_S.IOI_OLOGIC1_D4 BLK-TL-RIOPAD_S.IOI_OLOGIC1_TCE BLK-TL-RIOPAD_S.IOI_IDELAY1_LD BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3 BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY0 BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF BLK-TL-RIOPAD_S.IOI_IDELAY1_LDPIPEEN BLK-TL-RIOPAD_S.IOB_IBUF_DISABLE1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D5 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q6 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKSEL BLK-TL-RIOPAD_S.IOI_IDELAY1_C BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q3 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q8 BLK-TL-RIOPAD_S.IOI_OLOGIC1_OCE BLK-TL-RIOPAD_S.IOI_OLOGIC1_T1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY2 BLK-TL-RIOPAD_S.IOI_IDELAY1_INC BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0 BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL BLK-TL-RIOPAD_S.LIOB_IN_TERM1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D8 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D7 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q2 BLK-TL-RIOPAD_S.IOI_OLOGIC1_D1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q4 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV BLK-TL-RIOPAD_S.IOI_OLOGIC1_D6 BLK-TL-RIOPAD_S.IOI_ILOGIC1_SR BLK-TL-RIOPAD_S.IOI_OLOGIC1_T2 BLK-TL-RIOPAD_S.IOI_IDELAY1_REGRST BLK-TL-RIOPAD_S.IOI_ILOGIC1_O BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN3 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN0 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN4 BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN2</loc>
          <loc side="bottom">BLK-TL-RIOPAD_S.IOB_PADOUT1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB BLK-TL-RIOPAD_S.RIOI_OSOUT11 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB BLK-TL-RIOPAD_S.IOB_DIFFO_IN1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK BLK-TL-RIOPAD_S.RIOI_ISIN11 BLK-TL-RIOPAD_S.RIOI_OSOUT21 BLK-TL-RIOPAD_S.IOB_O_IN1 BLK-TL-RIOPAD_S.IOB_DIFFI_IN1 BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP BLK-TL-RIOPAD_S.RIOI_ISIN21 BLK-TL-RIOPAD_S.IOB_T_IN1 BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD_S" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD_S.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD_S.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD_S.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD_S.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD_S.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD_S.IOB33S_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD_S.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD_S.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD_S.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD_S.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT11" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD_S.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFO_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD_S.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD_S.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD_S.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD_S.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD_S.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD_S.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD_S.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD_S.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD_S.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD_S.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD_S.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD_S.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD_S.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD_S.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISIN11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD_S.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT21" to="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD_S.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD_S.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_O_IN1" to="BLK-TL-IOPAD_S.IOB33S_O_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFI_IN1" to="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD_S.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD_S.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISIN21" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD_S.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD_S.IOB33S_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT11" to="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD_S.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD_S.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFF_TERM_INT_EN" to="BLK-TL-IOPAD_S.IOB33S_DIFF_TERM_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD_S.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD_S.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_T_IN1" to="BLK-TL-IOPAD_S.IOB33S_T_IN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD_S.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD_S.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD_S.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD_S.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD_S.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD_S.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD_S.IOB33S_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2"/>
          </site>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT21" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PADOUT1" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT11" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OLOGIC1_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_IBUF_DISABLE1" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PU_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_OSOUT21" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_DIFFO_OUT1" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI3_IDELAY1_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_PD_INT_EN_0" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_S.LIOB_IN_TERM1" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_O_OUT1" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.RIOI_ISOUT11" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_KEEPER_INT_EN_0" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_OLOGIC1_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_ILOGIC1_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_S.IOB_T_OUT1" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_S.IOI_IDELAY1_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-RIOPAD_SING">
      <sub_tile capacity="1" name="BLK-TL-RIOPAD_SING">
        <!-- Sub Tile Inputs -->
        <input name="IOB_IBUF_DISABLE0" num_pins="1"/>
        <input name="IOB_KEEPER_INT_EN_1" num_pins="1"/>
        <input name="IOB_PD_INT_EN_1" num_pins="1"/>
        <input name="IOB_PU_INT_EN_1" num_pins="1"/>
        <input name="IOI_IDELAY0_C" num_pins="1"/>
        <input name="IOI_IDELAY0_CE" num_pins="1"/>
        <input name="IOI_IDELAY0_CINVCTRL" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN0" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN1" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN2" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN3" num_pins="1"/>
        <input name="IOI_IDELAY0_CNTVALUEIN4" num_pins="1"/>
        <input name="IOI_IDELAY0_DATAIN" num_pins="1"/>
        <input name="IOI_IDELAY0_INC" num_pins="1"/>
        <input name="IOI_IDELAY0_LD" num_pins="1"/>
        <input name="IOI_IDELAY0_LDPIPEEN" num_pins="1"/>
        <input name="IOI_IDELAY0_REGRST" num_pins="1"/>
        <input name="IOI_ILOGIC0_BITSLIP" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE1" num_pins="1"/>
        <input name="IOI_ILOGIC0_CE2" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_ILOGIC0_CLKDIVP" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVPSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKDIVSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_DYNCLKSEL" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLK" num_pins="1"/>
        <clock name="IOI_ILOGIC0_OCLKB" num_pins="1"/>
        <input name="IOI_ILOGIC0_SR" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLK" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIV" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVB" num_pins="1"/>
        <clock name="IOI_OLOGIC0_CLKDIVFB" num_pins="1"/>
        <input name="IOI_OLOGIC0_D1" num_pins="1"/>
        <input name="IOI_OLOGIC0_D2" num_pins="1"/>
        <input name="IOI_OLOGIC0_D3" num_pins="1"/>
        <input name="IOI_OLOGIC0_D4" num_pins="1"/>
        <input name="IOI_OLOGIC0_D5" num_pins="1"/>
        <input name="IOI_OLOGIC0_D6" num_pins="1"/>
        <input name="IOI_OLOGIC0_D7" num_pins="1"/>
        <input name="IOI_OLOGIC0_D8" num_pins="1"/>
        <input name="IOI_OLOGIC0_OCE" num_pins="1"/>
        <input name="IOI_OLOGIC0_SR" num_pins="1"/>
        <input name="IOI_OLOGIC0_T1" num_pins="1"/>
        <input name="IOI_OLOGIC0_T2" num_pins="1"/>
        <input name="IOI_OLOGIC0_T3" num_pins="1"/>
        <input name="IOI_OLOGIC0_T4" num_pins="1"/>
        <input name="IOI_OLOGIC0_TBYTEIN" num_pins="1"/>
        <input name="IOI_OLOGIC0_TCE" num_pins="1"/>
        <input name="LIOB_IN_TERM0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY0" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY1" num_pins="1"/>
        <input name="RIOI3_IDELAY0_IFDLY2" num_pins="1"/>
        <clock name="RIOI_OLOGIC0_CLKDIVF" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="IOB_DIFFO_OUT0" num_pins="1"/>
        <output name="IOB_O_OUT0" num_pins="1"/>
        <output name="IOB_PADOUT0" num_pins="1"/>
        <output name="IOB_T_OUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT0" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT1" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT2" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT3" num_pins="1"/>
        <output name="IOI_IDELAY0_CNTVALUEOUT4" num_pins="1"/>
        <output name="IOI_ILOGIC0_O" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q1" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q2" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q3" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q4" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q5" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q6" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q7" num_pins="1"/>
        <output name="IOI_ILOGIC0_Q8" num_pins="1"/>
        <output name="IOI_OLOGIC0_IOCLKGLITCH" num_pins="1"/>
        <output name="IOI_OLOGIC0_TBYTEOUT" num_pins="1"/>
        <output name="RIOI_ISOUT10" num_pins="1"/>
        <output name="RIOI_ISOUT20" num_pins="1"/>
        <output name="RIOI_OSOUT10" num_pins="1"/>
        <output name="RIOI_OSOUT20" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_T0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_IDELAY0_DATAOUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OQ"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="IOB_O0"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_OFB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_ILOGIC0_DDLY"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="RIOI_OLOGIC0_TQ"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-RIOPAD_SING.RIOI_OSOUT10 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLKB BLK-TL-RIOPAD_SING.IOB_T_OUT0 BLK-TL-RIOPAD_SING.IOB_O_OUT0 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKB BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_SING.IOB_PU_INT_EN_1 BLK-TL-RIOPAD_SING.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_SING.RIOI_ISOUT10 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEOUT BLK-TL-RIOPAD_SING.RIOI_OSOUT20 BLK-TL-RIOPAD_SING.IOB_DIFFO_OUT0 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLK BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_SING.RIOI_ISOUT20 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVFB BLK-TL-RIOPAD_SING.IOB_KEEPER_INT_EN_1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEIN BLK-TL-RIOPAD_SING.IOB_PADOUT0 BLK-TL-RIOPAD_SING.IOB_PD_INT_EN_1 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLK</loc>
          <loc side="top">BLK-TL-RIOPAD_SING.IOI_IDELAY0_INC BLK-TL-RIOPAD_SING.IOI_IDELAY0_REGRST BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_O BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q7 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q4 BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY1 BLK-TL-RIOPAD_SING.IOI_IDELAY0_LDPIPEEN BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q1 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3 BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY0 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D7 BLK-TL-RIOPAD_SING.IOI_IDELAY0_C BLK-TL-RIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIVP BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIV BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D5 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLK BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T3 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D4 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL BLK-TL-RIOPAD_SING.RIOI_OLOGIC0_CLKDIVF BLK-TL-RIOPAD_SING.IOI_OLOGIC0_SR BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D3 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL BLK-TL-RIOPAD_SING.IOI_ILOGIC0_SR BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKB BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIV BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D8 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_OCE BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q3 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D6 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVB BLK-TL-RIOPAD_SING.IOI_IDELAY0_LD BLK-TL-RIOPAD_SING.IOI_IDELAY0_CE BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL BLK-TL-RIOPAD_SING.IOI_IDELAY0_DATAIN BLK-TL-RIOPAD_SING.IOI_IDELAY0_CINVCTRL BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2 BLK-TL-RIOPAD_SING.LIOB_IN_TERM0 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T2 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T4 BLK-TL-RIOPAD_SING.IOB_IBUF_DISABLE0 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_BITSLIP BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVFB BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q8 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q6 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q5 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D2 BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE1 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TCE BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4 BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D1 BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-IOPAD" pin_mapping="custom">
            <direct from="BLK-TL-RIOPAD_SING.RIOI_OSOUT10" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_INC" to="BLK-TL-IOPAD.IDELAYE2_INC"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_REGRST" to="BLK-TL-IOPAD.IDELAYE2_REGRST"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE2" to="BLK-TL-IOPAD.ILOGICE3_CE2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q2" to="BLK-TL-IOPAD.ILOGICE3_Q2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_O" to="BLK-TL-IOPAD.ILOGICE3_O"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLKB" to="BLK-TL-IOPAD.ILOGICE3_OCLKB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q7" to="BLK-TL-IOPAD.ILOGICE3_Q7"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q4" to="BLK-TL-IOPAD.ILOGICE3_Q4"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY1" to="BLK-TL-IOPAD.IDELAYE2_IFDLY1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_LDPIPEEN" to="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q1" to="BLK-TL-IOPAD.ILOGICE3_Q1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_T_OUT0" to="BLK-TL-IOPAD.IOB33_T_OUT"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY0" to="BLK-TL-IOPAD.IDELAYE2_IFDLY0"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D7" to="BLK-TL-IOPAD.OLOGICE3_D7"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_C" to="BLK-TL-IOPAD.IDELAYE2_C"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_IOCLKGLITCH" to="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIVP" to="BLK-TL-IOPAD.ILOGICE3_CLKDIVP"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKDIV" to="BLK-TL-IOPAD.ILOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T1" to="BLK-TL-IOPAD.OLOGICE3_T1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_O_OUT0" to="BLK-TL-IOPAD.IOB33_O_OUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D5" to="BLK-TL-IOPAD.OLOGICE3_D5"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKB" to="BLK-TL-IOPAD.OLOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLK" to="BLK-TL-IOPAD.ILOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T3" to="BLK-TL-IOPAD.OLOGICE3_T3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_PU_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PU_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D4" to="BLK-TL-IOPAD.OLOGICE3_D4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVPSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_OLOGIC0_CLKDIVF" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVF"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_SR" to="BLK-TL-IOPAD.OLOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_ISOUT10" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEOUT" to="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D3" to="BLK-TL-IOPAD.OLOGICE3_D3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKDIVSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_OSOUT20" to="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_DIFFO_OUT0" to="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_SR" to="BLK-TL-IOPAD.ILOGICE3_SR"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CLKB" to="BLK-TL-IOPAD.ILOGICE3_CLKB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIV" to="BLK-TL-IOPAD.OLOGICE3_CLKDIV"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D8" to="BLK-TL-IOPAD.OLOGICE3_D8"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLK" to="BLK-TL-IOPAD.OLOGICE3_CLK"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_OCE" to="BLK-TL-IOPAD.OLOGICE3_OCE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q3" to="BLK-TL-IOPAD.ILOGICE3_Q3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D6" to="BLK-TL-IOPAD.OLOGICE3_D6"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_LD" to="BLK-TL-IOPAD.IDELAYE2_LD"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CE" to="BLK-TL-IOPAD.IDELAYE2_CE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_DYNCLKSEL" to="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_DATAIN" to="BLK-TL-IOPAD.IDELAYE2_DATAIN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CINVCTRL" to="BLK-TL-IOPAD.IDELAYE2_CINVCTRL"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT2" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
            <direct from="BLK-TL-RIOPAD_SING.LIOB_IN_TERM0" to="BLK-TL-IOPAD.IOB33_INTERMDISABLE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T2" to="BLK-TL-IOPAD.OLOGICE3_T2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN0" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_T4" to="BLK-TL-IOPAD.OLOGICE3_T4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_IBUF_DISABLE0" to="BLK-TL-IOPAD.IOB33_IBUFDISABLE"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI_ISOUT20" to="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_BITSLIP" to="BLK-TL-IOPAD.ILOGICE3_BITSLIP"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_CLKDIVFB" to="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_KEEPER_INT_EN_1" to="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TBYTEIN" to="BLK-TL-IOPAD.OLOGICE3_TBYTEIN"/>
            <direct from="BLK-TL-RIOPAD_SING.RIOI3_IDELAY0_IFDLY2" to="BLK-TL-IOPAD.IDELAYE2_IFDLY2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q8" to="BLK-TL-IOPAD.ILOGICE3_Q8"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q6" to="BLK-TL-IOPAD.ILOGICE3_Q6"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_Q5" to="BLK-TL-IOPAD.ILOGICE3_Q5"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN1" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D2" to="BLK-TL-IOPAD.OLOGICE3_D2"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_CE1" to="BLK-TL-IOPAD.ILOGICE3_CE1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_TCE" to="BLK-TL-IOPAD.OLOGICE3_TCE"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEOUT4" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_PADOUT0" to="BLK-TL-IOPAD.IOB33_PADOUT"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_OLOGIC0_D1" to="BLK-TL-IOPAD.OLOGICE3_D1"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_IDELAY0_CNTVALUEIN3" to="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3"/>
            <direct from="BLK-TL-RIOPAD_SING.IOB_PD_INT_EN_1" to="BLK-TL-IOPAD.IOB33_PD_INT_EN"/>
            <direct from="BLK-TL-RIOPAD_SING.IOI_ILOGIC0_OCLK" to="BLK-TL-IOPAD.ILOGICE3_OCLK"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLK_BUFG_BOT_R">
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL0_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL0_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL0_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL1_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL1_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL1_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL2_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL2_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL2_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL3_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL3_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL3_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL4_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL4_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL4_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL5_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL5_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL5_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL6_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL6_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL6_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0</loc>
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL7_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL7_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL7_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0</loc>
          <loc side="bottom">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL8_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL8_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL8_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL9_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL9_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL9_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL10_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL10_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL10_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL11_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL11_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL11_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL12_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL12_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL12_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL13_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL13_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL13_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1</loc>
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL14_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL14_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL14_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL15_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL15_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL15_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1 BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_BOT_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLK_BUFG_TOP_R">
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL0_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL0_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL0_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL0_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_BUFGCTRL0_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_0.CLK_BUFG_R_BUFGCTRL0_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL1_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL1_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL1_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL1_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1</loc>
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_BUFGCTRL1_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_1.CLK_BUFG_R_BUFGCTRL1_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL2_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL2_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL2_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL2_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_BUFGCTRL2_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_2.CLK_BUFG_R_BUFGCTRL2_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL3_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL3_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL3_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL3_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_BUFGCTRL3_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_3.CLK_BUFG_R_BUFGCTRL3_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL4_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL4_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL4_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL4_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_BUFGCTRL4_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_4.CLK_BUFG_R_BUFGCTRL4_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL5_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL5_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL5_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL5_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0</loc>
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_BUFGCTRL5_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_5.CLK_BUFG_R_BUFGCTRL5_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL6_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL6_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL6_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL6_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_BUFGCTRL6_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_6.CLK_BUFG_R_BUFGCTRL6_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL7_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL7_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL7_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL7_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_BUFGCTRL7_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_7.CLK_BUFG_R_BUFGCTRL7_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL8_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL8_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL8_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL8_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O</loc>
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_BUFGCTRL8_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_8.CLK_BUFG_R_BUFGCTRL8_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL9_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL9_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL9_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL9_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1</loc>
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_BUFGCTRL9_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_9.CLK_BUFG_R_BUFGCTRL9_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL10_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL10_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL10_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL10_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_BUFGCTRL10_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_10.CLK_BUFG_R_BUFGCTRL10_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL11_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL11_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL11_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL11_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_BUFGCTRL11_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_11.CLK_BUFG_R_BUFGCTRL11_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL12_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL12_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL12_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL12_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O</loc>
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_BUFGCTRL12_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_12.CLK_BUFG_R_BUFGCTRL12_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL13_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL13_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL13_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL13_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_BUFGCTRL13_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_13.CLK_BUFG_R_BUFGCTRL13_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL14_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL14_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL14_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL14_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_BUFGCTRL14_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_14.CLK_BUFG_R_BUFGCTRL14_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15">
        <!-- Sub Tile Inputs -->
        <clock name="CLK_BUFG_BUFGCTRL15_I0" num_pins="1"/>
        <clock name="CLK_BUFG_BUFGCTRL15_I1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_CE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_IGNORE1" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S0" num_pins="1"/>
        <input name="CLK_BUFG_R_BUFGCTRL15_S1" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLK_BUFG_BUFGCTRL15_O" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0</loc>
          <loc side="right">BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1 BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-BUFGCTRL" pin_mapping="custom">
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE0" to="BLK-TL-BUFGCTRL.CE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_CE1" to="BLK-TL-BUFGCTRL.CE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I0" to="BLK-TL-BUFGCTRL.I0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_I1" to="BLK-TL-BUFGCTRL.I1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE0" to="BLK-TL-BUFGCTRL.IGNORE0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_IGNORE1" to="BLK-TL-BUFGCTRL.IGNORE1"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_BUFGCTRL15_O" to="BLK-TL-BUFGCTRL.O"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S0" to="BLK-TL-BUFGCTRL.S0"/>
            <direct from="BLK-TL-CLK_BUFG_TOP_R_BUFGCTRL_15.CLK_BUFG_R_BUFGCTRL15_S1" to="BLK-TL-BUFGCTRL.S1"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CMT_TOP_L_UPPER_T">
      <sub_tile capacity="1" name="BLK-TL-CMT_TOP_L_UPPER_T">
        <!-- Sub Tile Inputs -->
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR6" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_DCLK" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DEN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI9" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DWE" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_RST" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DRDY" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_LOCKED" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31</loc>
          <loc side="bottom">BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0 BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-PLLE2_ADV" pin_mapping="custom">
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN24"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT53"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT58"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT49"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT18"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN30"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT51"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN17"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT36"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT63"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN18"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT27"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT61"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT60"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT40"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT32"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT34"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN31"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT38"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN22"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TMUXOUT"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT42"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT29"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT47"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT20"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT54"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN25"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT17"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN27"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT45"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT39"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN26"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT48"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT44"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT52"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT26"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT23"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN20"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT37"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT55"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT35"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT21"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT46"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT57"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT43"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN7"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT50"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN21"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT59"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN28"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT5"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN19"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT56"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT28"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN23"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT41"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT24"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT33"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT22"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT8"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT16"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN3"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT30"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN10"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN14"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT19"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN16"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT62"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT13"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN29"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT11"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT25"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN6"/>
            <direct from="BLK-TL-CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT31"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CMT_TOP_R_UPPER_T">
      <sub_tile capacity="1" name="BLK-TL-CMT_TOP_R_UPPER_T">
        <!-- Sub Tile Inputs -->
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DADDR6" num_pins="1"/>
        <clock name="CMT_TOP_R_UPPER_T_PLLE2_DCLK" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DEN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DI9" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_DWE" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_RST" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" num_pins="1"/>
        <input name="CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DO9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_DRDY" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_LOCKED" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" num_pins="1"/>
        <output name="CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31</loc>
          <loc side="left">BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4</loc>
          <loc side="bottom">BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0 BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-PLLE2_ADV" pin_mapping="custom">
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN24"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT53" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT53"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT58" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT58"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT49" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT49"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKINSEL" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DCLK" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT18"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN30"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT51" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT51"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN17"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT36" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT36"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT63" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT63"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN18" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN18"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT27"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT61" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT61"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT60" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT60"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_LOCKED" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT40" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT40"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT32" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT32"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT34" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT34"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN31"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT38" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT38"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN22"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TMUXOUT" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TMUXOUT"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_RST" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI15" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT42" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT42"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT29"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT47" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT47"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT20"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT54" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT54"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DWE" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN25"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT17" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT17"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN27" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN27"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT45" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT45"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_PWRDWN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT39" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT39"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN26"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT48" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT48"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT44" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT44"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT52" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT52"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT26" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT26"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT23"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN20" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN20"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT37" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT37"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT55" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT55"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT35" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT35"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT21"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT46" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT46"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DADDR0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT57" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT57"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT43" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT43"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN7" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN7"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT50" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT50"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN21" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN21"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT59" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT59"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN28"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT5" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT5"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN19"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT56" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT56"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO2" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT28" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT28"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN23" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN23"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT41" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT41"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT24" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT24"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO12" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DEN" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT33" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT33"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT22" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT22"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO9" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT8" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT8"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT16"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN3" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN3"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT30" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT30"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN10" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN10"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN14" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN14"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT19" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT19"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DRDY" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN16" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN16"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DI11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT62" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT62"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT13" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT13"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN29" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN29"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT0" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT11" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT11"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT25" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT25"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKOUT1" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_DO4" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTIN6" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTIN6"/>
            <direct from="BLK-TL-CMT_TOP_R_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_TESTOUT31" to="BLK-TL-PLLE2_ADV.PLLE2_ADV_TESTOUT31"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-HCLK_IOI3">
      <sub_tile name="BLK-TL-HCLK_IOI3">
        <clock name="HCLK_IOI_IDELAYCTRL_REFCLK" num_pins="1"/>
        <clock name="HCLK_IOI_IDELAYCTRL_RST" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_DNPULSEOUT" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_OUTN1" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_OUTN65" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_RDY" num_pins="1"/>
        <output name="HCLK_IOI_IDELAYCTRL_UPPULSEOUT" num_pins="1"/>
        <equivalent_sites>
          <site pb_type="BLK-TL-HCLK_IOI3" pin_mapping="custom">
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_DNPULSEOUT" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_DNPULSEOUT"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST"/>
            <direct from="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_UPPULSEOUT" to="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_UPPULSEOUT"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <pinlocations pattern="custom">
          <loc side="bottom">BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_DNPULSEOUT BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_UPPULSEOUT</loc>
          <loc side="left">BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY</loc>
          <loc side="right">BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN1 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_OUTN65 BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK</loc>
        </pinlocations>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="SYN-IOPAD-0">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-1">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-2">
      <sub_tile capacity="2" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-3">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-4">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-5">
      <sub_tile capacity="2" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-6">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-7">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-8">
      <sub_tile capacity="2" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
      <sub_tile capacity="2" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-9">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-10">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-11">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-12">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-VCC">
      <sub_tile name="SYN-VCC">
        <equivalent_sites>
          <site pb_type="SYN-VCC">
            <direct from="SYN-VCC.VCC" to="SYN-VCC.VCC"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <output name="VCC" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-GND">
      <sub_tile name="SYN-GND">
        <equivalent_sites>
          <site pb_type="SYN-GND">
            <direct from="SYN-GND.GND" to="SYN-GND.GND"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <output name="GND" num_pins="1"/>
      </sub_tile>
    </tile>
  </tiles>
  <complexblocklist>
    <pb_type name="BLK-TL-SLICEL">
      <clock name="CLK" num_pins="1"/>
      <input name="A1" num_pins="1"/>
      <input name="A2" num_pins="1"/>
      <input name="A3" num_pins="1"/>
      <input name="A4" num_pins="1"/>
      <input name="A5" num_pins="1"/>
      <input name="A6" num_pins="1"/>
      <input name="AX" num_pins="1"/>
      <input name="B1" num_pins="1"/>
      <input name="B2" num_pins="1"/>
      <input name="B3" num_pins="1"/>
      <input name="B4" num_pins="1"/>
      <input name="B5" num_pins="1"/>
      <input name="B6" num_pins="1"/>
      <input name="BX" num_pins="1"/>
      <input name="C1" num_pins="1"/>
      <input name="C2" num_pins="1"/>
      <input name="C3" num_pins="1"/>
      <input name="C4" num_pins="1"/>
      <input name="C5" num_pins="1"/>
      <input name="C6" num_pins="1"/>
      <input name="CE" num_pins="1"/>
      <input name="CIN" num_pins="1"/>
      <input name="CX" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="D3" num_pins="1"/>
      <input name="D4" num_pins="1"/>
      <input name="D5" num_pins="1"/>
      <input name="D6" num_pins="1"/>
      <input name="DX" num_pins="1"/>
      <input name="SR" num_pins="1"/>
      <output name="A" num_pins="1"/>
      <output name="AMUX" num_pins="1"/>
      <output name="AQ" num_pins="1"/>
      <output name="B" num_pins="1"/>
      <output name="BMUX" num_pins="1"/>
      <output name="BQ" num_pins="1"/>
      <output name="C" num_pins="1"/>
      <output name="CMUX" num_pins="1"/>
      <output name="COUT" num_pins="1"/>
      <output name="CQ" num_pins="1"/>
      <output name="D" num_pins="1"/>
      <output name="DMUX" num_pins="1"/>
      <output name="DQ" num_pins="1"/>
      <pb_type name="SLICEL0" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <input name="A1" num_pins="1"/>
        <input name="A2" num_pins="1"/>
        <input name="A3" num_pins="1"/>
        <input name="A4" num_pins="1"/>
        <input name="A5" num_pins="1"/>
        <input name="A6" num_pins="1"/>
        <input name="AX" num_pins="1"/>
        <input name="B1" num_pins="1"/>
        <input name="B2" num_pins="1"/>
        <input name="B3" num_pins="1"/>
        <input name="B4" num_pins="1"/>
        <input name="B5" num_pins="1"/>
        <input name="B6" num_pins="1"/>
        <input name="BX" num_pins="1"/>
        <input name="C1" num_pins="1"/>
        <input name="C2" num_pins="1"/>
        <input name="C3" num_pins="1"/>
        <input name="C4" num_pins="1"/>
        <input name="C5" num_pins="1"/>
        <input name="C6" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CIN" num_pins="1"/>
        <input name="CX" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="DX" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <output name="A" num_pins="1"/>
        <output name="AMUX" num_pins="1"/>
        <output name="AQ" num_pins="1"/>
        <output name="B" num_pins="1"/>
        <output name="BMUX" num_pins="1"/>
        <output name="BQ" num_pins="1"/>
        <output name="C" num_pins="1"/>
        <output name="CMUX" num_pins="1"/>
        <output name="COUT" num_pins="1"/>
        <output name="CQ" num_pins="1"/>
        <output name="D" num_pins="1"/>
        <output name="DMUX" num_pins="1"/>
        <output name="DQ" num_pins="1"/>
        <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
          <input name="A1" num_pins="1"/>
          <input name="A2" num_pins="1"/>
          <input name="A3" num_pins="1"/>
          <input name="A4" num_pins="1"/>
          <input name="A5" num_pins="1"/>
          <input name="A6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="B1" num_pins="1"/>
          <input name="B2" num_pins="1"/>
          <input name="B3" num_pins="1"/>
          <input name="B4" num_pins="1"/>
          <input name="B5" num_pins="1"/>
          <input name="B6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="C1" num_pins="1"/>
          <input name="C2" num_pins="1"/>
          <input name="C3" num_pins="1"/>
          <input name="C4" num_pins="1"/>
          <input name="C5" num_pins="1"/>
          <input name="C6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="D1" num_pins="1"/>
          <input name="D2" num_pins="1"/>
          <input name="D3" num_pins="1"/>
          <input name="D4" num_pins="1"/>
          <input name="D5" num_pins="1"/>
          <input name="D6" num_pins="1"/>
          <output name="AO5" num_pins="1"/>
          <output name="AO6" num_pins="1"/>
          <output name="BO5" num_pins="1"/>
          <output name="BO6" num_pins="1"/>
          <output name="CO5" num_pins="1"/>
          <output name="CO6" num_pins="1"/>
          <output name="DO5" num_pins="1"/>
          <output name="DO6" num_pins="1"/>
          <output name="F7AMUX_O" num_pins="1"/>
          <output name="F7BMUX_O" num_pins="1"/>
          <output name="F8MUX_O" num_pins="1"/>
          <pb_type name="ALUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="ALUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.5e-10
      1.18e-10
     </delay_matrix>
                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      4.4e-11
      4.4e-11
      4.2000000000000004e-11
      4.6e-11
      4.8e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5x2" out_port="ALUT.O5"/>
                </direct>
                <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5x2" out_port="ALUT.O6"/>
                </mux>
                <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="BLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="BLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.19e-10
     </delay_matrix>
                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      4.5e-11
      4.3e-11
      4.3e-11
      4.5e-11
      4.9000000000000005e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5x2" out_port="BLUT.O5"/>
                </direct>
                <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5x2" out_port="BLUT.O6"/>
                </mux>
                <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="CLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="CLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      1.54e-10
      1.54e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.2e-10
     </delay_matrix>
                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      4.4e-11
      4.3e-11
      4.2000000000000004e-11
      4.5e-11
      5.1e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5x2" out_port="CLUT.O5"/>
                </direct>
                <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5x2" out_port="CLUT.O6"/>
                </mux>
                <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="DLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="DLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="D5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="max">
      1.49e-10
      1.5e-10
      1.49e-10
      1.49e-10
      1.17e-10
     </delay_matrix>
                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="min">
      4.4e-11
      4.3e-11
      4.2000000000000004e-11
      4.4e-11
      4.9000000000000005e-11
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="DLUT.A1" name="DLUT_A1_0" output="D5LUT[0].in[0]"/>
                <direct input="DLUT.A2" name="DLUT_A2_0" output="D5LUT[0].in[1]"/>
                <direct input="DLUT.A3" name="DLUT_A3_0" output="D5LUT[0].in[2]"/>
                <direct input="DLUT.A4" name="DLUT_A4_0" output="D5LUT[0].in[3]"/>
                <direct input="DLUT.A5" name="DLUT_A5_0" output="D5LUT[0].in[4]"/>
                <direct input="DLUT.A1" name="DLUT_A1_1" output="D5LUT[1].in[0]"/>
                <direct input="DLUT.A2" name="DLUT_A2_1" output="D5LUT[1].in[1]"/>
                <direct input="DLUT.A3" name="DLUT_A3_1" output="D5LUT[1].in[2]"/>
                <direct input="DLUT.A4" name="DLUT_A4_1" output="D5LUT[1].in[3]"/>
                <direct input="DLUT.A5" name="DLUT_A5_1" output="D5LUT[1].in[4]"/>
                <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5x2" out_port="DLUT.O5"/>
                </direct>
                <mux input="D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5x2" out_port="DLUT.O6"/>
                </mux>
                <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="DLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       DLUT.INIT[31:0] = D5LUT[0]
       DLUT.INIT[63:32] = D5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F7AMUX.I0" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
            <delay_constant in_port="F7AMUX.I1" max="1.93e-10" out_port="F7AMUX.O" min="5.5000000000000004e-11"/>
            <delay_constant in_port="F7AMUX.S" max="2.7600000000000003e-10" out_port="F7AMUX.O" min="8.500000000000002e-11"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F7BMUX.I0" max="2.17e-10" out_port="F7BMUX.O" min="6.2e-11"/>
            <delay_constant in_port="F7BMUX.I1" max="2.23e-10" out_port="F7BMUX.O" min="6.500000000000001e-11"/>
            <delay_constant in_port="F7BMUX.S" max="2.96e-10" out_port="F7BMUX.O" min="9.3e-11"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F8MUX.I0" max="1.04e-10" out_port="F8MUX.O" min="2.3e-11"/>
            <delay_constant in_port="F8MUX.I1" max="9.400000000000001e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
            <delay_constant in_port="F8MUX.S" max="2.7300000000000004e-10" out_port="F8MUX.O" min="8.000000000000001e-11"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- LUT input pins -->
            <!-- F7AMUX inputs -->
            <!-- F7BMUX inputs -->
            <!-- F8MUX inputs -->
            <direct input="COMMON_LUT_AND_F78MUX.A1" name="A1" output="ALUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.A2" name="A2" output="ALUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.A3" name="A3" output="ALUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.A4" name="A4" output="ALUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.A5" name="A5" output="ALUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.A6" name="A6" output="ALUT.A6"/>
            <direct input="COMMON_LUT_AND_F78MUX.B1" name="B1" output="BLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.B2" name="B2" output="BLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.B3" name="B3" output="BLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.B4" name="B4" output="BLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.B5" name="B5" output="BLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.B6" name="B6" output="BLUT.A6"/>
            <direct input="COMMON_LUT_AND_F78MUX.C1" name="C1" output="CLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.C2" name="C2" output="CLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.C3" name="C3" output="CLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.C4" name="C4" output="CLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.C5" name="C5" output="CLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.C6" name="C6" output="CLUT.A6"/>
            <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
            <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
            <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
            <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
            <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
            <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
            <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
            <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>
            <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
            <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
            <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
            <direct input="COMMON_LUT_AND_F78MUX.D1" name="D1" output="DLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.D2" name="D2" output="DLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.D3" name="D3" output="DLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.D4" name="D4" output="DLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.D5" name="D5" output="DLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.D6" name="D6" output="DLUT.A6"/>
            <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
              <pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
              <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/>
            </direct>
            <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
              <pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
              <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
            <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
              <pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
              <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/>
            </direct>
            <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
              <pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
              <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
            <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
              <pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/>
            </direct>
            <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
              <pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <pb_type name="COMMON_SLICE" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="AMC31" num_pins="1"/>
          <input name="AO5" num_pins="1"/>
          <input name="AO6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="BO5" num_pins="1"/>
          <input name="BO6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CIN" num_pins="1"/>
          <input name="CO5" num_pins="1"/>
          <input name="CO6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="DO5" num_pins="1"/>
          <input name="DO6" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="F7AMUX_O" num_pins="1"/>
          <input name="F7BMUX_O" num_pins="1"/>
          <input name="F8MUX_O" num_pins="1"/>
          <input name="SR" num_pins="1"/>
          <output name="A" num_pins="1"/>
          <output name="AMUX" num_pins="1"/>
          <output name="AQ" num_pins="1"/>
          <output name="B" num_pins="1"/>
          <output name="BMUX" num_pins="1"/>
          <output name="BQ" num_pins="1"/>
          <output name="C" num_pins="1"/>
          <output name="CMUX" num_pins="1"/>
          <output name="COUT" num_pins="1"/>
          <output name="CQ" num_pins="1"/>
          <output name="D" num_pins="1"/>
          <output name="DMUX" num_pins="1"/>
          <output name="DQ" num_pins="1"/>
          <pb_type blif_model=".subckt CARRY4_VPR" name="CARRY4_VPR" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <input name="CYINIT" num_pins="1"/>
            <input name="DI0" num_pins="1"/>
            <input name="DI1" num_pins="1"/>
            <input name="DI2" num_pins="1"/>
            <input name="DI3" num_pins="1"/>
            <input name="S0" num_pins="1"/>
            <input name="S1" num_pins="1"/>
            <input name="S2" num_pins="1"/>
            <input name="S3" num_pins="1"/>
            <output name="CO_CHAIN" num_pins="1"/>
            <output name="CO_FABRIC0" num_pins="1"/>
            <output name="CO_FABRIC1" num_pins="1"/>
            <output name="CO_FABRIC2" num_pins="1"/>
            <output name="CO_FABRIC3" num_pins="1"/>
            <output name="O0" num_pins="1"/>
            <output name="O1" num_pins="1"/>
            <output name="O2" num_pins="1"/>
            <output name="O3" num_pins="1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO_CHAIN" min="3.9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.73e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.43e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.1500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="3.24e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.8e-11"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="3.27e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.8e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.08e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.42e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.28e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.46e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0600000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0600000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.7100000000000005e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="7.600000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.360000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="1.6500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.2900000000000005e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="8.500000000000002e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="8.9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.57e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="4.5e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.940000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.44e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.03e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.33e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="4.69e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.26e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.2800000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="6.500000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.92e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.69e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.74e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.5900000000000007e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="2.89e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="7.1e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.120000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.44e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.480000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.5300000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.92e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="7.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="3.9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.73e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.2900000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.08e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.42e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.28e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.46e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.0600000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.0600000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.22e-10" out_port="CARRY4_VPR.O0" min="5.4e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.82e-10" out_port="CARRY4_VPR.O0" min="1.47e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="2.23e-10" out_port="CARRY4_VPR.O0" min="6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.3400000000000004e-10" out_port="CARRY4_VPR.O1" min="9.100000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.98e-10" out_port="CARRY4_VPR.O1" min="1.76e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.37e-10" out_port="CARRY4_VPR.O1" min="9.400000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.0000000000000007e-10" out_port="CARRY4_VPR.O1" min="9.6e-11"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="2.05e-10" out_port="CARRY4_VPR.O1" min="5.600000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.39e-10" out_port="CARRY4_VPR.O2" min="6.500000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.84e-10" out_port="CARRY4_VPR.O2" min="1.6700000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.86e-10" out_port="CARRY4_VPR.O2" min="1.22e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.71e-10" out_port="CARRY4_VPR.O2" min="1.1000000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.230000000000001e-10" out_port="CARRY4_VPR.O2" min="1.3600000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.58e-10" out_port="CARRY4_VPR.O2" min="1.43e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.2600000000000002e-10" out_port="CARRY4_VPR.O2" min="5.7000000000000003e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.13e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.13e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="5.450000000000001e-10" out_port="CARRY4_VPR.O3" min="1.43e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="5.32e-10" out_port="CARRY4_VPR.O3" min="1.31e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="3.72e-10" out_port="CARRY4_VPR.O3" min="9.800000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.82e-10" out_port="CARRY4_VPR.O3" min="1.56e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="6.18e-10" out_port="CARRY4_VPR.O3" min="1.63e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="2.2700000000000002e-10" out_port="CARRY4_VPR.O3" min="5.4e-11"/>
            <metadata>
              <meta name="fasm_params">
      PRECYINIT.C0 = CYINIT_C0
      PRECYINIT.C1 = CYINIT_C1
    </meta>
              <meta name="type">bel</meta>
              <meta name="subtype">blackbox</meta>
            </metadata>
          </pb_type>
          <pb_type name="CEUSEDMUX" num_pb="1">
            <input name="CE" num_pins="1"/>
            <output name="CE_OUT" num_pins="8"/>
            <mode name="CE_VCC">
              <pb_type blif_model=".subckt CE_VCC" name="CE_VCC" num_pb="8">
                <output name="VCC" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="CE_VCC[0].VCC" name="CE0" output="CEUSEDMUX.CE_OUT[0]">
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                </direct>
                <direct input="CE_VCC[1].VCC" name="CE1" output="CEUSEDMUX.CE_OUT[1]">
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                </direct>
                <direct input="CE_VCC[2].VCC" name="CE2" output="CEUSEDMUX.CE_OUT[2]">
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                </direct>
                <direct input="CE_VCC[3].VCC" name="CE3" output="CEUSEDMUX.CE_OUT[3]">
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                </direct>
                <direct input="CE_VCC[4].VCC" name="CE4" output="CEUSEDMUX.CE_OUT[4]">
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                </direct>
                <direct input="CE_VCC[5].VCC" name="CE5" output="CEUSEDMUX.CE_OUT[5]">
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                </direct>
                <direct input="CE_VCC[6].VCC" name="CE6" output="CEUSEDMUX.CE_OUT[6]">
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                </direct>
                <direct input="CE_VCC[7].VCC" name="CE7" output="CEUSEDMUX.CE_OUT[7]">
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="CEUSEDMUX">
              <interconnect>
                <complete input="CEUSEDMUX.CE" name="CE" output="CEUSEDMUX.CE_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <pb_type name="SLICE_FF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <input name="CE" num_pins="8"/>
            <input name="D" num_pins="4"/>
            <input name="D5" num_pins="4"/>
            <input name="SR" num_pins="8"/>
            <output name="Q" num_pins="4"/>
            <output name="Q5" num_pins="4"/>
            <mode name="NO_FF">
              <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                <input name="D" num_pins="1"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">flipflop</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
              </interconnect>
            </mode>
            <mode name="FDSE_or_FDRE">
              <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDSE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                    <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDRE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                    <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDSE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                    <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDRE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                    <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">FFSYNC</meta>
              </metadata>
            </mode>
            <mode name="FDPE_or_FDCE">
              <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDPE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                    <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-4.6e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="1.81e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.03e-10" port="FDCE.Q" min="9.900000000000001e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                    <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDPE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                    <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-4.5e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                    <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDCE.Q" min="1.1200000000000001e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                    <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
            </mode>
            <mode name="LDPE_or_LDCE">
              <pb_type name="LDPE_or_LDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="LDPE">
                  <pb_type blif_model=".subckt LDPE_ZINI" name="LDPE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDPE.G" max="4.43e-10" out_port="LDPE.Q" min="1.2900000000000002e-10"/>
                    <delay_constant in_port="LDPE.GE" max="5.07e-10" out_port="LDPE.Q" min="1.3000000000000002e-10"/>
                    <delay_constant in_port="LDPE.PRE" max="7.910000000000001e-10" out_port="LDPE.Q" min="1.6400000000000003e-10"/>
                    <T_setup clock="G" port="LDPE.D" value="-5.600000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="2.64e-10" port="LDPE.D" min="7.3e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                    <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="LDCE">
                  <pb_type blif_model=".subckt LDCE_ZINI" name="LDCE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDCE.CLR" max="7.910000000000001e-10" out_port="LDCE.Q" min="1.6400000000000003e-10"/>
                    <delay_constant in_port="LDCE.G" max="4.43e-10" out_port="LDCE.Q" min="1.2900000000000002e-10"/>
                    <delay_constant in_port="LDCE.GE" max="5.07e-10" out_port="LDCE.Q" min="1.3000000000000002e-10"/>
                    <T_setup clock="G" port="LDCE.D" value="-5.600000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="2.64e-10" port="LDCE.D" min="7.3e-11"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                    <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">LATCH</meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="SRUSEDMUX" num_pb="1">
            <input name="SR" num_pins="1"/>
            <output name="SR_OUT" num_pins="8"/>
            <mode name="SR_GND">
              <pb_type blif_model=".subckt SR_GND" name="SR_GND" num_pb="8">
                <output name="GND" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="SR_GND[0].GND" name="SR0" output="SRUSEDMUX.SR_OUT[0]">
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                </direct>
                <direct input="SR_GND[1].GND" name="SR1" output="SRUSEDMUX.SR_OUT[1]">
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                </direct>
                <direct input="SR_GND[2].GND" name="SR2" output="SRUSEDMUX.SR_OUT[2]">
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                </direct>
                <direct input="SR_GND[3].GND" name="SR3" output="SRUSEDMUX.SR_OUT[3]">
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                </direct>
                <direct input="SR_GND[4].GND" name="SR4" output="SRUSEDMUX.SR_OUT[4]">
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                </direct>
                <direct input="SR_GND[5].GND" name="SR5" output="SRUSEDMUX.SR_OUT[5]">
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                </direct>
                <direct input="SR_GND[6].GND" name="SR6" output="SRUSEDMUX.SR_OUT[6]">
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                </direct>
                <direct input="SR_GND[7].GND" name="SR7" output="SRUSEDMUX.SR_OUT[7]">
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="SRUSEDMUX">
              <interconnect>
                <complete input="SRUSEDMUX.SR" name="SR" output="SRUSEDMUX.SR_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- 5FF MUXs -->
            <!-- [A-D]MUX -->
            <!-- [A-D]FFMUX -->
            <!-- [A-F]Q outputs -->
            <!-- LUT O6 output -->
            <!-- Carry -->
            <!-- Carry initialization -->
            <!-- Carry selects -->
            <!-- Carry MUXCY.DI -->
            <!-- Clock, Clock Enable and Reset -->
            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CIN">
              <pack_pattern in_port="COMMON_SLICE.CIN" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="CARRY4_VPR.CIN"/>
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CIN = PRECYINIT.CIN
        </meta>
              </metadata>
            </direct>
            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = PRECYINIT.AX
        </meta>
              </metadata>
            </direct>
            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI0">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = CARRY4.ACY0
          COMMON_SLICE.AX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI0"/>
            </mux>
            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI1">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = CARRY4.BCY0
          COMMON_SLICE.BX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI1"/>
            </mux>
            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI2">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = CARRY4.CCY0
          COMMON_SLICE.CX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI2"/>
            </mux>
            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI3">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = CARRY4.DCY0
          COMMON_SLICE.DX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI3"/>
            </mux>
            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S0"/>
            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S1"/>
            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S2"/>
            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S3"/>
            <direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CE = CEUSEDMUX
        </meta>
              </metadata>
            </direct>
            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O0 CARRY4_VPR.CO_FABRIC0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[0] = AOUTMUX.A5Q
          COMMON_SLICE.F7AMUX_O = AOUTMUX.F7
          COMMON_SLICE.AO5 = AOUTMUX.O5
          COMMON_SLICE.AO6 = AOUTMUX.O6
          CARRY4_VPR.CO_FABRIC0 = AOUTMUX.CY
          CARRY4_VPR.O0 = AOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="2.49e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC0" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="2.09e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="2.0200000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
              <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A"/>
            </direct>
            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O1 CARRY4_VPR.CO_FABRIC1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[1] = BOUTMUX.B5Q
          COMMON_SLICE.F8MUX_O = BOUTMUX.F8
          COMMON_SLICE.BO5 = BOUTMUX.O5
          COMMON_SLICE.BO6 = BOUTMUX.O6
          CARRY4_VPR.CO_FABRIC1 = BOUTMUX.CY
          CARRY4_VPR.O1 = BOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[1]" max="1.72e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="2.05e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC1" max="1.79e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
              <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B"/>
            </direct>
            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O2 CARRY4_VPR.CO_FABRIC2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[2] = COUTMUX.C5Q
          COMMON_SLICE.F7BMUX_O = COUTMUX.F7
          COMMON_SLICE.CO5 = COUTMUX.O5
          COMMON_SLICE.CO6 = COUTMUX.O6
          CARRY4_VPR.CO_FABRIC2 = COUTMUX.CY
          CARRY4_VPR.O2 = COUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[2]" max="1.73e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="1.8900000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC2" max="1.78e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="2.0300000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
            </mux>
            <direct input="CARRY4_VPR.CO_CHAIN" name="COUT" output="COMMON_SLICE.COUT">
              <pack_pattern in_port="CARRY4_VPR.CO_CHAIN" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
              <delay_constant in_port="CARRY4_VPR.CO_CHAIN" max="0.0" out_port="COMMON_SLICE.COUT"/>
            </direct>
            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
              <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.C"/>
            </direct>
            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O3 CARRY4_VPR.CO_FABRIC3 COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DOUTMUX.MC31
          SLICE_FF.Q5[3] = DOUTMUX.D5Q
          COMMON_SLICE.DO5 = DOUTMUX.O5
          COMMON_SLICE.DO6 = DOUTMUX.O6
          CARRY4_VPR.CO_FABRIC3 = DOUTMUX.CY
          CARRY4_VPR.O3 = DOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[3]" max="1.75e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="3.0500000000000003e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC3" max="1.8200000000000002e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="2.11e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="2.08e-10" out_port="COMMON_SLICE.DMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
              <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D"/>
            </direct>
            <direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/>
            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = A5FFMUX.IN_A
          COMMON_SLICE.AX = A5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]"/>
            </mux>
            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = B5FFMUX.IN_A
          COMMON_SLICE.BX = B5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="1.07e-10" out_port="SLICE_FF.D5[1]"/>
            </mux>
            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = C5FFMUX.IN_A
          COMMON_SLICE.CX = C5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max="1.9600000000000002e-10" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]"/>
            </mux>
            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = D5FFMUX.IN_A
          COMMON_SLICE.DX = D5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max="1.93e-10" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="1.0600000000000001e-10" out_port="SLICE_FF.D5[3]"/>
            </mux>
            <mux input="CARRY4_VPR.O0 CARRY4_VPR.CO_FABRIC0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = AFFMUX.AX
          COMMON_SLICE.F7AMUX_O = AFFMUX.F7
          COMMON_SLICE.AO5 = AFFMUX.O5
          COMMON_SLICE.AO6 = AFFMUX.O6
          CARRY4_VPR.CO_FABRIC0 = AFFMUX.CY
          CARRY4_VPR.O0 = AFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.05e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.4e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC0" max="9.2e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="7.600000000000001e-11" out_port="SLICE_FF.D[0]"/>
            </mux>
            <mux input="CARRY4_VPR.O1 CARRY4_VPR.CO_FABRIC1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BX = BFFMUX.BX
          COMMON_SLICE.F8MUX_O = BFFMUX.F8
          COMMON_SLICE.BO5 = BFFMUX.O5
          COMMON_SLICE.BO6 = BFFMUX.O6
          CARRY4_VPR.CO_FABRIC1 = BFFMUX.CY
          CARRY4_VPR.O1 = BFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.1900000000000002e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.4e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="1.07e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC1" max="9.2e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="7.600000000000001e-11" out_port="SLICE_FF.D[1]"/>
            </mux>
            <mux input="CARRY4_VPR.O2 CARRY4_VPR.CO_FABRIC2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CX = CFFMUX.CX
          COMMON_SLICE.F7BMUX_O = CFFMUX.F7
          COMMON_SLICE.CO5 = CFFMUX.O5
          COMMON_SLICE.CO6 = CFFMUX.O6
          CARRY4_VPR.CO_FABRIC2 = CFFMUX.CY
          CARRY4_VPR.O2 = CFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max="1.99e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.4e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="9.3e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC2" max="9.2e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="7.600000000000001e-11" out_port="SLICE_FF.D[2]"/>
            </mux>
            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O3 CARRY4_VPR.CO_FABRIC3 COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DFFMUX.MC31
          COMMON_SLICE.DX = DFFMUX.DX
          COMMON_SLICE.DO5 = DFFMUX.O5
          COMMON_SLICE.DO6 = DFFMUX.O6
          CARRY4_VPR.CO_FABRIC3 = DFFMUX.CY
          CARRY4_VPR.O3 = DFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max="1.9600000000000002e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="9e-11" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="1.0600000000000001e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC3" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="7.600000000000001e-11" out_port="SLICE_FF.D[3]"/>
            </mux>
            <direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.SR = SRUSEDMUX
        </meta>
              </metadata>
            </direct>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <!-- LUT input pins -->
          <!-- COMMON_SLICE inputs -->
          <!-- [A-F]Q outputs -->
          <!-- A-D output -->
          <!-- AMUX-DMUX output -->
          <!-- Carry -->
          <!-- Clock, Clock Enable and Reset -->
          <direct input="SLICEL0.A1" name="A1" output="COMMON_LUT_AND_F78MUX.A1"/>
          <direct input="SLICEL0.A2" name="A2" output="COMMON_LUT_AND_F78MUX.A2"/>
          <direct input="SLICEL0.A3" name="A3" output="COMMON_LUT_AND_F78MUX.A3"/>
          <direct input="SLICEL0.A4" name="A4" output="COMMON_LUT_AND_F78MUX.A4"/>
          <direct input="SLICEL0.A5" name="A5" output="COMMON_LUT_AND_F78MUX.A5"/>
          <direct input="SLICEL0.A6" name="A6" output="COMMON_LUT_AND_F78MUX.A6"/>
          <direct input="SLICEL0.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
          <direct input="SLICEL0.B1" name="B1" output="COMMON_LUT_AND_F78MUX.B1"/>
          <direct input="SLICEL0.B2" name="B2" output="COMMON_LUT_AND_F78MUX.B2"/>
          <direct input="SLICEL0.B3" name="B3" output="COMMON_LUT_AND_F78MUX.B3"/>
          <direct input="SLICEL0.B4" name="B4" output="COMMON_LUT_AND_F78MUX.B4"/>
          <direct input="SLICEL0.B5" name="B5" output="COMMON_LUT_AND_F78MUX.B5"/>
          <direct input="SLICEL0.B6" name="B6" output="COMMON_LUT_AND_F78MUX.B6"/>
          <direct input="SLICEL0.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
          <direct input="SLICEL0.C1" name="C1" output="COMMON_LUT_AND_F78MUX.C1"/>
          <direct input="SLICEL0.C2" name="C2" output="COMMON_LUT_AND_F78MUX.C2"/>
          <direct input="SLICEL0.C3" name="C3" output="COMMON_LUT_AND_F78MUX.C3"/>
          <direct input="SLICEL0.C4" name="C4" output="COMMON_LUT_AND_F78MUX.C4"/>
          <direct input="SLICEL0.C5" name="C5" output="COMMON_LUT_AND_F78MUX.C5"/>
          <direct input="SLICEL0.C6" name="C6" output="COMMON_LUT_AND_F78MUX.C6"/>
          <direct input="SLICEL0.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
          <direct input="SLICEL0.D1" name="D1" output="COMMON_LUT_AND_F78MUX.D1"/>
          <direct input="SLICEL0.D2" name="D2" output="COMMON_LUT_AND_F78MUX.D2"/>
          <direct input="SLICEL0.D3" name="D3" output="COMMON_LUT_AND_F78MUX.D3"/>
          <direct input="SLICEL0.D4" name="D4" output="COMMON_LUT_AND_F78MUX.D4"/>
          <direct input="SLICEL0.D5" name="D5" output="COMMON_LUT_AND_F78MUX.D5"/>
          <direct input="SLICEL0.D6" name="D6" output="COMMON_LUT_AND_F78MUX.D6"/>
          <direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="COMMON_SLICE.AO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
          <direct input="SLICEL0.AX" name="AX2" output="COMMON_SLICE.AX"/>
          <direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="COMMON_SLICE.BO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
          <direct input="SLICEL0.BX" name="BX2" output="COMMON_SLICE.BX"/>
          <direct input="SLICEL0.CE" name="CE" output="COMMON_SLICE.CE"/>
          <direct input="SLICEL0.CIN" name="CIN" output="COMMON_SLICE.CIN"/>
          <direct input="SLICEL0.CLK" name="CK" output="COMMON_SLICE.CLK"/>
          <direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
          <direct input="SLICEL0.CX" name="CX2" output="COMMON_SLICE.CX"/>
          <direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="COMMON_SLICE.DO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
          <direct input="SLICEL0.DX" name="DX2" output="COMMON_SLICE.DX"/>
          <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
          <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
          <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
          <direct input="SLICEL0.SR" name="SR" output="COMMON_SLICE.SR"/>
          <direct input="COMMON_SLICE.AMUX" name="SLICEL_AMUX" output="SLICEL0.AMUX"/>
          <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEL0.AQ"/>
          <direct input="COMMON_SLICE.A" name="SLICEL_AOUT" output="SLICEL0.A"/>
          <direct input="COMMON_SLICE.BMUX" name="SLICEL_BMUX" output="SLICEL0.BMUX"/>
          <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEL0.BQ"/>
          <direct input="COMMON_SLICE.B" name="SLICEL_BOUT" output="SLICEL0.B"/>
          <direct input="COMMON_SLICE.CMUX" name="SLICEL_CMUX" output="SLICEL0.CMUX"/>
          <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEL0.COUT"/>
          <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEL0.CQ"/>
          <direct input="COMMON_SLICE.C" name="SLICEL_COUT" output="SLICEL0.C"/>
          <direct input="COMMON_SLICE.DMUX" name="SLICEL_DMUX" output="SLICEL0.DMUX"/>
          <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEL0.DQ"/>
          <direct input="COMMON_SLICE.D" name="SLICEL_DOUT" output="SLICEL0.D"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">ignore</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="SLICEL0.AMUX" name="SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX" output="BLK-TL-SLICEL.AMUX"/>
        <direct input="SLICEL0.AQ" name="SLICEL0.AQ_to_BLK-TL-SLICEL.AQ" output="BLK-TL-SLICEL.AQ"/>
        <direct input="SLICEL0.A" name="SLICEL0.A_to_BLK-TL-SLICEL.A" output="BLK-TL-SLICEL.A"/>
        <direct input="SLICEL0.BMUX" name="SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX" output="BLK-TL-SLICEL.BMUX"/>
        <direct input="SLICEL0.BQ" name="SLICEL0.BQ_to_BLK-TL-SLICEL.BQ" output="BLK-TL-SLICEL.BQ"/>
        <direct input="SLICEL0.B" name="SLICEL0.B_to_BLK-TL-SLICEL.B" output="BLK-TL-SLICEL.B"/>
        <direct input="SLICEL0.CMUX" name="SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX" output="BLK-TL-SLICEL.CMUX"/>
        <direct input="SLICEL0.COUT" name="SLICEL0.COUT_to_BLK-TL-SLICEL.COUT" output="BLK-TL-SLICEL.COUT"/>
        <direct input="SLICEL0.CQ" name="SLICEL0.CQ_to_BLK-TL-SLICEL.CQ" output="BLK-TL-SLICEL.CQ"/>
        <direct input="SLICEL0.C" name="SLICEL0.C_to_BLK-TL-SLICEL.C" output="BLK-TL-SLICEL.C"/>
        <direct input="SLICEL0.DMUX" name="SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX" output="BLK-TL-SLICEL.DMUX"/>
        <direct input="SLICEL0.DQ" name="SLICEL0.DQ_to_BLK-TL-SLICEL.DQ" output="BLK-TL-SLICEL.DQ"/>
        <direct input="SLICEL0.D" name="SLICEL0.D_to_BLK-TL-SLICEL.D" output="BLK-TL-SLICEL.D"/>
        <direct input="BLK-TL-SLICEL.A1" name="BLK-TL-SLICEL.A1_to_SLICEL0.A1" output="SLICEL0.A1"/>
        <direct input="BLK-TL-SLICEL.A2" name="BLK-TL-SLICEL.A2_to_SLICEL0.A2" output="SLICEL0.A2"/>
        <direct input="BLK-TL-SLICEL.A3" name="BLK-TL-SLICEL.A3_to_SLICEL0.A3" output="SLICEL0.A3"/>
        <direct input="BLK-TL-SLICEL.A4" name="BLK-TL-SLICEL.A4_to_SLICEL0.A4" output="SLICEL0.A4"/>
        <direct input="BLK-TL-SLICEL.A5" name="BLK-TL-SLICEL.A5_to_SLICEL0.A5" output="SLICEL0.A5"/>
        <direct input="BLK-TL-SLICEL.A6" name="BLK-TL-SLICEL.A6_to_SLICEL0.A6" output="SLICEL0.A6"/>
        <direct input="BLK-TL-SLICEL.AX" name="BLK-TL-SLICEL.AX_to_SLICEL0.AX" output="SLICEL0.AX"/>
        <direct input="BLK-TL-SLICEL.B1" name="BLK-TL-SLICEL.B1_to_SLICEL0.B1" output="SLICEL0.B1"/>
        <direct input="BLK-TL-SLICEL.B2" name="BLK-TL-SLICEL.B2_to_SLICEL0.B2" output="SLICEL0.B2"/>
        <direct input="BLK-TL-SLICEL.B3" name="BLK-TL-SLICEL.B3_to_SLICEL0.B3" output="SLICEL0.B3"/>
        <direct input="BLK-TL-SLICEL.B4" name="BLK-TL-SLICEL.B4_to_SLICEL0.B4" output="SLICEL0.B4"/>
        <direct input="BLK-TL-SLICEL.B5" name="BLK-TL-SLICEL.B5_to_SLICEL0.B5" output="SLICEL0.B5"/>
        <direct input="BLK-TL-SLICEL.B6" name="BLK-TL-SLICEL.B6_to_SLICEL0.B6" output="SLICEL0.B6"/>
        <direct input="BLK-TL-SLICEL.BX" name="BLK-TL-SLICEL.BX_to_SLICEL0.BX" output="SLICEL0.BX"/>
        <direct input="BLK-TL-SLICEL.C1" name="BLK-TL-SLICEL.C1_to_SLICEL0.C1" output="SLICEL0.C1"/>
        <direct input="BLK-TL-SLICEL.C2" name="BLK-TL-SLICEL.C2_to_SLICEL0.C2" output="SLICEL0.C2"/>
        <direct input="BLK-TL-SLICEL.C3" name="BLK-TL-SLICEL.C3_to_SLICEL0.C3" output="SLICEL0.C3"/>
        <direct input="BLK-TL-SLICEL.C4" name="BLK-TL-SLICEL.C4_to_SLICEL0.C4" output="SLICEL0.C4"/>
        <direct input="BLK-TL-SLICEL.C5" name="BLK-TL-SLICEL.C5_to_SLICEL0.C5" output="SLICEL0.C5"/>
        <direct input="BLK-TL-SLICEL.C6" name="BLK-TL-SLICEL.C6_to_SLICEL0.C6" output="SLICEL0.C6"/>
        <direct input="BLK-TL-SLICEL.CE" name="BLK-TL-SLICEL.CE_to_SLICEL0.CE" output="SLICEL0.CE"/>
        <direct input="BLK-TL-SLICEL.CIN" name="BLK-TL-SLICEL.CIN_to_SLICEL0.CIN" output="SLICEL0.CIN"/>
        <direct input="BLK-TL-SLICEL.CLK" name="BLK-TL-SLICEL.CLK_to_SLICEL0.CLK" output="SLICEL0.CLK"/>
        <direct input="BLK-TL-SLICEL.CX" name="BLK-TL-SLICEL.CX_to_SLICEL0.CX" output="SLICEL0.CX"/>
        <direct input="BLK-TL-SLICEL.D1" name="BLK-TL-SLICEL.D1_to_SLICEL0.D1" output="SLICEL0.D1"/>
        <direct input="BLK-TL-SLICEL.D2" name="BLK-TL-SLICEL.D2_to_SLICEL0.D2" output="SLICEL0.D2"/>
        <direct input="BLK-TL-SLICEL.D3" name="BLK-TL-SLICEL.D3_to_SLICEL0.D3" output="SLICEL0.D3"/>
        <direct input="BLK-TL-SLICEL.D4" name="BLK-TL-SLICEL.D4_to_SLICEL0.D4" output="SLICEL0.D4"/>
        <direct input="BLK-TL-SLICEL.D5" name="BLK-TL-SLICEL.D5_to_SLICEL0.D5" output="SLICEL0.D5"/>
        <direct input="BLK-TL-SLICEL.D6" name="BLK-TL-SLICEL.D6_to_SLICEL0.D6" output="SLICEL0.D6"/>
        <direct input="BLK-TL-SLICEL.DX" name="BLK-TL-SLICEL.DX_to_SLICEL0.DX" output="SLICEL0.DX"/>
        <direct input="BLK-TL-SLICEL.SR" name="BLK-TL-SLICEL.SR_to_SLICEL0.SR" output="SLICEL0.SR"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-SLICEM">
      <clock name="CLK" num_pins="1"/>
      <input name="A1" num_pins="1"/>
      <input name="A2" num_pins="1"/>
      <input name="A3" num_pins="1"/>
      <input name="A4" num_pins="1"/>
      <input name="A5" num_pins="1"/>
      <input name="A6" num_pins="1"/>
      <input name="AI" num_pins="1"/>
      <input name="AX" num_pins="1"/>
      <input name="B1" num_pins="1"/>
      <input name="B2" num_pins="1"/>
      <input name="B3" num_pins="1"/>
      <input name="B4" num_pins="1"/>
      <input name="B5" num_pins="1"/>
      <input name="B6" num_pins="1"/>
      <input name="BI" num_pins="1"/>
      <input name="BX" num_pins="1"/>
      <input name="C1" num_pins="1"/>
      <input name="C2" num_pins="1"/>
      <input name="C3" num_pins="1"/>
      <input name="C4" num_pins="1"/>
      <input name="C5" num_pins="1"/>
      <input name="C6" num_pins="1"/>
      <input name="CE" num_pins="1"/>
      <input name="CI" num_pins="1"/>
      <input name="CIN" num_pins="1"/>
      <input name="CX" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="D3" num_pins="1"/>
      <input name="D4" num_pins="1"/>
      <input name="D5" num_pins="1"/>
      <input name="D6" num_pins="1"/>
      <input name="DI" num_pins="1"/>
      <input name="DX" num_pins="1"/>
      <input name="SR" num_pins="1"/>
      <input name="WE" num_pins="1"/>
      <output name="A" num_pins="1"/>
      <output name="AMUX" num_pins="1"/>
      <output name="AQ" num_pins="1"/>
      <output name="B" num_pins="1"/>
      <output name="BMUX" num_pins="1"/>
      <output name="BQ" num_pins="1"/>
      <output name="C" num_pins="1"/>
      <output name="CMUX" num_pins="1"/>
      <output name="COUT" num_pins="1"/>
      <output name="CQ" num_pins="1"/>
      <output name="D" num_pins="1"/>
      <output name="DMUX" num_pins="1"/>
      <output name="DQ" num_pins="1"/>
      <pb_type name="SLICEM" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <input name="A1" num_pins="1"/>
        <input name="A2" num_pins="1"/>
        <input name="A3" num_pins="1"/>
        <input name="A4" num_pins="1"/>
        <input name="A5" num_pins="1"/>
        <input name="A6" num_pins="1"/>
        <input name="AI" num_pins="1"/>
        <input name="AX" num_pins="1"/>
        <input name="B1" num_pins="1"/>
        <input name="B2" num_pins="1"/>
        <input name="B3" num_pins="1"/>
        <input name="B4" num_pins="1"/>
        <input name="B5" num_pins="1"/>
        <input name="B6" num_pins="1"/>
        <input name="BI" num_pins="1"/>
        <input name="BX" num_pins="1"/>
        <input name="C1" num_pins="1"/>
        <input name="C2" num_pins="1"/>
        <input name="C3" num_pins="1"/>
        <input name="C4" num_pins="1"/>
        <input name="C5" num_pins="1"/>
        <input name="C6" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CI" num_pins="1"/>
        <input name="CIN" num_pins="1"/>
        <input name="CX" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="DI" num_pins="1"/>
        <input name="DX" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="WE" num_pins="1"/>
        <output name="A" num_pins="1"/>
        <output name="AMUX" num_pins="1"/>
        <output name="AQ" num_pins="1"/>
        <output name="B" num_pins="1"/>
        <output name="BMUX" num_pins="1"/>
        <output name="BQ" num_pins="1"/>
        <output name="C" num_pins="1"/>
        <output name="CMUX" num_pins="1"/>
        <output name="COUT" num_pins="1"/>
        <output name="CQ" num_pins="1"/>
        <output name="D" num_pins="1"/>
        <output name="DMUX" num_pins="1"/>
        <output name="DQ" num_pins="1"/>
        <pb_type name="COMMON_SLICE" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="AMC31" num_pins="1"/>
          <input name="AO5" num_pins="1"/>
          <input name="AO6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="BO5" num_pins="1"/>
          <input name="BO6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CIN" num_pins="1"/>
          <input name="CO5" num_pins="1"/>
          <input name="CO6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="DO5" num_pins="1"/>
          <input name="DO6" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="F7AMUX_O" num_pins="1"/>
          <input name="F7BMUX_O" num_pins="1"/>
          <input name="F8MUX_O" num_pins="1"/>
          <input name="SR" num_pins="1"/>
          <output name="A" num_pins="1"/>
          <output name="AMUX" num_pins="1"/>
          <output name="AQ" num_pins="1"/>
          <output name="B" num_pins="1"/>
          <output name="BMUX" num_pins="1"/>
          <output name="BQ" num_pins="1"/>
          <output name="C" num_pins="1"/>
          <output name="CMUX" num_pins="1"/>
          <output name="COUT" num_pins="1"/>
          <output name="CQ" num_pins="1"/>
          <output name="D" num_pins="1"/>
          <output name="DMUX" num_pins="1"/>
          <output name="DQ" num_pins="1"/>
          <pb_type blif_model=".subckt CARRY4_VPR" name="CARRY4_VPR" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <input name="CYINIT" num_pins="1"/>
            <input name="DI0" num_pins="1"/>
            <input name="DI1" num_pins="1"/>
            <input name="DI2" num_pins="1"/>
            <input name="DI3" num_pins="1"/>
            <input name="S0" num_pins="1"/>
            <input name="S1" num_pins="1"/>
            <input name="S2" num_pins="1"/>
            <input name="S3" num_pins="1"/>
            <output name="CO_CHAIN" num_pins="1"/>
            <output name="CO_FABRIC0" num_pins="1"/>
            <output name="CO_FABRIC1" num_pins="1"/>
            <output name="CO_FABRIC2" num_pins="1"/>
            <output name="CO_FABRIC3" num_pins="1"/>
            <output name="O0" num_pins="1"/>
            <output name="O1" num_pins="1"/>
            <output name="O2" num_pins="1"/>
            <output name="O3" num_pins="1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.17e-10" out_port="CARRY4_VPR.CO_CHAIN" min="4.0000000000000004e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.95e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.79e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.45e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.27e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.08e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="2.99e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.000000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="3.0500000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.7e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.890000000000001e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.3500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.130000000000001e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.43e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.58e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.02e-10"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="3.54e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0000000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.54e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="7.3e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.610000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="1.72e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.27e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="8.400000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO_FABRIC0" min="8.7e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.57e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="4.5e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.11e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.5e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.0300000000000006e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.05e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="3.82e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="9.100000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.34e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="4.72e-10" out_port="CARRY4_VPR.CO_FABRIC1" min="1.26e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.29e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="6.6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="6.080000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.75e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.82e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.31e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.6300000000000006e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.18e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="2.92e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="6.900000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.140000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.44e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.54e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="1.5300000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.96e-10" out_port="CARRY4_VPR.CO_FABRIC2" min="7.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="1.17e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="4.0000000000000004e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.95e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.79e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.45e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.45e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="4.45e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="4.45e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.24e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.890000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.3500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.130000000000001e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.43e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.58e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.02e-10"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="3.54e-10" out_port="CARRY4_VPR.CO_FABRIC3" min="1.0000000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.1900000000000002e-10" out_port="CARRY4_VPR.O0" min="5.3000000000000004e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.1e-10" out_port="CARRY4_VPR.O0" min="1.5800000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="2.2800000000000001e-10" out_port="CARRY4_VPR.O0" min="6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.23e-10" out_port="CARRY4_VPR.O1" min="9e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="6.3e-10" out_port="CARRY4_VPR.O1" min="1.85e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="3.25e-10" out_port="CARRY4_VPR.O1" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="4.0300000000000006e-10" out_port="CARRY4_VPR.O1" min="9.500000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="2.1e-10" out_port="CARRY4_VPR.O1" min="5.7000000000000003e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="2.39e-10" out_port="CARRY4_VPR.O2" min="6.6e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="6.02e-10" out_port="CARRY4_VPR.O2" min="1.73e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="4.88e-10" out_port="CARRY4_VPR.O2" min="1.2300000000000001e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="4.7e-10" out_port="CARRY4_VPR.O2" min="1.08e-10"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.200000000000001e-10" out_port="CARRY4_VPR.O2" min="1.3500000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="5.58e-10" out_port="CARRY4_VPR.O2" min="1.42e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="2.2800000000000001e-10" out_port="CARRY4_VPR.O2" min="5.600000000000001e-11"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="3.15e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.15e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="5.500000000000001e-10" out_port="CARRY4_VPR.O3" min="1.45e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="5.32e-10" out_port="CARRY4_VPR.O3" min="1.3000000000000002e-10"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="3.67e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="5.84e-10" out_port="CARRY4_VPR.O3" min="1.55e-10"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="6.23e-10" out_port="CARRY4_VPR.O3" min="1.63e-10"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O3" min="9.2e-11"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="2.33e-10" out_port="CARRY4_VPR.O3" min="5.5000000000000004e-11"/>
            <metadata>
              <meta name="fasm_params">
      PRECYINIT.C0 = CYINIT_C0
      PRECYINIT.C1 = CYINIT_C1
    </meta>
              <meta name="type">bel</meta>
              <meta name="subtype">blackbox</meta>
            </metadata>
          </pb_type>
          <pb_type name="CEUSEDMUX" num_pb="1">
            <input name="CE" num_pins="1"/>
            <output name="CE_OUT" num_pins="8"/>
            <mode name="CE_VCC">
              <pb_type blif_model=".subckt CE_VCC" name="CE_VCC" num_pb="8">
                <output name="VCC" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="CE_VCC[0].VCC" name="CE0" output="CEUSEDMUX.CE_OUT[0]">
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                </direct>
                <direct input="CE_VCC[1].VCC" name="CE1" output="CEUSEDMUX.CE_OUT[1]">
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                </direct>
                <direct input="CE_VCC[2].VCC" name="CE2" output="CEUSEDMUX.CE_OUT[2]">
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                </direct>
                <direct input="CE_VCC[3].VCC" name="CE3" output="CEUSEDMUX.CE_OUT[3]">
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                </direct>
                <direct input="CE_VCC[4].VCC" name="CE4" output="CEUSEDMUX.CE_OUT[4]">
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                </direct>
                <direct input="CE_VCC[5].VCC" name="CE5" output="CEUSEDMUX.CE_OUT[5]">
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                </direct>
                <direct input="CE_VCC[6].VCC" name="CE6" output="CEUSEDMUX.CE_OUT[6]">
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                </direct>
                <direct input="CE_VCC[7].VCC" name="CE7" output="CEUSEDMUX.CE_OUT[7]">
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="CEUSEDMUX">
              <interconnect>
                <complete input="CEUSEDMUX.CE" name="CE" output="CEUSEDMUX.CE_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <pb_type name="SLICE_FF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <input name="CE" num_pins="8"/>
            <input name="D" num_pins="4"/>
            <input name="D5" num_pins="4"/>
            <input name="SR" num_pins="8"/>
            <output name="Q" num_pins="4"/>
            <output name="Q5" num_pins="4"/>
            <mode name="NO_FF">
              <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                <input name="D" num_pins="1"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">flipflop</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
              </interconnect>
            </mode>
            <mode name="FDSE_or_FDRE">
              <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.47e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDSE.S" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDSE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                    <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDRE.R" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDRE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                    <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDSE.S" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDSE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDSE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDSE.S" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDSE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                    <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDRE.R" value="3.47e-10"/>
                    <T_hold clock="C" port="FDRE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDRE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDRE.R" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDRE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                    <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">FFSYNC</meta>
              </metadata>
            </mode>
            <mode name="FDPE_or_FDCE">
              <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.47e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDPE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                    <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="1.9400000000000003e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.22e-10" port="FDCE.Q" min="1.02e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                    <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDPE.PRE" value="3.8900000000000005e-10"/>
                    <T_hold clock="C" port="FDPE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDPE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDPE.PRE" value="-2.92e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDPE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                    <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="-6e-11"/>
                    <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                    <T_setup clock="C" port="FDCE.CLR" value="3.47e-10"/>
                    <T_hold clock="C" port="FDCE.D" value="2.11e-10"/>
                    <T_hold clock="C" port="FDCE.CE" value="-7.000000000000001e-12"/>
                    <T_hold clock="C" port="FDCE.CLR" value="-2.85e-10"/>
                    <T_clock_to_Q clock="C" max="3.62e-10" port="FDCE.Q" min="1.18e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                    <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
            </mode>
            <mode name="LDPE_or_LDCE">
              <pb_type name="LDPE_or_LDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="LDPE">
                  <pb_type blif_model=".subckt LDPE_ZINI" name="LDPE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDPE.G" max="4.69e-10" out_port="LDPE.Q" min="1.32e-10"/>
                    <delay_constant in_port="LDPE.GE" max="5.140000000000001e-10" out_port="LDPE.Q" min="1.2900000000000002e-10"/>
                    <delay_constant in_port="LDPE.PRE" max="8.000000000000001e-10" out_port="LDPE.Q" min="1.61e-10"/>
                    <T_setup clock="G" port="LDPE.D" value="-6.400000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="3.5e-10" port="LDPE.D" min="1.04e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                    <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="LDCE">
                  <pb_type blif_model=".subckt LDCE_ZINI" name="LDCE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDCE.CLR" max="8.000000000000001e-10" out_port="LDCE.Q" min="1.61e-10"/>
                    <delay_constant in_port="LDCE.G" max="4.69e-10" out_port="LDCE.Q" min="1.32e-10"/>
                    <delay_constant in_port="LDCE.GE" max="5.140000000000001e-10" out_port="LDCE.Q" min="1.2900000000000002e-10"/>
                    <T_setup clock="G" port="LDCE.D" value="-6.400000000000001e-11"/>
                    <T_clock_to_Q clock="G" max="3.5e-10" port="LDCE.D" min="1.04e-10"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                    <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">LATCH</meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="SRUSEDMUX" num_pb="1">
            <input name="SR" num_pins="1"/>
            <output name="SR_OUT" num_pins="8"/>
            <mode name="SR_GND">
              <pb_type blif_model=".subckt SR_GND" name="SR_GND" num_pb="8">
                <output name="GND" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="SR_GND[0].GND" name="SR0" output="SRUSEDMUX.SR_OUT[0]">
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                </direct>
                <direct input="SR_GND[1].GND" name="SR1" output="SRUSEDMUX.SR_OUT[1]">
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                </direct>
                <direct input="SR_GND[2].GND" name="SR2" output="SRUSEDMUX.SR_OUT[2]">
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                </direct>
                <direct input="SR_GND[3].GND" name="SR3" output="SRUSEDMUX.SR_OUT[3]">
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                </direct>
                <direct input="SR_GND[4].GND" name="SR4" output="SRUSEDMUX.SR_OUT[4]">
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                </direct>
                <direct input="SR_GND[5].GND" name="SR5" output="SRUSEDMUX.SR_OUT[5]">
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                </direct>
                <direct input="SR_GND[6].GND" name="SR6" output="SRUSEDMUX.SR_OUT[6]">
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                </direct>
                <direct input="SR_GND[7].GND" name="SR7" output="SRUSEDMUX.SR_OUT[7]">
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="SRUSEDMUX">
              <interconnect>
                <complete input="SRUSEDMUX.SR" name="SR" output="SRUSEDMUX.SR_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- 5FF MUXs -->
            <!-- [A-D]MUX -->
            <!-- [A-D]FFMUX -->
            <!-- [A-F]Q outputs -->
            <!-- LUT O6 output -->
            <!-- Carry -->
            <!-- Carry initialization -->
            <!-- Carry selects -->
            <!-- Carry MUXCY.DI -->
            <!-- Clock, Clock Enable and Reset -->
            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CIN">
              <pack_pattern in_port="COMMON_SLICE.CIN" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="CARRY4_VPR.CIN"/>
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CIN = PRECYINIT.CIN
        </meta>
              </metadata>
            </direct>
            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = PRECYINIT.AX
        </meta>
              </metadata>
            </direct>
            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI0">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = CARRY4.ACY0
          COMMON_SLICE.AX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI0"/>
            </mux>
            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI1">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = CARRY4.BCY0
          COMMON_SLICE.BX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI1"/>
            </mux>
            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI2">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = CARRY4.CCY0
          COMMON_SLICE.CX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI2"/>
            </mux>
            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI3">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = CARRY4.DCY0
          COMMON_SLICE.DX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI3"/>
            </mux>
            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S0"/>
            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S1"/>
            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S2"/>
            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S3"/>
            <direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CE = CEUSEDMUX
        </meta>
              </metadata>
            </direct>
            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O0 CARRY4_VPR.CO_FABRIC0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[0] = AOUTMUX.A5Q
          COMMON_SLICE.F7AMUX_O = AOUTMUX.F7
          COMMON_SLICE.AO5 = AOUTMUX.O5
          COMMON_SLICE.AO6 = AOUTMUX.O6
          CARRY4_VPR.CO_FABRIC0 = AOUTMUX.CY
          CARRY4_VPR.O0 = AOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[0]" max="1.7100000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="2.43e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC0" max="1.7100000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="2.06e-10" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="2.04e-10" out_port="COMMON_SLICE.AMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
              <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A"/>
            </direct>
            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O1 CARRY4_VPR.CO_FABRIC1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[1] = BOUTMUX.B5Q
          COMMON_SLICE.F8MUX_O = BOUTMUX.F8
          COMMON_SLICE.BO5 = BOUTMUX.O5
          COMMON_SLICE.BO6 = BOUTMUX.O6
          CARRY4_VPR.CO_FABRIC1 = BOUTMUX.CY
          CARRY4_VPR.O1 = BOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[1]" max="1.77e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC1" max="1.8200000000000002e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="2.1300000000000001e-10" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="2.2400000000000003e-10" out_port="COMMON_SLICE.BMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
              <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B"/>
            </direct>
            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O2 CARRY4_VPR.CO_FABRIC2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[2] = COUTMUX.C5Q
          COMMON_SLICE.F7BMUX_O = COUTMUX.F7
          COMMON_SLICE.CO5 = COUTMUX.O5
          COMMON_SLICE.CO6 = COUTMUX.O6
          CARRY4_VPR.CO_FABRIC2 = COUTMUX.CY
          CARRY4_VPR.O2 = COUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[2]" max="1.72e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="1.86e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC2" max="1.77e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="2.07e-10" out_port="COMMON_SLICE.CMUX"/>
            </mux>
            <direct input="CARRY4_VPR.CO_CHAIN" name="COUT" output="COMMON_SLICE.COUT">
              <pack_pattern in_port="CARRY4_VPR.CO_CHAIN" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
              <delay_constant in_port="CARRY4_VPR.CO_CHAIN" max="0.0" out_port="COMMON_SLICE.COUT"/>
            </direct>
            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
              <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.C"/>
            </direct>
            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O3 CARRY4_VPR.CO_FABRIC3 COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DOUTMUX.MC31
          SLICE_FF.Q5[3] = DOUTMUX.D5Q
          COMMON_SLICE.DO5 = DOUTMUX.O5
          COMMON_SLICE.DO6 = DOUTMUX.O6
          CARRY4_VPR.CO_FABRIC3 = DOUTMUX.CY
          CARRY4_VPR.O3 = DOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[3]" max="1.74e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="3e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC3" max="1.8300000000000001e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="2.14e-10" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="2.3100000000000003e-10" out_port="COMMON_SLICE.DMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
              <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D"/>
            </direct>
            <direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/>
            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = A5FFMUX.IN_A
          COMMON_SLICE.AX = A5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]"/>
            </mux>
            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = B5FFMUX.IN_A
          COMMON_SLICE.BX = B5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="1.08e-10" out_port="SLICE_FF.D5[1]"/>
            </mux>
            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = C5FFMUX.IN_A
          COMMON_SLICE.CX = C5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max="1.99e-10" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]"/>
            </mux>
            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = D5FFMUX.IN_A
          COMMON_SLICE.DX = D5FFMUX.IN_B
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max="1.99e-10" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="1.1300000000000001e-10" out_port="SLICE_FF.D5[3]"/>
            </mux>
            <mux input="CARRY4_VPR.O0 CARRY4_VPR.CO_FABRIC0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = AFFMUX.AX
          COMMON_SLICE.F7AMUX_O = AFFMUX.F7
          COMMON_SLICE.AO5 = AFFMUX.O5
          COMMON_SLICE.AO6 = AFFMUX.O6
          CARRY4_VPR.CO_FABRIC0 = AFFMUX.CY
          CARRY4_VPR.O0 = AFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max="2.17e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.3e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="9.400000000000001e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC0" max="9.2e-11" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="7.7e-11" out_port="SLICE_FF.D[0]"/>
            </mux>
            <mux input="CARRY4_VPR.O1 CARRY4_VPR.CO_FABRIC1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BX = BFFMUX.BX
          COMMON_SLICE.F8MUX_O = BFFMUX.F8
          COMMON_SLICE.BO5 = BFFMUX.O5
          COMMON_SLICE.BO6 = BFFMUX.O6
          CARRY4_VPR.CO_FABRIC1 = BFFMUX.CY
          CARRY4_VPR.O1 = BFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max="2.3100000000000003e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.3e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="9.500000000000001e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="1.05e-10" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC1" max="9.2e-11" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="7.7e-11" out_port="SLICE_FF.D[1]"/>
            </mux>
            <mux input="CARRY4_VPR.O2 CARRY4_VPR.CO_FABRIC2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CX = CFFMUX.CX
          COMMON_SLICE.F7BMUX_O = CFFMUX.F7
          COMMON_SLICE.CO5 = CFFMUX.O5
          COMMON_SLICE.CO6 = CFFMUX.O6
          CARRY4_VPR.CO_FABRIC2 = CFFMUX.CY
          CARRY4_VPR.O2 = CFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max="2.14e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.3e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="9.6e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC2" max="9.2e-11" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="7.7e-11" out_port="SLICE_FF.D[2]"/>
            </mux>
            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O3 CARRY4_VPR.CO_FABRIC3 COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DFFMUX.MC31
          COMMON_SLICE.DX = DFFMUX.DX
          COMMON_SLICE.DO5 = DFFMUX.O5
          COMMON_SLICE.DO6 = DFFMUX.O6
          CARRY4_VPR.CO_FABRIC3 = DFFMUX.CY
          CARRY4_VPR.O3 = DFFMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max="2.14e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="1.0100000000000001e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="1.07e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.CO_FABRIC3" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="7.7e-11" out_port="SLICE_FF.D[3]"/>
            </mux>
            <direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.SR = SRUSEDMUX
        </meta>
              </metadata>
            </direct>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <pb_type name="SLICEM_MODES" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="A1" num_pins="1"/>
          <input name="A2" num_pins="1"/>
          <input name="A3" num_pins="1"/>
          <input name="A4" num_pins="1"/>
          <input name="A5" num_pins="1"/>
          <input name="A6" num_pins="1"/>
          <input name="AI" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="B1" num_pins="1"/>
          <input name="B2" num_pins="1"/>
          <input name="B3" num_pins="1"/>
          <input name="B4" num_pins="1"/>
          <input name="B5" num_pins="1"/>
          <input name="B6" num_pins="1"/>
          <input name="BI" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="C1" num_pins="1"/>
          <input name="C2" num_pins="1"/>
          <input name="C3" num_pins="1"/>
          <input name="C4" num_pins="1"/>
          <input name="C5" num_pins="1"/>
          <input name="C6" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CI" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="D1" num_pins="1"/>
          <input name="D2" num_pins="1"/>
          <input name="D3" num_pins="1"/>
          <input name="D4" num_pins="1"/>
          <input name="D5" num_pins="1"/>
          <input name="D6" num_pins="1"/>
          <input name="DI" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="WA7" num_pins="1"/>
          <input name="WA8" num_pins="1"/>
          <input name="WE" num_pins="1"/>
          <output name="AMC31" num_pins="1"/>
          <output name="AO5" num_pins="1"/>
          <output name="AO6" num_pins="1"/>
          <output name="BO5" num_pins="1"/>
          <output name="BO6" num_pins="1"/>
          <output name="CO5" num_pins="1"/>
          <output name="CO6" num_pins="1"/>
          <output name="DO5" num_pins="1"/>
          <output name="DO6" num_pins="1"/>
          <output name="F7AMUX_O" num_pins="1"/>
          <output name="F7BMUX_O" num_pins="1"/>
          <output name="F8MUX_O" num_pins="1"/>
          <mode name="LUTs">
            <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="AX" num_pins="1"/>
              <input name="B1" num_pins="1"/>
              <input name="B2" num_pins="1"/>
              <input name="B3" num_pins="1"/>
              <input name="B4" num_pins="1"/>
              <input name="B5" num_pins="1"/>
              <input name="B6" num_pins="1"/>
              <input name="BX" num_pins="1"/>
              <input name="C1" num_pins="1"/>
              <input name="C2" num_pins="1"/>
              <input name="C3" num_pins="1"/>
              <input name="C4" num_pins="1"/>
              <input name="C5" num_pins="1"/>
              <input name="C6" num_pins="1"/>
              <input name="CX" num_pins="1"/>
              <input name="D1" num_pins="1"/>
              <input name="D2" num_pins="1"/>
              <input name="D3" num_pins="1"/>
              <input name="D4" num_pins="1"/>
              <input name="D5" num_pins="1"/>
              <input name="D6" num_pins="1"/>
              <output name="AO5" num_pins="1"/>
              <output name="AO6" num_pins="1"/>
              <output name="BO5" num_pins="1"/>
              <output name="BO6" num_pins="1"/>
              <output name="CO5" num_pins="1"/>
              <output name="CO6" num_pins="1"/>
              <output name="DO5" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="F7AMUX_O" num_pins="1"/>
              <output name="F7BMUX_O" num_pins="1"/>
              <output name="F8MUX_O" num_pins="1"/>
              <pb_type name="ALUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="ALUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      1.5e-10
      1.46e-10
      1.48e-10
      1.5e-10
      1.1600000000000001e-10
     </delay_matrix>
                    <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      4.4e-11
      4.4e-11
      4.3e-11
      4.6e-11
      4.8e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                    <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                    <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                    <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                    <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                    <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                    <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                    <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                    <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                    <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                    <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5x2" out_port="ALUT.O5"/>
                    </direct>
                    <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5x2" out_port="ALUT.O6"/>
                    </mux>
                    <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="BLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="BLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.5e-10
      1.17e-10
     </delay_matrix>
                    <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      4.5e-11
      4.4e-11
      4.3e-11
      4.7000000000000006e-11
      4.8e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                    <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                    <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                    <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                    <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                    <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                    <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                    <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                    <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                    <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                    <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5x2" out_port="BLUT.O5"/>
                    </direct>
                    <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5x2" out_port="BLUT.O6"/>
                    </mux>
                    <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="CLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="CLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.17e-10
     </delay_matrix>
                    <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      4.4e-11
      4.5e-11
      4.3e-11
      4.9000000000000005e-11
      4.9000000000000005e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                    <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                    <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                    <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                    <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                    <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                    <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                    <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                    <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                    <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                    <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5x2" out_port="CLUT.O5"/>
                    </direct>
                    <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5x2" out_port="CLUT.O6"/>
                    </mux>
                    <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="DLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="DLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="D5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="max">
      1.56e-10
      1.57e-10
      1.5e-10
      1.49e-10
      1.19e-10
     </delay_matrix>
                    <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="min">
      4.7000000000000006e-11
      4.6e-11
      4.4e-11
      4.8e-11
      4.9000000000000005e-11
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="DLUT.A1" name="DLUT_A1_0" output="D5LUT[0].in[0]"/>
                    <direct input="DLUT.A2" name="DLUT_A2_0" output="D5LUT[0].in[1]"/>
                    <direct input="DLUT.A3" name="DLUT_A3_0" output="D5LUT[0].in[2]"/>
                    <direct input="DLUT.A4" name="DLUT_A4_0" output="D5LUT[0].in[3]"/>
                    <direct input="DLUT.A5" name="DLUT_A5_0" output="D5LUT[0].in[4]"/>
                    <direct input="DLUT.A1" name="DLUT_A1_1" output="D5LUT[1].in[0]"/>
                    <direct input="DLUT.A2" name="DLUT_A2_1" output="D5LUT[1].in[1]"/>
                    <direct input="DLUT.A3" name="DLUT_A3_1" output="D5LUT[1].in[2]"/>
                    <direct input="DLUT.A4" name="DLUT_A4_1" output="D5LUT[1].in[3]"/>
                    <direct input="DLUT.A5" name="DLUT_A5_1" output="D5LUT[1].in[4]"/>
                    <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5x2" out_port="DLUT.O5"/>
                    </direct>
                    <mux input="D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5x2" out_port="DLUT.O6"/>
                    </mux>
                    <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="DLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       DLUT.INIT[31:0] = D5LUT[0]
       DLUT.INIT[63:32] = D5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
                <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
                <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
                <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
                <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F8MUX.I0" max="9.800000000000001e-11" out_port="F8MUX.O" min="2.2e-11"/>
                <delay_constant in_port="F8MUX.I1" max="8.8e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
                <delay_constant in_port="F8MUX.S" max="2.83e-10" out_port="F8MUX.O" min="8.1e-11"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT input pins -->
                <!-- F7AMUX inputs -->
                <!-- F7BMUX inputs -->
                <!-- F8MUX inputs -->
                <direct input="COMMON_LUT_AND_F78MUX.A1" name="A1" output="ALUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.A2" name="A2" output="ALUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.A3" name="A3" output="ALUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.A4" name="A4" output="ALUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.A5" name="A5" output="ALUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.A6" name="A6" output="ALUT.A6"/>
                <direct input="COMMON_LUT_AND_F78MUX.B1" name="B1" output="BLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.B2" name="B2" output="BLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.B3" name="B3" output="BLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.B4" name="B4" output="BLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.B5" name="B5" output="BLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.B6" name="B6" output="BLUT.A6"/>
                <direct input="COMMON_LUT_AND_F78MUX.C1" name="C1" output="CLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.C2" name="C2" output="CLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.C3" name="C3" output="CLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.C4" name="C4" output="CLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.C5" name="C5" output="CLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.C6" name="C6" output="CLUT.A6"/>
                <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
                <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
                <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
                <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
                <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
                <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
                <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
                <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>
                <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
                <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
                <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
                <direct input="COMMON_LUT_AND_F78MUX.D1" name="D1" output="DLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.D2" name="D2" output="DLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.D3" name="D3" output="DLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.D4" name="D4" output="DLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.D5" name="D5" output="DLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.D6" name="D6" output="DLUT.A6"/>
                <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
                  <pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
                  <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/>
                </direct>
                <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
                  <pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
                  <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
                <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                  <pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
                  <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/>
                </direct>
                <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
                  <pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
                  <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
                <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                  <pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/>
                </direct>
                <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                  <pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- Normal LUT input pins -->
              <!-- COMMON_SLICE inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="COMMON_LUT_AND_F78MUX.A1"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="COMMON_LUT_AND_F78MUX.A2"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="COMMON_LUT_AND_F78MUX.A3"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="COMMON_LUT_AND_F78MUX.A4"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="COMMON_LUT_AND_F78MUX.A5"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="COMMON_LUT_AND_F78MUX.A6"/>
              <direct input="SLICEM_MODES.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="COMMON_LUT_AND_F78MUX.B1"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="COMMON_LUT_AND_F78MUX.B2"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="COMMON_LUT_AND_F78MUX.B3"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="COMMON_LUT_AND_F78MUX.B4"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="COMMON_LUT_AND_F78MUX.B5"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="COMMON_LUT_AND_F78MUX.B6"/>
              <direct input="SLICEM_MODES.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="COMMON_LUT_AND_F78MUX.C1"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="COMMON_LUT_AND_F78MUX.C2"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="COMMON_LUT_AND_F78MUX.C3"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="COMMON_LUT_AND_F78MUX.C4"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="COMMON_LUT_AND_F78MUX.C5"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="COMMON_LUT_AND_F78MUX.C6"/>
              <direct input="SLICEM_MODES.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
              <direct input="SLICEM_MODES.D1" name="D1" output="COMMON_LUT_AND_F78MUX.D1"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="COMMON_LUT_AND_F78MUX.D2"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="COMMON_LUT_AND_F78MUX.D3"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="COMMON_LUT_AND_F78MUX.D4"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="COMMON_LUT_AND_F78MUX.D5"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="COMMON_LUT_AND_F78MUX.D6"/>
              <direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="SLICEM_MODES.AO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="SLICEM_MODES.AO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="SLICEM_MODES.BO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="SLICEM_MODES.BO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="SLICEM_MODES.CO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="SLICEM_MODES.CO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="SLICEM_MODES.DO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="SLICEM_MODES.DO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
            </interconnect>
          </mode>
          <mode name="SRLs">
            <!-- SRLs -->
            <!-- The ASRL is special in a way that it is last in the SRL chain in the slice.
     therefore some pack patterns need to be different than for the other 3.
     Hence the ASRL is not a part of the N template -->
            <pb_type name="ASRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="1.7000000000000003e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="7.5e-11"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="1.114e-09" port="SRLC32E_VPR.Q31" min="3.3200000000000004e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="ASRL.MC31"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="ASRL.O6"/>
                  <direct input="ASRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="ASRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="ASRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="ASRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="ASRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="ASRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="ASRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="ASRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.46e-10" out_port="SRLC16E_VPR_0.Q" min="4.4e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.48e-10" out_port="SRLC16E_VPR_0.Q" min="4.3e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.6e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.1600000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.8e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="1.7000000000000003e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="7.5e-11"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.73e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="7.600000000000001e-11"/>
                  <T_clock_to_Q clock="CLK" max="1.114e-09" port="SRLC16E_VPR_1.Q15" min="3.3200000000000004e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="ASRL.MC31"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="ASRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="ASRL.O6"/>
                  <direct input="ASRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="ASRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="ASRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="ASRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="ASRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="ASRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="ASRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="ASRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="ASRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="ASRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="ASRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="ASRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="ASRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="ASRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      ALUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="BSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="1.56e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="7.000000000000002e-11"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="9.79e-10" port="SRLC32E_VPR.Q31" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="BSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="BSRL.O6"/>
                  <direct input="BSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="BSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="BSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="BSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="BSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="BSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="BSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="BSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.5200000000000002e-10" out_port="SRLC16E_VPR_0.Q" min="4.4e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.3e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.7000000000000006e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.17e-10" out_port="SRLC16E_VPR_0.Q" min="4.8e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="1.56e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="7.000000000000002e-11"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.78e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="8.9e-11"/>
                  <T_clock_to_Q clock="CLK" max="9.79e-10" port="SRLC16E_VPR_1.Q15" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="BSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="BSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="BSRL.O6"/>
                  <direct input="BSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="BSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="BSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="BSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="BSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="BSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="BSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="BSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="BSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="BSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="BSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="BSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="BSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="BSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      BLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="CSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="1.45e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="5.8000000000000007e-11"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="9.72e-10" port="SRLC32E_VPR.Q31" min="2.85e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="CSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="CSRL.O6"/>
                  <direct input="CSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="CSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="CSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="CSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="CSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="CSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="CSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="CSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.5300000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.5300000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.3e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.5300000000000001e-10" out_port="SRLC16E_VPR_0.Q" min="4.9000000000000005e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.17e-10" out_port="SRLC16E_VPR_0.Q" min="4.9000000000000005e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="1.45e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="5.8000000000000007e-11"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.44e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="6.2e-11"/>
                  <T_clock_to_Q clock="CLK" max="9.72e-10" port="SRLC16E_VPR_1.Q15" min="2.85e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="CSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="CSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="CSRL.O6"/>
                  <direct input="CSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="CSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="CSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="CSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="CSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="CSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="CSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="CSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="CSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="CSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="CSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="CSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="CSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="CSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      CLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="DSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="-3.3e-11"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="2.17e-10"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
    4.5e-11
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="9.780000000000001e-10" port="SRLC32E_VPR.Q31" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="DSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="DSRL.O6"/>
                  <direct input="DSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="DSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="DSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="DSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="DSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="DSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="DSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="DSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="1.57e-10" out_port="SRLC16E_VPR_0.Q" min="4.6e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="1.5e-10" out_port="SRLC16E_VPR_0.Q" min="4.4e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="1.49e-10" out_port="SRLC16E_VPR_0.Q" min="4.8e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="1.19e-10" out_port="SRLC16E_VPR_0.Q" min="4.9000000000000005e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="-3.3e-11"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="2.17e-10"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15" min="1e-11"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="1.24e-10" out_port="SRLC16E_VPR_1.Q" min="4.5e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="6.380000000000001e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="1.1e-11"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="1.6500000000000002e-10"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="9.100000000000001e-11"/>
                  <T_clock_to_Q clock="CLK" max="9.780000000000001e-10" port="SRLC16E_VPR_1.Q15" min="2.86e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="DSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="DSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="DSRL.O6"/>
                  <direct input="DSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="DSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="DSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="DSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="DSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="DSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="DSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="DSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="DSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="DSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="DSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="DSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="DSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="DSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      DLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- F7AMUX, F7BMUX, F8MUX -->
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
              <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
              <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
              <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
              <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F8MUX.I0" max="9.800000000000001e-11" out_port="F8MUX.O" min="2.2e-11"/>
              <delay_constant in_port="F8MUX.I1" max="8.8e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
              <delay_constant in_port="F8MUX.S" max="2.83e-10" out_port="F8MUX.O" min="8.1e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <!-- WEMUX -->
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <pb_type name="EXTRA_WE_EDGE" num_pb="1">
                <input name="WE" num_pins="1"/>
                <output name="WE_OUT" num_pins="1"/>
                <interconnect>
                  <direct input="EXTRA_WE_EDGE.WE" name="EDGE" output="EXTRA_WE_EDGE.WE_OUT"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct input="WE_MUX.WE" name="WE_IN_TO_EDGE" output="EXTRA_WE_EDGE.WE"/>
                <mux input="WE_MUX.CE EXTRA_WE_EDGE.WE_OUT" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
          WE_MUX.CE = WEMUX.CE
          EXTRA_WE_EDGE.WE_OUT = NULL
        </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- A SRL -->
              <!-- B SRL -->
              <!-- C SRL -->
              <!-- D SRL -->
              <!-- CE and WE -->
              <!-- ADI1MUX -->
              <!-- BDI1MUX -->
              <!-- CDI1MUX -->
              <!-- BDI1MUX -->
              <!-- CDI1MUX -->
              <!-- AMC31 -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <!-- F8MUX inputs -->
              <!-- F7AMUX, F7BMUX and F8MUX outputs -->
              <direct input="SLICEM_MODES.A1" name="SLICEM_MODES.A1_to_A_SRL.A1" output="ASRL.A1"/>
              <direct input="SLICEM_MODES.A2" name="SLICEM_MODES.A2_to_A_SRL.A2" output="ASRL.A2"/>
              <direct input="SLICEM_MODES.A3" name="SLICEM_MODES.A3_to_A_SRL.A3" output="ASRL.A3"/>
              <direct input="SLICEM_MODES.A4" name="SLICEM_MODES.A4_to_A_SRL.A4" output="ASRL.A4"/>
              <direct input="SLICEM_MODES.A5" name="SLICEM_MODES.A5_to_A_SRL.A5" output="ASRL.A5"/>
              <direct input="SLICEM_MODES.A6" name="SLICEM_MODES.A6_to_A_SRL.A6" output="ASRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_A_SRL.CLK" output="ASRL.CLK"/>
              <mux input="BSRL.MC31_SRL16 SLICEM_MODES.AI" name="ADI1MUX16" output="ASRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              BSRL.MC31_SRL16 = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
              </mux>
              <mux input="BSRL.MC31_SRL32 SLICEM_MODES.AI" name="ADI1MUX32" output="ASRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              BSRL.MC31_SRL32 = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x2" out_port="ASRL.DI1_SRL32"/>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x3" out_port="ASRL.DI1_SRL32"/>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x4" out_port="ASRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.AX" name="SLICEM_MODES.AX_to_A_SRL.DI2" output="ASRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_A_SRL.WE" output="ASRL.WE"/>
              <direct input="SLICEM_MODES.B1" name="SLICEM_MODES.B1_to_B_SRL.A1" output="BSRL.A1"/>
              <direct input="SLICEM_MODES.B2" name="SLICEM_MODES.B2_to_B_SRL.A2" output="BSRL.A2"/>
              <direct input="SLICEM_MODES.B3" name="SLICEM_MODES.B3_to_B_SRL.A3" output="BSRL.A3"/>
              <direct input="SLICEM_MODES.B4" name="SLICEM_MODES.B4_to_B_SRL.A4" output="BSRL.A4"/>
              <direct input="SLICEM_MODES.B5" name="SLICEM_MODES.B5_to_B_SRL.A5" output="BSRL.A5"/>
              <direct input="SLICEM_MODES.B6" name="SLICEM_MODES.B6_to_B_SRL.A6" output="BSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_B_SRL.CLK" output="BSRL.CLK"/>
              <mux input="CSRL.MC31_SRL16 SLICEM_MODES.BI" name="BDI1MUX16" output="BSRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              CSRL.MC31_SRL16 = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <mux input="CSRL.MC31_SRL32 SLICEM_MODES.BI" name="BDI1MUX32" output="BSRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              CSRL.MC31_SRL32 = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
                <pack_pattern in_port="CSRL.MC31_SRL32" name="SRL32_x3" out_port="BSRL.DI1_SRL32"/>
                <pack_pattern in_port="CSRL.MC31_SRL32" name="SRL32_x4" out_port="BSRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.BX" name="SLICEM_MODES.BX_to_B_SRL.DI2" output="BSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_B_SRL.WE" output="BSRL.WE"/>
              <direct input="SLICEM_MODES.C1" name="SLICEM_MODES.C1_to_C_SRL.A1" output="CSRL.A1"/>
              <direct input="SLICEM_MODES.C2" name="SLICEM_MODES.C2_to_C_SRL.A2" output="CSRL.A2"/>
              <direct input="SLICEM_MODES.C3" name="SLICEM_MODES.C3_to_C_SRL.A3" output="CSRL.A3"/>
              <direct input="SLICEM_MODES.C4" name="SLICEM_MODES.C4_to_C_SRL.A4" output="CSRL.A4"/>
              <direct input="SLICEM_MODES.C5" name="SLICEM_MODES.C5_to_C_SRL.A5" output="CSRL.A5"/>
              <direct input="SLICEM_MODES.C6" name="SLICEM_MODES.C6_to_C_SRL.A6" output="CSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_C_SRL.CLK" output="CSRL.CLK"/>
              <mux input="DSRL.MC31_SRL16 SLICEM_MODES.CI" name="CDI1MUX16" output="CSRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              DSRL.MC31_SRL16 = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
              </mux>
              <mux input="DSRL.MC31_SRL32 SLICEM_MODES.CI" name="CDI1MUX32" output="CSRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              DSRL.MC31_SRL32 = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
                <pack_pattern in_port="DSRL.MC31_SRL32" name="SRL32_x4" out_port="CSRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.CX" name="SLICEM_MODES.CX_to_C_SRL.DI2" output="CSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_C_SRL.WE" output="CSRL.WE"/>
              <direct input="SLICEM_MODES.D1" name="SLICEM_MODES.D1_to_D_SRL.A1" output="DSRL.A1"/>
              <direct input="SLICEM_MODES.D2" name="SLICEM_MODES.D2_to_D_SRL.A2" output="DSRL.A2"/>
              <direct input="SLICEM_MODES.D3" name="SLICEM_MODES.D3_to_D_SRL.A3" output="DSRL.A3"/>
              <direct input="SLICEM_MODES.D4" name="SLICEM_MODES.D4_to_D_SRL.A4" output="DSRL.A4"/>
              <direct input="SLICEM_MODES.D5" name="SLICEM_MODES.D5_to_D_SRL.A5" output="DSRL.A5"/>
              <direct input="SLICEM_MODES.D6" name="SLICEM_MODES.D6_to_D_SRL.A6" output="DSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_D_SRL.CLK" output="DSRL.CLK"/>
              <direct input="SLICEM_MODES.DI" name="SLICEM_MODES.DI_to_D_SRL.DI1_SRL16" output="DSRL.DI1_SRL16"/>
              <direct input="SLICEM_MODES.DI" name="SLICEM_MODES.DI_to_D_SRL.DI1_SRL32" output="DSRL.DI1_SRL32"/>
              <direct input="SLICEM_MODES.DX" name="SLICEM_MODES.DX_to_D_SRL.DI2" output="DSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_D_SRL.WE" output="DSRL.WE"/>
              <direct input="BSRL.O6" name="F7AMUX_I0" output="F7AMUX.I0"/>
              <direct input="ASRL.O6" name="F7AMUX_I1" output="F7AMUX.I1"/>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="DSRL.O6" name="F7BMUX_I0" output="F7BMUX.I0"/>
              <direct input="CSRL.O6" name="F7BMUX_I1" output="F7BMUX.I1"/>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0"/>
              <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1"/>
              <direct input="SLICEM_MODES.BX" name="F8MUX_S" output="F8MUX.S"/>
              <direct input="ASRL.MC31" name="ASRL.MC31_to_SLICEM_MODES.AMC31" output="SLICEM_MODES.AMC31"/>
              <direct input="ASRL.O5" name="A_SRL.O5_to_SLICEM_MODES.AO5" output="SLICEM_MODES.AO5"/>
              <direct input="ASRL.O6" name="A_SRL.O6_to_SLICEM_MODES.AO6" output="SLICEM_MODES.AO6"/>
              <direct input="BSRL.O5" name="B_SRL.O5_to_SLICEM_MODES.BO5" output="SLICEM_MODES.BO5"/>
              <direct input="BSRL.O6" name="B_SRL.O6_to_SLICEM_MODES.BO6" output="SLICEM_MODES.BO6"/>
              <direct input="CSRL.O5" name="C_SRL.O5_to_SLICEM_MODES.CO5" output="SLICEM_MODES.CO5"/>
              <direct input="CSRL.O6" name="C_SRL.O6_to_SLICEM_MODES.CO6" output="SLICEM_MODES.CO6"/>
              <direct input="DSRL.O5" name="D_SRL.O5_to_SLICEM_MODES.DO5" output="SLICEM_MODES.DO5"/>
              <direct input="DSRL.O6" name="D_SRL.O6_to_SLICEM_MODES.DO6" output="SLICEM_MODES.DO6"/>
              <direct input="F7AMUX.O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="F7BMUX.O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="F8MUX.O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
              <direct input="SLICEM_MODES.CE" name="SLICEM_MODES.CE_to_WE_MUX.CE" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="SLICEM_MODES.WE_to_WE_MUX.WE" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <mode name="DRAMs">
            <pb_type name="D_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA7" num_pins="1"/>
              <input name="WA8" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <output name="SO5_32" num_pins="1"/>
              <output name="SO6" num_pins="1"/>
              <output name="SO6_32" num_pins="1"/>
              <mode name="NO_DRAM">
                <pb_type blif_model=".subckt NO_DRAM" name="BEL_NULL-NO_DRAM" num_pb="1">
                  <input name="A" num_pins="6"/>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM.A" name="A" output="BEL_NULL-NO_DRAM.A"/>
                </interconnect>
              </mode>
              <mode name="64_SINGLE_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WA" min="3.47e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WA7" min="3.47e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WA8" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.WE" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="3.1e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64.DI" min="3.47e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="D_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="D_DRAM.DI1" name="DI" output="DPRAM64.DI"/>
                  <direct input="D_DRAM.WA7" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="D_DRAM.WA8" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="D_DRAM.A" name="WA" output="DPRAM64.WA"/>
                  <direct input="D_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                  <direct input="DPRAM64.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="DPRAM64.O" name="SO6" output="D_DRAM.SO6"/>
                </interconnect>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.56e-10
    1.57e-10
    1.5e-10
    1.49e-10
    1.19e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O6.WA" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O6.WE" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="1.3700000000000002e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O6.DI" min="3.52e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[63:32] = INIT_00
     </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.56e-10
    1.57e-10
    1.5e-10
    1.49e-10
    1.19e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O5.WA" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O5.WE" min="3.52e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="1.3700000000000002e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="DPRAM32_O5.DI" min="3.52e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[31:0] = INIT_00
     </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="D_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="D_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="D_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="D_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                  <direct input="DPRAM32_O5.O" name="O5" output="D_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="DPRAM32_O5.O" name="SO5" output="D_DRAM.SO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="D_DRAM.SO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="D_DRAM.SO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="SO6" output="D_DRAM.SO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="D_DRAM.SO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="D_DRAM.SO6_32"/>
                  </direct>
                </interconnect>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.56e-10
    1.57e-10
    1.5e-10
    1.49e-10
    1.19e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="SPRAM32_O6.WA" min="3.52e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="SPRAM32_O6.WE" min="3.52e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="1.3700000000000002e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.19e-09" port="SPRAM32_O6.DI" min="3.52e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[63:32] = INIT_00
      INIT[31:0] = INIT_ZERO
     </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="SPRAM32_O6.O" name="SO6" output="D_DRAM.SO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="D_DRAM.SO6_32"/>
                  </direct>
                  <direct input="D_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="D_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">DLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="C_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="CLUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="CLUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.5300000000000001e-10
      1.17e-10
     </delay_matrix>
                      <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      4.4e-11
      4.5e-11
      4.3e-11
      4.9000000000000005e-11
      4.9000000000000005e-11
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                      <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                      <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                      <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                      <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                      <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                      <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                      <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                      <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                      <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                      <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5x2" out_port="CLUT.O5"/>
                      </direct>
                      <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5x2" out_port="CLUT.O6"/>
                      </mux>
                      <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="C_DRAM.A[0]" name="A1" output="CLUT.A1"/>
                  <direct input="C_DRAM.A[1]" name="A2" output="CLUT.A2"/>
                  <direct input="C_DRAM.A[2]" name="A3" output="CLUT.A3"/>
                  <direct input="C_DRAM.A[3]" name="A4" output="CLUT.A4"/>
                  <direct input="C_DRAM.A[4]" name="A5" output="CLUT.A5"/>
                  <direct input="C_DRAM.A[5]" name="A6" output="CLUT.A6"/>
                  <direct input="CLUT.O5" name="O5" output="C_DRAM.O5"/>
                  <direct input="CLUT.O6" name="O6" output="C_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WA" min="3.4000000000000007e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WA7" min="3.4000000000000007e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WA8" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.WE" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="4.57e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64.DI" min="3.4000000000000007e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="C_DRAM.DI1" name="DIPAS" output="C_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="C_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="C_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="C_DRAM.DI1" name="DI" output="DPRAM64.DI">
                    <pack_pattern in_port="C_DRAM.DI1" name="DRAM_DP" out_port="DPRAM64.DI"/>
                  </direct>
                  <direct input="C_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="C_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="C_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="C_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O6.WA" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O6.WE" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="3.01e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O6.DI" min="3.44e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O5.WA" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O5.WE" min="3.44e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="3.01e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="DPRAM32_O5.DI" min="3.44e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="C_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="C_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="C_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="C_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="C_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="C_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="C_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="C_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="C_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="C_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="C_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="C_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.5300000000000001e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="SPRAM32_O6.WA" min="3.44e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="SPRAM32_O6.WE" min="3.44e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="3.01e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.18e-09" port="SPRAM32_O6.DI" min="3.44e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="C_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="C_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="C_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="B_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="BLUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="BLUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      1.5200000000000002e-10
      1.5200000000000002e-10
      1.5e-10
      1.5e-10
      1.17e-10
     </delay_matrix>
                      <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      4.5e-11
      4.4e-11
      4.3e-11
      4.7000000000000006e-11
      4.8e-11
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                      <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                      <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                      <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                      <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                      <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                      <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                      <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                      <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                      <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                      <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5x2" out_port="BLUT.O5"/>
                      </direct>
                      <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5x2" out_port="BLUT.O6"/>
                      </mux>
                      <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="B_DRAM.A[0]" name="A1" output="BLUT.A1"/>
                  <direct input="B_DRAM.A[1]" name="A2" output="BLUT.A2"/>
                  <direct input="B_DRAM.A[2]" name="A3" output="BLUT.A3"/>
                  <direct input="B_DRAM.A[3]" name="A4" output="BLUT.A4"/>
                  <direct input="B_DRAM.A[4]" name="A5" output="BLUT.A5"/>
                  <direct input="B_DRAM.A[5]" name="A6" output="BLUT.A6"/>
                  <direct input="BLUT.O5" name="O5" output="B_DRAM.O5"/>
                  <direct input="BLUT.O6" name="O6" output="B_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WA" min="3.4200000000000006e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WA7" min="3.4200000000000006e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WA8" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.WE" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="4.6100000000000006e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64.DI" min="3.4200000000000006e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="B_DRAM.DI1" name="DIPAS" output="B_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="B_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="B_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="B_DRAM.DI1" name="DI" output="DPRAM64.DI"/>
                  <direct input="B_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="B_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="B_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="B_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.5200000000000002e-10
    1.5200000000000002e-10
    1.5e-10
    1.5e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O6.WA" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O6.WE" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="3.11e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O6.DI" min="3.48e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.5200000000000002e-10
    1.5200000000000002e-10
    1.5e-10
    1.5e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O5.WA" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O5.WE" min="3.48e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="3.11e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="DPRAM32_O5.DI" min="3.48e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="B_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="B_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="B_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="B_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="B_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="B_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="B_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="B_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="B_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="B_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="B_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="B_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.5200000000000002e-10
    1.5200000000000002e-10
    1.5e-10
    1.5e-10
    1.17e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="SPRAM32_O6.WA" min="3.48e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="SPRAM32_O6.WE" min="3.48e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="3.11e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.1870000000000001e-09" port="SPRAM32_O6.DI" min="3.48e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="B_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="B_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="B_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="A_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="ALUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="ALUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      1.5e-10
      1.46e-10
      1.48e-10
      1.5e-10
      1.1600000000000001e-10
     </delay_matrix>
                      <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      4.4e-11
      4.4e-11
      4.3e-11
      4.6e-11
      4.8e-11
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                      <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                      <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                      <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                      <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                      <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                      <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                      <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                      <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                      <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                      <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5x2" out_port="ALUT.O5"/>
                      </direct>
                      <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5x2" out_port="ALUT.O6"/>
                      </mux>
                      <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="A_DRAM.A[0]" name="A1" output="ALUT.A1"/>
                  <direct input="A_DRAM.A[1]" name="A2" output="ALUT.A2"/>
                  <direct input="A_DRAM.A[2]" name="A3" output="ALUT.A3"/>
                  <direct input="A_DRAM.A[3]" name="A4" output="ALUT.A4"/>
                  <direct input="A_DRAM.A[4]" name="A5" output="ALUT.A5"/>
                  <direct input="A_DRAM.A[5]" name="A6" output="ALUT.A6"/>
                  <direct input="ALUT.O5" name="O5" output="A_DRAM.O5"/>
                  <direct input="ALUT.O6" name="O6" output="A_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="6.16e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="6.330000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="1.84e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="1.99e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WA" min="4.32e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WA7" min="4.32e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WA8" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.WE" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="4.5300000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64.DI" min="4.32e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="A_DRAM.DI1" name="DIPAS" output="A_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="A_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="A_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="A_DRAM.DI1" name="DI" output="DPRAM64.DI">
                    <pack_pattern in_port="A_DRAM.DI1" name="DRAM_DP" out_port="DPRAM64.DI"/>
                  </direct>
                  <direct input="A_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="A_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="A_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="A_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    1.5e-10
    1.46e-10
    1.48e-10
    1.5e-10
    1.1600000000000001e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O6.WA" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O6.WE" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="2.87e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O6.DI" min="4.46e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    1.5e-10
    1.46e-10
    1.48e-10
    1.5e-10
    1.1600000000000001e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O5.WA" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O5.WE" min="4.46e-10"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="2.87e-10"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="DPRAM32_O5.DI" min="4.46e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="A_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="A_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="A_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="A_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="A_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="A_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="A_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="A_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="A_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="A_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="A_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="A_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    1.5e-10
    1.46e-10
    1.48e-10
    1.5e-10
    1.1600000000000001e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="2.4500000000000003e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="3.3200000000000004e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="SPRAM32_O6.WA" min="4.46e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="SPRAM32_O6.WE" min="4.46e-10"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="2.87e-10"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.188e-09" port="SPRAM32_O6.DI" min="4.46e-10"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="A_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="A_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="A_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
              <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
              <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
              <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
              <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F8MUX.I0" max="9.800000000000001e-11" out_port="F8MUX.O" min="2.2e-11"/>
              <delay_constant in_port="F8MUX.I1" max="8.8e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
              <delay_constant in_port="F8MUX.S" max="2.83e-10" out_port="F8MUX.O" min="8.1e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_8_OUTPUT_STUB" name="DRAM_8_OUTPUT_STUB" num_pb="1">
              <input name="DOA0" num_pins="1"/>
              <input name="DOA1" num_pins="1"/>
              <input name="DOB0" num_pins="1"/>
              <input name="DOB1" num_pins="1"/>
              <input name="DOC0" num_pins="1"/>
              <input name="DOC1" num_pins="1"/>
              <input name="DOD0" num_pins="1"/>
              <input name="DOD1" num_pins="1"/>
              <output name="DOA0_OUT" num_pins="1"/>
              <output name="DOA1_OUT" num_pins="1"/>
              <output name="DOB0_OUT" num_pins="1"/>
              <output name="DOB1_OUT" num_pins="1"/>
              <output name="DOC0_OUT" num_pins="1"/>
              <output name="DOC1_OUT" num_pins="1"/>
              <output name="DOD0_OUT" num_pins="1"/>
              <output name="DOD1_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOA0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOA0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOA1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOA1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOB0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOB0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOB1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOB1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOC0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOC0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOC1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOC1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOD0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOD0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOD1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOD1_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_4_OUTPUT_STUB" name="DRAM_4_OUTPUT_STUB" num_pb="2">
              <input name="DOA" num_pins="1"/>
              <input name="DOB" num_pins="1"/>
              <input name="DOC" num_pins="1"/>
              <input name="DOD" num_pins="1"/>
              <output name="DOA_OUT" num_pins="1"/>
              <output name="DOB_OUT" num_pins="1"/>
              <output name="DOC_OUT" num_pins="1"/>
              <output name="DOD_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOA" max="0" out_port="DRAM_4_OUTPUT_STUB.DOA_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOB" max="0" out_port="DRAM_4_OUTPUT_STUB.DOB_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOC" max="0" out_port="DRAM_4_OUTPUT_STUB.DOC_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOD" max="0" out_port="DRAM_4_OUTPUT_STUB.DOD_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_2_OUTPUT_STUB" name="DRAM_2_OUTPUT_STUB" num_pb="6">
              <input name="DPO" num_pins="1"/>
              <input name="SPO" num_pins="1"/>
              <output name="DPO_OUT" num_pins="1"/>
              <output name="SPO_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.DPO" max="0" out_port="DRAM_2_OUTPUT_STUB.DPO_OUT"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.SPO" max="0" out_port="DRAM_2_OUTPUT_STUB.SPO_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <pb_type name="EXTRA_WE_EDGE" num_pb="1">
                <input name="WE" num_pins="1"/>
                <output name="WE_OUT" num_pins="1"/>
                <interconnect>
                  <direct input="EXTRA_WE_EDGE.WE" name="EDGE" output="EXTRA_WE_EDGE.WE_OUT"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct input="WE_MUX.WE" name="WE_IN_TO_EDGE" output="EXTRA_WE_EDGE.WE"/>
                <mux input="WE_MUX.CE EXTRA_WE_EDGE.WE_OUT" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
          WE_MUX.CE = WEMUX.CE
          EXTRA_WE_EDGE.WE_OUT = NULL
        </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DI64_STUB" name="DI64_STUB" num_pb="3">
              <input name="DI" num_pins="1"/>
              <output name="DO" num_pins="1"/>
              <delay_constant in_port="DI64_STUB.DI" max="0" out_port="DI64_STUB.DO"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- The DLUT must be in RAM-mode for any of the RAM's to work.
            As a corollary, a DRAM requires the clock, so only turn on the
            DRAM if the clock is also connected.
          -->
              <!-- W Address lines come in on the DLUT pins and go to all the LUTs.
            -->
              <!-- WA7 and WA8 should only be used in this mode if using 256x1S,
             which consumes the entire slice. -->
              <!-- The DI64_STUB's enforce the required that in the DPO RAM64 case,
            the SPO RAM64 **must** use the same site pin as the DPO RAM64.
          -->
              <!-- DI1 inputs -->
              <!-- DI2 inputs -->
              <!-- WE inputs -->
              <!-- Outputs -->
              <!-- 32 bits, upper half, interleaved -->
              <!-- 32 bits, lower half, interleaved -->
              <!-- 64 bits -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <!-- F8MUX inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="A_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="A_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="A_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="A_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="A_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="A_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="AMEMCLK" output="A_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[2].DO SLICEM_MODES.BI SLICEM_MODES.AI" name="ADI1MUX" output="A_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.DI_CMC31
              DI64_STUB[2].DO = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.BI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.BI
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
                <pack_pattern in_port="DI64_STUB[2].DO" name="DRAM_DP" out_port="A_DRAM.DI1"/>
              </mux>
              <direct input="SLICEM_MODES.AX" name="A_DI2" output="A_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WA1" output="A_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WA2" output="A_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WA3" output="A_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WA4" output="A_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WA5" output="A_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WA6" output="A_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="A_WA7" output="A_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="A_WA8" output="A_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE1" output="A_DRAM.WE"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="B_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="B_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="B_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="B_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="B_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="B_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="BMEMCLK" output="B_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[1].DO SLICEM_MODES.BI" name="BDI1MUX" output="B_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = BLUT.DI1MUX.DI_CMC31
              DI64_STUB[1].DO = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.BX" name="B_DI2" output="B_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WB1" output="B_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WB2" output="B_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WB3" output="B_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WB4" output="B_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WB5" output="B_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WB6" output="B_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="B_WA7" output="B_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="B_WA8" output="B_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE2" output="B_DRAM.WE"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="C_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="C_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="C_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="C_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="C_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="C_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="CMEMCLK" output="C_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[0].DO SLICEM_MODES.CI" name="CDI1MUX" output="C_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = CLUT.DI1MUX.DI_DMC31
              DI64_STUB[0].DO = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
                <pack_pattern in_port="DI64_STUB[0].DO" name="DRAM_DP" out_port="C_DRAM.DI1"/>
              </mux>
              <direct input="SLICEM_MODES.CX" name="C_DI2" output="C_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WC1" output="C_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WC2" output="C_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WC3" output="C_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WC4" output="C_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WC5" output="C_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WC6" output="C_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="C_WA7" output="C_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="C_WA8" output="C_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE3" output="C_DRAM.WE"/>
              <direct input="SLICEM_MODES.DI" name="CI_STUB" output="DI64_STUB[0].DI"/>
              <direct input="SLICEM_MODES.DI" name="BI_STUB" output="DI64_STUB[1].DI"/>
              <direct input="B_DRAM.DO1" name="AI_STUB" output="DI64_STUB[2].DI"/>
              <direct input="C_DRAM.DO6_32" name="DPO_0" output="DRAM_2_OUTPUT_STUB[0].DPO">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[0].DPO"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="SPO_0" output="DRAM_2_OUTPUT_STUB[0].SPO">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[0].SPO"/>
              </direct>
              <direct input="C_DRAM.DO5_32" name="DPO_1" output="DRAM_2_OUTPUT_STUB[1].DPO">
                <pack_pattern in_port="C_DRAM.DO5_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[1].DPO"/>
              </direct>
              <direct input="D_DRAM.SO5_32" name="SPO_1" output="DRAM_2_OUTPUT_STUB[1].SPO">
                <pack_pattern in_port="D_DRAM.SO5_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[1].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DPO_2" output="DRAM_2_OUTPUT_STUB[2].DPO">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[2].DPO"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="SPO_2" output="DRAM_2_OUTPUT_STUB[2].SPO">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[2].SPO"/>
              </direct>
              <direct input="A_DRAM.DO5_32" name="DPO_3" output="DRAM_2_OUTPUT_STUB[3].DPO">
                <pack_pattern in_port="A_DRAM.DO5_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[3].DPO"/>
              </direct>
              <direct input="B_DRAM.DO5_32" name="SPO_3" output="DRAM_2_OUTPUT_STUB[3].SPO">
                <pack_pattern in_port="B_DRAM.DO5_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[3].SPO"/>
              </direct>
              <direct input="C_DRAM.DO6" name="DPO_4" output="DRAM_2_OUTPUT_STUB[4].DPO">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[4].DPO"/>
              </direct>
              <direct input="D_DRAM.SO6" name="SPO_4" output="DRAM_2_OUTPUT_STUB[4].SPO">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[4].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6" name="DPO_5" output="DRAM_2_OUTPUT_STUB[5].DPO">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[5].DPO"/>
              </direct>
              <direct input="B_DRAM.DO6" name="SPO_5" output="DRAM_2_OUTPUT_STUB[5].SPO">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[5].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DOA32" output="DRAM_4_OUTPUT_STUB[0].DOA">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOA"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="DOB32" output="DRAM_4_OUTPUT_STUB[0].DOB">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOB"/>
              </direct>
              <direct input="C_DRAM.DO6_32" name="DOC32" output="DRAM_4_OUTPUT_STUB[0].DOC">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOC"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="DOD32" output="DRAM_4_OUTPUT_STUB[0].DOD">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOD"/>
              </direct>
              <direct input="A_DRAM.DO6" name="DOA" output="DRAM_4_OUTPUT_STUB[1].DOA">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOA"/>
              </direct>
              <direct input="B_DRAM.DO6" name="DOB" output="DRAM_4_OUTPUT_STUB[1].DOB">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOB"/>
              </direct>
              <direct input="C_DRAM.DO6" name="DOC" output="DRAM_4_OUTPUT_STUB[1].DOC">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOC"/>
              </direct>
              <direct input="D_DRAM.SO6" name="DOD" output="DRAM_4_OUTPUT_STUB[1].DOD">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOD"/>
              </direct>
              <direct input="A_DRAM.DO5_32" name="DOA32_LO" output="DRAM_8_OUTPUT_STUB.DOA0">
                <pack_pattern in_port="A_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOA0"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DOA32_HI" output="DRAM_8_OUTPUT_STUB.DOA1">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOA1"/>
              </direct>
              <direct input="B_DRAM.DO5_32" name="DOB32_LO" output="DRAM_8_OUTPUT_STUB.DOB0">
                <pack_pattern in_port="B_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOB0"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="DOB32_HI" output="DRAM_8_OUTPUT_STUB.DOB1">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOB1"/>
              </direct>
              <direct input="C_DRAM.DO5_32" name="DOC32_LO" output="DRAM_8_OUTPUT_STUB.DOC0">
                <pack_pattern in_port="C_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOC0"/>
              </direct>
              <direct input="C_DRAM.DO6_32" name="DOC32_HI" output="DRAM_8_OUTPUT_STUB.DOC1">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOC1"/>
              </direct>
              <direct input="D_DRAM.SO5_32" name="DOD32_LO" output="DRAM_8_OUTPUT_STUB.DOD0">
                <pack_pattern in_port="D_DRAM.SO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOD0"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="DOD32_HI" output="DRAM_8_OUTPUT_STUB.DOD1">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOD1"/>
              </direct>
              <direct input="SLICEM_MODES.D1" name="D1" output="D_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="D_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="D_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="D_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="D_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="D_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="DMEMCLK" output="D_DRAM.CLK"/>
              <direct input="SLICEM_MODES.DI" name="D_DI1" output="D_DRAM.DI1"/>
              <direct input="SLICEM_MODES.DX" name="D_DI2" output="D_DRAM.DI2"/>
              <direct input="SLICEM_MODES.WA7" name="D_WA7" output="D_DRAM.WA7"/>
              <direct input="SLICEM_MODES.WA8" name="D_WA8" output="D_DRAM.WA8"/>
              <direct input="WE_MUX.WE_OUT" name="WE4" output="D_DRAM.WE"/>
              <direct input="B_DRAM.DO6" name="F7AMUX_I0" output="F7AMUX.I0">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM256" out_port="F7AMUX.I0"/>
              </direct>
              <direct input="A_DRAM.DO6" name="F7AMUX_I1" output="F7AMUX.I1">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM256" out_port="F7AMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="D_DRAM.SO6" name="F7BMUX_I0" output="F7BMUX.I0">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM256" out_port="F7BMUX.I0"/>
              </direct>
              <direct input="C_DRAM.DO6" name="F7BMUX_I1" output="F7BMUX.I1">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM256" out_port="F7BMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                <pack_pattern in_port="F7BMUX.O" name="DRAM256" out_port="F8MUX.I0"/>
              </direct>
              <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                <pack_pattern in_port="F7AMUX.O" name="DRAM256" out_port="F8MUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.BX" name="F8MUX_S" output="F8MUX.S"/>
              <mux input="A_DRAM.O5 DRAM_2_OUTPUT_STUB[3].DPO_OUT DRAM_8_OUTPUT_STUB.DOA0_OUT" name="AO5" output="SLICEM_MODES.AO5"/>
              <mux input="A_DRAM.O6 DRAM_2_OUTPUT_STUB[2].DPO_OUT DRAM_2_OUTPUT_STUB[5].DPO_OUT DRAM_4_OUTPUT_STUB[0].DOA_OUT DRAM_4_OUTPUT_STUB[1].DOA_OUT DRAM_8_OUTPUT_STUB.DOA1_OUT" name="AO6" output="SLICEM_MODES.AO6"/>
              <mux input="B_DRAM.O5 DRAM_2_OUTPUT_STUB[3].SPO_OUT DRAM_8_OUTPUT_STUB.DOB0_OUT" name="BO5" output="SLICEM_MODES.BO5"/>
              <mux input="B_DRAM.O6 DRAM_2_OUTPUT_STUB[2].SPO_OUT DRAM_2_OUTPUT_STUB[5].SPO_OUT DRAM_4_OUTPUT_STUB[0].DOB_OUT DRAM_4_OUTPUT_STUB[1].DOB_OUT DRAM_8_OUTPUT_STUB.DOB1_OUT" name="BO6" output="SLICEM_MODES.BO6"/>
              <mux input="C_DRAM.O5 DRAM_2_OUTPUT_STUB[1].DPO_OUT DRAM_8_OUTPUT_STUB.DOC0_OUT" name="CO5" output="SLICEM_MODES.CO5"/>
              <mux input="C_DRAM.O6 DRAM_2_OUTPUT_STUB[0].DPO_OUT DRAM_2_OUTPUT_STUB[4].DPO_OUT DRAM_4_OUTPUT_STUB[0].DOC_OUT DRAM_4_OUTPUT_STUB[1].DOC_OUT DRAM_8_OUTPUT_STUB.DOC1_OUT" name="CO6" output="SLICEM_MODES.CO6"/>
              <mux input="D_DRAM.O5 DRAM_2_OUTPUT_STUB[1].SPO_OUT DRAM_8_OUTPUT_STUB.DOD0_OUT" name="DO5" output="SLICEM_MODES.DO5"/>
              <mux input="D_DRAM.O6 DRAM_2_OUTPUT_STUB[0].SPO_OUT DRAM_2_OUTPUT_STUB[4].SPO_OUT DRAM_4_OUTPUT_STUB[0].DOD_OUT DRAM_4_OUTPUT_STUB[1].DOD_OUT DRAM_8_OUTPUT_STUB.DOD1_OUT" name="DO6" output="SLICEM_MODES.DO6"/>
              <direct input="F7AMUX.O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="F7BMUX.O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="F8MUX.O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
              <direct input="SLICEM_MODES.CE" name="CE_TO_WE_MUX" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="WE_TO_WE_MUX" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <mode name="DRAM128">
            <pb_type name="D_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA7" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_SINGLE_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.WA" min="3.47e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.WA7" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.WE" min="3.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="3.1e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.5300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.163e-09" port="DPRAM64_for_RAM128X1D.DI" min="3.47e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="D_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="D_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="D_DRAM128.WA7" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="D_DRAM128.A" name="WA" output="DPRAM64_for_RAM128X1D.WA"/>
                  <direct input="D_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="D_DRAM128.O6"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">DLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="C_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.WA" min="3.4000000000000007e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.WA7" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.WE" min="3.4000000000000007e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="4.57e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.5200000000000002e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.158e-09" port="DPRAM64_for_RAM128X1D.DI" min="3.4000000000000007e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="C_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="C_DRAM128.O6"/>
                  <direct input="C_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="C_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="C_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="C_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="C_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="C_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">CLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="B_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.WA" min="3.4200000000000006e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.WA7" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.WE" min="3.4200000000000006e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="4.6100000000000006e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.54e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.161e-09" port="DPRAM64_for_RAM128X1D.DI" min="3.4200000000000006e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="B_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="B_DRAM128.O6"/>
                  <direct input="B_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="B_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="B_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="B_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="B_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="B_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">BLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="A_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
    1.24e-10
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="6.6e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="6.800000000000001e-11"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="1.47e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="2.08e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="2.4500000000000003e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="3.62e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="6.16e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="7.280000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="7.45e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="5.79e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="5.07e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="3.3200000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="2.1300000000000001e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="2.1300000000000001e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.WA" min="4.32e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.WA7" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="6.54e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="8.000000000000001e-12"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.WE" min="4.32e-10"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="4.5300000000000004e-10"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="1.55e-10"/>
                  <T_clock_to_Q clock="CLK" max="1.153e-09" port="DPRAM64_for_RAM128X1D.DI" min="4.32e-10"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="A_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="A_DRAM128.O6"/>
                  <direct input="A_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="A_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="A_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="A_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="A_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="A_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">ALUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
              <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
              <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
              <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
              <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_2_OUTPUT_STUB" name="DRAM_2_OUTPUT_STUB" num_pb="1">
              <input name="DPO" num_pins="1"/>
              <input name="SPO" num_pins="1"/>
              <output name="DPO_OUT" num_pins="1"/>
              <output name="SPO_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.DPO" max="0" out_port="DRAM_2_OUTPUT_STUB.DPO_OUT"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.SPO" max="0" out_port="DRAM_2_OUTPUT_STUB.SPO_OUT"/>
            </pb_type>
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <interconnect>
                <mux input="WE_MUX.CE WE_MUX.WE" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
                WE_MUX.CE = WEMUX.CE
                WE_MUX.WE = NULL
              </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- W Address lines come in on the DLUT pins and go to all the LUTs.
            -->
              <!-- Direct DI1 inputs -->
              <!-- TODO: ensure BLUT.DI1MUX is set correctly for SLICEM_MODES.DI/BI

          For now, the FASM features are emitted to ensure that the mux
          is set correctly, and it there is a mux conflict it will arise
          during fasm2frames.
        -->
              <!-- WE inputs -->
              <!-- Outputs -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="A_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="A_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="A_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="A_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="A_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="A_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="AMEMCLK" output="A_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.BI SLICEM_MODES.AI" name="ADI1MUX" output="A_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.BI
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WA1" output="A_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WA2" output="A_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WA3" output="A_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WA4" output="A_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WA5" output="A_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WA6" output="A_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WA7" output="A_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE1" output="A_DRAM128.WE"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="B_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="B_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="B_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="B_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="B_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="B_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="BMEMCLK" output="B_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.BI" name="BDI1MUX" output="B_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WB1" output="B_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WB2" output="B_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WB3" output="B_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WB4" output="B_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WB5" output="B_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WB6" output="B_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WB7" output="B_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE2" output="B_DRAM128.WE"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="C_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="C_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="C_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="C_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="C_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="C_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="CMEMCLK" output="C_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.CI" name="CDI1MUX" output="C_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WC1" output="C_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WC2" output="C_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WC3" output="C_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WC4" output="C_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WC5" output="C_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WC6" output="C_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WC7" output="C_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE3" output="C_DRAM128.WE"/>
              <direct input="F7AMUX.O" name="DPO" output="DRAM_2_OUTPUT_STUB.DPO">
                <pack_pattern in_port="F7AMUX.O" name="DRAM128_DP" out_port="DRAM_2_OUTPUT_STUB.DPO"/>
              </direct>
              <direct input="F7BMUX.O" name="SPO" output="DRAM_2_OUTPUT_STUB.SPO">
                <pack_pattern in_port="F7BMUX.O" name="DRAM128_DP" out_port="DRAM_2_OUTPUT_STUB.SPO"/>
              </direct>
              <direct input="SLICEM_MODES.D1" name="D1" output="D_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="D_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="D_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="D_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="D_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="D_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="DMEMCLK" output="D_DRAM128.CLK"/>
              <direct input="SLICEM_MODES.DI" name="DI" output="D_DRAM128.DI1"/>
              <direct input="SLICEM_MODES.WA7" name="WD7" output="D_DRAM128.WA7"/>
              <direct input="WE_MUX.WE_OUT" name="WE4" output="D_DRAM128.WE"/>
              <mux input="B_DRAM128.DO6" name="F7AMUX_I0" output="F7AMUX.I0">
                <pack_pattern in_port="B_DRAM128.DO6" name="DRAM128" out_port="F7AMUX.I0"/>
                <pack_pattern in_port="B_DRAM128.DO6" name="DRAM128_DP" out_port="F7AMUX.I0"/>
              </mux>
              <direct input="A_DRAM128.DO6" name="F7AMUX_I1" output="F7AMUX.I1">
                <pack_pattern in_port="A_DRAM128.DO6" name="DRAM128" out_port="F7AMUX.I1"/>
                <pack_pattern in_port="A_DRAM128.DO6" name="DRAM128_DP" out_port="F7AMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="D_DRAM128.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                <pack_pattern in_port="D_DRAM128.O6" name="DRAM128" out_port="F7BMUX.I0"/>
                <pack_pattern in_port="D_DRAM128.O6" name="DRAM128_DP" out_port="F7BMUX.I0"/>
              </direct>
              <direct input="C_DRAM128.DO6" name="F7BMUX_I1" output="F7BMUX.I1">
                <pack_pattern in_port="C_DRAM128.DO6" name="DRAM128" out_port="F7BMUX.I1"/>
                <pack_pattern in_port="C_DRAM128.DO6" name="DRAM128_DP" out_port="F7BMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="A_DRAM128.O6" name="AO6" output="SLICEM_MODES.AO6"/>
              <direct input="B_DRAM128.O6" name="BO6" output="SLICEM_MODES.BO6"/>
              <direct input="C_DRAM128.O6" name="CO6" output="SLICEM_MODES.CO6"/>
              <direct input="D_DRAM128.O6" name="DO6" output="SLICEM_MODES.DO6"/>
              <mux input="F7AMUX.O DRAM_2_OUTPUT_STUB.DPO_OUT" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <mux input="F7BMUX.O DRAM_2_OUTPUT_STUB.SPO_OUT" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="SLICEM_MODES.CE" name="CE_TO_WE_MUX" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="WE_TO_WE_MUX" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <!-- SLICEM_MODES inputs -->
          <!-- SLICEM_MODES Outputs -->
          <!-- A-DX inputs -->
          <!-- [A-F]Q outputs -->
          <!-- A-D output -->
          <!-- AMUX-DMUX output -->
          <!-- Carry -->
          <!-- Clock, Clock Enable and Reset -->
          <!-- WA7 and WA8 -->
          <direct input="SLICEM_MODES.AMC31" name="SLICEM_MODES.AMC31_to_SLICEM.AMC31" output="COMMON_SLICE.AMC31"/>
          <direct input="SLICEM_MODES.AO5" name="AO5" output="COMMON_SLICE.AO5"/>
          <direct input="SLICEM_MODES.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
          <direct input="SLICEM.AX" name="AX" output="COMMON_SLICE.AX"/>
          <direct input="SLICEM_MODES.BO5" name="BO5" output="COMMON_SLICE.BO5"/>
          <direct input="SLICEM_MODES.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
          <direct input="SLICEM.BX" name="BX" output="COMMON_SLICE.BX"/>
          <direct input="SLICEM.CE" name="CE" output="COMMON_SLICE.CE"/>
          <direct input="SLICEM.CIN" name="CIN" output="COMMON_SLICE.CIN"/>
          <direct input="SLICEM.CLK" name="CK" output="COMMON_SLICE.CLK"/>
          <direct input="SLICEM_MODES.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
          <direct input="SLICEM_MODES.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
          <direct input="SLICEM.CX" name="CX" output="COMMON_SLICE.CX"/>
          <direct input="SLICEM_MODES.DO5" name="DO5" output="COMMON_SLICE.DO5"/>
          <direct input="SLICEM_MODES.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
          <direct input="SLICEM.DX" name="DX" output="COMMON_SLICE.DX"/>
          <direct input="SLICEM_MODES.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
          <direct input="SLICEM_MODES.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
          <direct input="SLICEM_MODES.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
          <direct input="SLICEM.SR" name="SR" output="COMMON_SLICE.SR"/>
          <direct input="COMMON_SLICE.AMUX" name="SLICEM_AMUX" output="SLICEM.AMUX"/>
          <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEM.AQ"/>
          <direct input="COMMON_SLICE.A" name="SLICEM_AOUT" output="SLICEM.A"/>
          <direct input="COMMON_SLICE.BMUX" name="SLICEM_BMUX" output="SLICEM.BMUX"/>
          <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEM.BQ"/>
          <direct input="COMMON_SLICE.B" name="SLICEM_BOUT" output="SLICEM.B"/>
          <direct input="COMMON_SLICE.CMUX" name="SLICEM_CMUX" output="SLICEM.CMUX"/>
          <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEM.COUT"/>
          <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEM.CQ"/>
          <direct input="COMMON_SLICE.C" name="SLICEM_COUT" output="SLICEM.C"/>
          <direct input="COMMON_SLICE.DMUX" name="SLICEM_DMUX" output="SLICEM.DMUX"/>
          <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEM.DQ"/>
          <direct input="COMMON_SLICE.D" name="SLICEM_DOUT" output="SLICEM.D"/>
          <direct input="SLICEM.A1" name="A1" output="SLICEM_MODES.A1"/>
          <direct input="SLICEM.A2" name="A2" output="SLICEM_MODES.A2"/>
          <direct input="SLICEM.A3" name="A3" output="SLICEM_MODES.A3"/>
          <direct input="SLICEM.A4" name="A4" output="SLICEM_MODES.A4"/>
          <direct input="SLICEM.A5" name="A5" output="SLICEM_MODES.A5"/>
          <direct input="SLICEM.A6" name="A6" output="SLICEM_MODES.A6"/>
          <direct input="SLICEM.AI" name="AI" output="SLICEM_MODES.AI"/>
          <direct input="SLICEM.AX" name="AX2" output="SLICEM_MODES.AX"/>
          <direct input="SLICEM.B1" name="B1" output="SLICEM_MODES.B1"/>
          <direct input="SLICEM.B2" name="B2" output="SLICEM_MODES.B2"/>
          <direct input="SLICEM.B3" name="B3" output="SLICEM_MODES.B3"/>
          <direct input="SLICEM.B4" name="B4" output="SLICEM_MODES.B4"/>
          <direct input="SLICEM.B5" name="B5" output="SLICEM_MODES.B5"/>
          <direct input="SLICEM.B6" name="B6" output="SLICEM_MODES.B6"/>
          <direct input="SLICEM.BI" name="BI" output="SLICEM_MODES.BI"/>
          <direct input="SLICEM.BX" name="BX2" output="SLICEM_MODES.BX"/>
          <direct input="SLICEM.C1" name="C1" output="SLICEM_MODES.C1"/>
          <direct input="SLICEM.C2" name="C2" output="SLICEM_MODES.C2"/>
          <direct input="SLICEM.C3" name="C3" output="SLICEM_MODES.C3"/>
          <direct input="SLICEM.C4" name="C4" output="SLICEM_MODES.C4"/>
          <direct input="SLICEM.C5" name="C5" output="SLICEM_MODES.C5"/>
          <direct input="SLICEM.C6" name="C6" output="SLICEM_MODES.C6"/>
          <direct input="SLICEM.CE" name="CE2" output="SLICEM_MODES.CE"/>
          <direct input="SLICEM.CI" name="CI" output="SLICEM_MODES.CI"/>
          <direct input="SLICEM.CLK" name="CK2" output="SLICEM_MODES.CLK"/>
          <direct input="SLICEM.CX" name="CX2" output="SLICEM_MODES.CX"/>
          <direct input="SLICEM.D1" name="D1" output="SLICEM_MODES.D1"/>
          <direct input="SLICEM.D2" name="D2" output="SLICEM_MODES.D2"/>
          <direct input="SLICEM.D3" name="D3" output="SLICEM_MODES.D3"/>
          <direct input="SLICEM.D4" name="D4" output="SLICEM_MODES.D4"/>
          <direct input="SLICEM.D5" name="D5" output="SLICEM_MODES.D5"/>
          <direct input="SLICEM.D6" name="D6" output="SLICEM_MODES.D6"/>
          <direct input="SLICEM.DI" name="DI" output="SLICEM_MODES.DI"/>
          <direct input="SLICEM.DX" name="DX2" output="SLICEM_MODES.DX"/>
          <direct input="SLICEM.CX" name="WA7" output="SLICEM_MODES.WA7">
            <metadata>
              <meta name="fasm_mux">
          SLICEM.CX = WA7USED
        </meta>
            </metadata>
          </direct>
          <direct input="SLICEM.BX" name="WA8" output="SLICEM_MODES.WA8">
            <metadata>
              <meta name="fasm_mux">
          SLICEM.BX = WA8USED
        </meta>
            </metadata>
          </direct>
          <direct input="SLICEM.WE" name="WE2" output="SLICEM_MODES.WE"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">tile</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="SLICEM.AMUX" name="SLICEM.AMUX_to_BLK-TL-SLICEM.AMUX" output="BLK-TL-SLICEM.AMUX"/>
        <direct input="SLICEM.AQ" name="SLICEM.AQ_to_BLK-TL-SLICEM.AQ" output="BLK-TL-SLICEM.AQ"/>
        <direct input="SLICEM.A" name="SLICEM.A_to_BLK-TL-SLICEM.A" output="BLK-TL-SLICEM.A"/>
        <direct input="SLICEM.BMUX" name="SLICEM.BMUX_to_BLK-TL-SLICEM.BMUX" output="BLK-TL-SLICEM.BMUX"/>
        <direct input="SLICEM.BQ" name="SLICEM.BQ_to_BLK-TL-SLICEM.BQ" output="BLK-TL-SLICEM.BQ"/>
        <direct input="SLICEM.B" name="SLICEM.B_to_BLK-TL-SLICEM.B" output="BLK-TL-SLICEM.B"/>
        <direct input="SLICEM.CMUX" name="SLICEM.CMUX_to_BLK-TL-SLICEM.CMUX" output="BLK-TL-SLICEM.CMUX"/>
        <direct input="SLICEM.COUT" name="SLICEM.COUT_to_BLK-TL-SLICEM.COUT" output="BLK-TL-SLICEM.COUT"/>
        <direct input="SLICEM.CQ" name="SLICEM.CQ_to_BLK-TL-SLICEM.CQ" output="BLK-TL-SLICEM.CQ"/>
        <direct input="SLICEM.C" name="SLICEM.C_to_BLK-TL-SLICEM.C" output="BLK-TL-SLICEM.C"/>
        <direct input="SLICEM.DMUX" name="SLICEM.DMUX_to_BLK-TL-SLICEM.DMUX" output="BLK-TL-SLICEM.DMUX"/>
        <direct input="SLICEM.DQ" name="SLICEM.DQ_to_BLK-TL-SLICEM.DQ" output="BLK-TL-SLICEM.DQ"/>
        <direct input="SLICEM.D" name="SLICEM.D_to_BLK-TL-SLICEM.D" output="BLK-TL-SLICEM.D"/>
        <direct input="BLK-TL-SLICEM.A1" name="BLK-TL-SLICEM.A1_to_SLICEM.A1" output="SLICEM.A1"/>
        <direct input="BLK-TL-SLICEM.A2" name="BLK-TL-SLICEM.A2_to_SLICEM.A2" output="SLICEM.A2"/>
        <direct input="BLK-TL-SLICEM.A3" name="BLK-TL-SLICEM.A3_to_SLICEM.A3" output="SLICEM.A3"/>
        <direct input="BLK-TL-SLICEM.A4" name="BLK-TL-SLICEM.A4_to_SLICEM.A4" output="SLICEM.A4"/>
        <direct input="BLK-TL-SLICEM.A5" name="BLK-TL-SLICEM.A5_to_SLICEM.A5" output="SLICEM.A5"/>
        <direct input="BLK-TL-SLICEM.A6" name="BLK-TL-SLICEM.A6_to_SLICEM.A6" output="SLICEM.A6"/>
        <direct input="BLK-TL-SLICEM.AI" name="BLK-TL-SLICEM.AI_to_SLICEM.AI" output="SLICEM.AI"/>
        <direct input="BLK-TL-SLICEM.AX" name="BLK-TL-SLICEM.AX_to_SLICEM.AX" output="SLICEM.AX"/>
        <direct input="BLK-TL-SLICEM.B1" name="BLK-TL-SLICEM.B1_to_SLICEM.B1" output="SLICEM.B1"/>
        <direct input="BLK-TL-SLICEM.B2" name="BLK-TL-SLICEM.B2_to_SLICEM.B2" output="SLICEM.B2"/>
        <direct input="BLK-TL-SLICEM.B3" name="BLK-TL-SLICEM.B3_to_SLICEM.B3" output="SLICEM.B3"/>
        <direct input="BLK-TL-SLICEM.B4" name="BLK-TL-SLICEM.B4_to_SLICEM.B4" output="SLICEM.B4"/>
        <direct input="BLK-TL-SLICEM.B5" name="BLK-TL-SLICEM.B5_to_SLICEM.B5" output="SLICEM.B5"/>
        <direct input="BLK-TL-SLICEM.B6" name="BLK-TL-SLICEM.B6_to_SLICEM.B6" output="SLICEM.B6"/>
        <direct input="BLK-TL-SLICEM.BI" name="BLK-TL-SLICEM.BI_to_SLICEM.BI" output="SLICEM.BI"/>
        <direct input="BLK-TL-SLICEM.BX" name="BLK-TL-SLICEM.BX_to_SLICEM.BX" output="SLICEM.BX"/>
        <direct input="BLK-TL-SLICEM.C1" name="BLK-TL-SLICEM.C1_to_SLICEM.C1" output="SLICEM.C1"/>
        <direct input="BLK-TL-SLICEM.C2" name="BLK-TL-SLICEM.C2_to_SLICEM.C2" output="SLICEM.C2"/>
        <direct input="BLK-TL-SLICEM.C3" name="BLK-TL-SLICEM.C3_to_SLICEM.C3" output="SLICEM.C3"/>
        <direct input="BLK-TL-SLICEM.C4" name="BLK-TL-SLICEM.C4_to_SLICEM.C4" output="SLICEM.C4"/>
        <direct input="BLK-TL-SLICEM.C5" name="BLK-TL-SLICEM.C5_to_SLICEM.C5" output="SLICEM.C5"/>
        <direct input="BLK-TL-SLICEM.C6" name="BLK-TL-SLICEM.C6_to_SLICEM.C6" output="SLICEM.C6"/>
        <direct input="BLK-TL-SLICEM.CE" name="BLK-TL-SLICEM.CE_to_SLICEM.CE" output="SLICEM.CE"/>
        <direct input="BLK-TL-SLICEM.CIN" name="BLK-TL-SLICEM.CIN_to_SLICEM.CIN" output="SLICEM.CIN"/>
        <direct input="BLK-TL-SLICEM.CI" name="BLK-TL-SLICEM.CI_to_SLICEM.CI" output="SLICEM.CI"/>
        <direct input="BLK-TL-SLICEM.CLK" name="BLK-TL-SLICEM.CLK_to_SLICEM.CLK" output="SLICEM.CLK"/>
        <direct input="BLK-TL-SLICEM.CX" name="BLK-TL-SLICEM.CX_to_SLICEM.CX" output="SLICEM.CX"/>
        <direct input="BLK-TL-SLICEM.D1" name="BLK-TL-SLICEM.D1_to_SLICEM.D1" output="SLICEM.D1"/>
        <direct input="BLK-TL-SLICEM.D2" name="BLK-TL-SLICEM.D2_to_SLICEM.D2" output="SLICEM.D2"/>
        <direct input="BLK-TL-SLICEM.D3" name="BLK-TL-SLICEM.D3_to_SLICEM.D3" output="SLICEM.D3"/>
        <direct input="BLK-TL-SLICEM.D4" name="BLK-TL-SLICEM.D4_to_SLICEM.D4" output="SLICEM.D4"/>
        <direct input="BLK-TL-SLICEM.D5" name="BLK-TL-SLICEM.D5_to_SLICEM.D5" output="SLICEM.D5"/>
        <direct input="BLK-TL-SLICEM.D6" name="BLK-TL-SLICEM.D6_to_SLICEM.D6" output="SLICEM.D6"/>
        <direct input="BLK-TL-SLICEM.DI" name="BLK-TL-SLICEM.DI_to_SLICEM.DI" output="SLICEM.DI"/>
        <direct input="BLK-TL-SLICEM.DX" name="BLK-TL-SLICEM.DX_to_SLICEM.DX" output="SLICEM.DX"/>
        <direct input="BLK-TL-SLICEM.SR" name="BLK-TL-SLICEM.SR_to_SLICEM.SR" output="SLICEM.SR"/>
        <direct input="BLK-TL-SLICEM.WE" name="BLK-TL-SLICEM.WE_to_SLICEM.WE" output="SLICEM.WE"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-BRAM_L">
      <clock name="BRAM_FIFO18_CLKARDCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_CLKBWRCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_REGCLKARDRCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_REGCLKB" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKARDCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKARDCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKBWRCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKBWRCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKARDRCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKARDRCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKBL" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKBU" num_pins="1"/>
      <clock name="BRAM_RAMB18_CLKARDCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_CLKBWRCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_REGCLKARDRCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_REGCLKB" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR10" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR11" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR12" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR13" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR2" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR3" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR4" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR5" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR6" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR7" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR8" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR9" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRATIEHIGH0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRATIEHIGH1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBTIEHIGH0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBTIEHIGH1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR10" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR11" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR12" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR13" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR2" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR3" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR4" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR5" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR6" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR7" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR8" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI10" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI11" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI12" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI13" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI14" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI15" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI2" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI3" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI4" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI5" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI6" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI7" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI8" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI10" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI11" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI12" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI13" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI14" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI15" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI2" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI3" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI4" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI5" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI6" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI7" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI8" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPADIP0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPADIP1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPBDIP0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPBDIP1" num_pins="1"/>
      <input name="BRAM_FIFO18_ENARDEN" num_pins="1"/>
      <input name="BRAM_FIFO18_ENBWREN" num_pins="1"/>
      <input name="BRAM_FIFO18_REGCEAREGCE" num_pins="1"/>
      <input name="BRAM_FIFO18_REGCEB" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTRAMARSTRAM" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTRAMB" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTREGARSTREG" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTREGB" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA0" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA1" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA2" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA3" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE0" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE1" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE2" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE3" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE4" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE5" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE6" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL15" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL15" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU9" num_pins="1"/>
      <input name="BRAM_FIFO36_CASCADEINA" num_pins="1"/>
      <input name="BRAM_FIFO36_CASCADEINB" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ENARDENL" num_pins="1"/>
      <input name="BRAM_FIFO36_ENARDENU" num_pins="1"/>
      <input name="BRAM_FIFO36_ENBWRENL" num_pins="1"/>
      <input name="BRAM_FIFO36_ENBWRENU" num_pins="1"/>
      <input name="BRAM_FIFO36_INJECTDBITERR" num_pins="1"/>
      <input name="BRAM_FIFO36_INJECTSBITERR" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEAREGCEL" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEAREGCEU" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEBL" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEBU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMARSTRAMLRST" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMARSTRAMU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMBL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMBU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGARSTREGL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGARSTREGU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGBL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGBU" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTBRAMRST" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT9" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTFLAGIN" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDCNTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS9" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWRCNTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS9" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL4" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL5" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL6" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL7" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU4" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU5" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU6" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR10" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR11" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR12" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR13" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR2" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR3" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR4" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR5" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR6" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR8" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR9" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRATIEHIGH0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRATIEHIGH1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBTIEHIGH0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBTIEHIGH1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR10" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR11" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR12" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR13" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR2" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR3" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR4" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR5" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR6" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR8" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI10" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI11" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI12" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI13" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI14" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI15" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI2" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI3" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI4" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI5" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI6" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI7" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI8" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI10" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI11" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI12" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI13" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI14" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI15" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI2" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI3" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI4" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI5" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI6" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI7" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI8" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPADIP0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPADIP1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPBDIP0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPBDIP1" num_pins="1"/>
      <input name="BRAM_RAMB18_ENARDEN" num_pins="1"/>
      <input name="BRAM_RAMB18_ENBWREN" num_pins="1"/>
      <input name="BRAM_RAMB18_REGCEAREGCE" num_pins="1"/>
      <input name="BRAM_RAMB18_REGCEB" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTRAMARSTRAM" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTRAMB" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTREGARSTREG" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTREGB" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA0" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA1" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA2" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA3" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE0" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE1" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE2" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE3" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE4" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE5" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE6" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE7" num_pins="1"/>
      <output name="BRAM_FIFO18_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_FIFO18_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO10" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO11" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO12" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO13" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO14" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO15" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO2" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO3" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO4" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO5" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO6" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO7" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO8" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO9" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO10" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO11" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO12" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO13" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO14" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO15" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO2" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO3" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO4" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO5" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO6" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO7" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO8" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO9" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPADOP0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPADOP1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPBDOP0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPBDOP1" num_pins="1"/>
      <output name="BRAM_FIFO18_EMPTY" num_pins="1"/>
      <output name="BRAM_FIFO18_FULL" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO18_RDERR" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO18_WRERR" num_pins="1"/>
      <output name="BRAM_FIFO36_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_FIFO36_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_FIFO36_CASCADEOUTA" num_pins="1"/>
      <output name="BRAM_FIFO36_CASCADEOUTB" num_pins="1"/>
      <output name="BRAM_FIFO36_DBITERR" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPU1" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY0" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY1" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY2" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY3" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY4" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY5" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY6" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY7" num_pins="1"/>
      <output name="BRAM_FIFO36_EMPTY" num_pins="1"/>
      <output name="BRAM_FIFO36_FULL" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT12" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO36_RDERR" num_pins="1"/>
      <output name="BRAM_FIFO36_SBITERR" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT0" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT1" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT2" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT3" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT4" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT12" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO36_WRERR" num_pins="1"/>
      <output name="BRAM_RAMB18_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_RAMB18_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO10" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO11" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO12" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO13" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO14" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO15" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO2" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO3" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO4" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO5" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO6" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO7" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO8" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO9" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO10" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO11" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO12" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO13" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO14" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO15" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO2" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO3" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO4" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO5" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO6" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO7" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO8" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO9" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPADOP0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPADOP1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPBDOP0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPBDOP1" num_pins="1"/>
      <output name="BRAM_RAMB18_EMPTY" num_pins="1"/>
      <output name="BRAM_RAMB18_FULL" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_RAMB18_RDERR" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_RAMB18_WRERR" num_pins="1"/>
      <pb_type name="BRAM_X0" num_pb="1">
        <clock name="RAMB36_X0Y0_CLKARDCLKL" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKARDCLKU" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKBWRCLKL" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKBWRCLKU" num_pins="1"/>
        <input name="RAMB18_X0Y0_ADDRARDADDR" num_pins="14"/>
        <input name="RAMB18_X0Y0_ADDRATIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y0_ADDRBTIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y0_ADDRBWRADDR" num_pins="14"/>
        <input name="RAMB18_X0Y0_DIADI" num_pins="16"/>
        <input name="RAMB18_X0Y0_DIBDI" num_pins="16"/>
        <input name="RAMB18_X0Y0_DIPADIP" num_pins="2"/>
        <input name="RAMB18_X0Y0_DIPBDIP" num_pins="2"/>
        <input name="RAMB18_X0Y0_RDCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_RDEN" num_pins="1"/>
        <input name="RAMB18_X0Y0_RDRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCE" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCEB" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCLKB" num_pins="1"/>
        <input name="RAMB18_X0Y0_RST" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTRAMB" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTREG" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTREGB" num_pins="1"/>
        <input name="RAMB18_X0Y0_WEA" num_pins="4"/>
        <input name="RAMB18_X0Y0_WEBWE" num_pins="8"/>
        <input name="RAMB18_X0Y0_WRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_WREN" num_pins="1"/>
        <input name="RAMB18_X0Y1_ADDRARDADDR" num_pins="14"/>
        <input name="RAMB18_X0Y1_ADDRATIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y1_ADDRBTIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y1_ADDRBWRADDR" num_pins="14"/>
        <input name="RAMB18_X0Y1_CLKARDCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_CLKBWRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_DIADI" num_pins="16"/>
        <input name="RAMB18_X0Y1_DIBDI" num_pins="16"/>
        <input name="RAMB18_X0Y1_DIPADIP" num_pins="2"/>
        <input name="RAMB18_X0Y1_DIPBDIP" num_pins="2"/>
        <input name="RAMB18_X0Y1_ENARDEN" num_pins="1"/>
        <input name="RAMB18_X0Y1_ENBWREN" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCEAREGCE" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCEB" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCLKARDRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCLKB" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTRAMARSTRAM" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTRAMB" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTREGARSTREG" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTREGB" num_pins="1"/>
        <input name="RAMB18_X0Y1_WEA" num_pins="4"/>
        <input name="RAMB18_X0Y1_WEBWE" num_pins="8"/>
        <input name="RAMB36_X0Y0_ADDRARDADDRL" num_pins="16"/>
        <input name="RAMB36_X0Y0_ADDRARDADDRU" num_pins="15"/>
        <input name="RAMB36_X0Y0_ADDRBWRADDRL" num_pins="16"/>
        <input name="RAMB36_X0Y0_ADDRBWRADDRU" num_pins="15"/>
        <input name="RAMB36_X0Y0_CASCADEINA" num_pins="1"/>
        <input name="RAMB36_X0Y0_CASCADEINB" num_pins="1"/>
        <input name="RAMB36_X0Y0_DIADI" num_pins="32"/>
        <input name="RAMB36_X0Y0_DIBDI" num_pins="32"/>
        <input name="RAMB36_X0Y0_DIPADIP" num_pins="4"/>
        <input name="RAMB36_X0Y0_DIPBDIP" num_pins="4"/>
        <input name="RAMB36_X0Y0_ENARDENL" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENARDENU" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENBWRENL" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENBWRENU" num_pins="1"/>
        <input name="RAMB36_X0Y0_INJECTDBITERR" num_pins="1"/>
        <input name="RAMB36_X0Y0_INJECTSBITERR" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEAREGCEL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEAREGCEU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKARDRCLKL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKARDRCLKU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMARSTRAMU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGARSTREGL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGARSTREGU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTBRAMRST" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTCNT" num_pins="13"/>
        <input name="RAMB36_X0Y0_TSTFLAGIN" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTIN" num_pins="5"/>
        <input name="RAMB36_X0Y0_TSTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTRDCNTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTRDOS" num_pins="13"/>
        <input name="RAMB36_X0Y0_TSTWRCNTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTWROS" num_pins="13"/>
        <input name="RAMB36_X0Y0_WEAL" num_pins="4"/>
        <input name="RAMB36_X0Y0_WEAU" num_pins="4"/>
        <input name="RAMB36_X0Y0_WEBWEL" num_pins="8"/>
        <input name="RAMB36_X0Y0_WEBWEU" num_pins="8"/>
        <output name="RAMB18_X0Y0_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y0_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB18_X0Y0_DO" num_pins="32"/>
        <output name="RAMB18_X0Y0_DOP" num_pins="4"/>
        <output name="RAMB18_X0Y0_EMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y0_FULL" num_pins="1"/>
        <output name="RAMB18_X0Y0_RDCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y0_RDERR" num_pins="1"/>
        <output name="RAMB18_X0Y0_WRCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y0_WRERR" num_pins="1"/>
        <output name="RAMB18_X0Y1_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y1_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB18_X0Y1_DOADO" num_pins="16"/>
        <output name="RAMB18_X0Y1_DOBDO" num_pins="16"/>
        <output name="RAMB18_X0Y1_DOPADOP" num_pins="2"/>
        <output name="RAMB18_X0Y1_DOPBDOP" num_pins="2"/>
        <output name="RAMB18_X0Y1_EMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y1_FULL" num_pins="1"/>
        <output name="RAMB18_X0Y1_RDCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y1_RDERR" num_pins="1"/>
        <output name="RAMB18_X0Y1_WRCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y1_WRERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB36_X0Y0_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB36_X0Y0_CASCADEOUTA" num_pins="1"/>
        <output name="RAMB36_X0Y0_CASCADEOUTB" num_pins="1"/>
        <output name="RAMB36_X0Y0_DBITERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_DOADO" num_pins="32"/>
        <output name="RAMB36_X0Y0_DOBDO" num_pins="32"/>
        <output name="RAMB36_X0Y0_DOPADOP" num_pins="4"/>
        <output name="RAMB36_X0Y0_DOPBDOP" num_pins="4"/>
        <output name="RAMB36_X0Y0_ECCPARITY" num_pins="8"/>
        <output name="RAMB36_X0Y0_EMPTY" num_pins="1"/>
        <output name="RAMB36_X0Y0_FULL" num_pins="1"/>
        <output name="RAMB36_X0Y0_RDCOUNT" num_pins="13"/>
        <output name="RAMB36_X0Y0_RDERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_SBITERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_TSTOUT" num_pins="5"/>
        <output name="RAMB36_X0Y0_WRCOUNT" num_pins="13"/>
        <output name="RAMB36_X0Y0_WRERR" num_pins="1"/>
        <pb_type name="BRAM" num_pb="1">
          <clock name="RAMB36_Y0_CLKARDCLKL" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKARDCLKU" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKBWRCLKL" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKBWRCLKU" num_pins="1"/>
          <input name="RAMB18_Y0_ADDRARDADDR" num_pins="14"/>
          <input name="RAMB18_Y0_ADDRATIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y0_ADDRBTIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y0_ADDRBWRADDR" num_pins="14"/>
          <input name="RAMB18_Y0_DIADI" num_pins="16"/>
          <input name="RAMB18_Y0_DIBDI" num_pins="16"/>
          <input name="RAMB18_Y0_DIPADIP" num_pins="2"/>
          <input name="RAMB18_Y0_DIPBDIP" num_pins="2"/>
          <input name="RAMB18_Y0_RDCLK" num_pins="1"/>
          <input name="RAMB18_Y0_RDEN" num_pins="1"/>
          <input name="RAMB18_Y0_RDRCLK" num_pins="1"/>
          <input name="RAMB18_Y0_REGCE" num_pins="1"/>
          <input name="RAMB18_Y0_REGCEB" num_pins="1"/>
          <input name="RAMB18_Y0_REGCLKB" num_pins="1"/>
          <input name="RAMB18_Y0_RST" num_pins="1"/>
          <input name="RAMB18_Y0_RSTRAMB" num_pins="1"/>
          <input name="RAMB18_Y0_RSTREG" num_pins="1"/>
          <input name="RAMB18_Y0_RSTREGB" num_pins="1"/>
          <input name="RAMB18_Y0_WEA" num_pins="4"/>
          <input name="RAMB18_Y0_WEBWE" num_pins="8"/>
          <input name="RAMB18_Y0_WRCLK" num_pins="1"/>
          <input name="RAMB18_Y0_WREN" num_pins="1"/>
          <input name="RAMB18_Y1_ADDRARDADDR" num_pins="14"/>
          <input name="RAMB18_Y1_ADDRATIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y1_ADDRBTIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y1_ADDRBWRADDR" num_pins="14"/>
          <input name="RAMB18_Y1_CLKARDCLK" num_pins="1"/>
          <input name="RAMB18_Y1_CLKBWRCLK" num_pins="1"/>
          <input name="RAMB18_Y1_DIADI" num_pins="16"/>
          <input name="RAMB18_Y1_DIBDI" num_pins="16"/>
          <input name="RAMB18_Y1_DIPADIP" num_pins="2"/>
          <input name="RAMB18_Y1_DIPBDIP" num_pins="2"/>
          <input name="RAMB18_Y1_ENARDEN" num_pins="1"/>
          <input name="RAMB18_Y1_ENBWREN" num_pins="1"/>
          <input name="RAMB18_Y1_REGCEAREGCE" num_pins="1"/>
          <input name="RAMB18_Y1_REGCEB" num_pins="1"/>
          <input name="RAMB18_Y1_REGCLKARDRCLK" num_pins="1"/>
          <input name="RAMB18_Y1_REGCLKB" num_pins="1"/>
          <input name="RAMB18_Y1_RSTRAMARSTRAM" num_pins="1"/>
          <input name="RAMB18_Y1_RSTRAMB" num_pins="1"/>
          <input name="RAMB18_Y1_RSTREGARSTREG" num_pins="1"/>
          <input name="RAMB18_Y1_RSTREGB" num_pins="1"/>
          <input name="RAMB18_Y1_WEA" num_pins="4"/>
          <input name="RAMB18_Y1_WEBWE" num_pins="8"/>
          <input name="RAMB36_Y0_ADDRARDADDRL" num_pins="16"/>
          <input name="RAMB36_Y0_ADDRARDADDRU" num_pins="15"/>
          <input name="RAMB36_Y0_ADDRBWRADDRL" num_pins="16"/>
          <input name="RAMB36_Y0_ADDRBWRADDRU" num_pins="15"/>
          <input name="RAMB36_Y0_CASCADEINA" num_pins="1"/>
          <input name="RAMB36_Y0_CASCADEINB" num_pins="1"/>
          <input name="RAMB36_Y0_DIADI" num_pins="32"/>
          <input name="RAMB36_Y0_DIBDI" num_pins="32"/>
          <input name="RAMB36_Y0_DIPADIP" num_pins="4"/>
          <input name="RAMB36_Y0_DIPBDIP" num_pins="4"/>
          <input name="RAMB36_Y0_ENARDENL" num_pins="1"/>
          <input name="RAMB36_Y0_ENARDENU" num_pins="1"/>
          <input name="RAMB36_Y0_ENBWRENL" num_pins="1"/>
          <input name="RAMB36_Y0_ENBWRENU" num_pins="1"/>
          <input name="RAMB36_Y0_INJECTDBITERR" num_pins="1"/>
          <input name="RAMB36_Y0_INJECTSBITERR" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEAREGCEL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEAREGCEU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEBL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEBU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKARDRCLKL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKARDRCLKU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKBL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKBU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMARSTRAMLRST" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMARSTRAMU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMBL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMBU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGARSTREGL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGARSTREGU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGBL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGBU" num_pins="1"/>
          <input name="RAMB36_Y0_TSTBRAMRST" num_pins="1"/>
          <input name="RAMB36_Y0_TSTCNT" num_pins="13"/>
          <input name="RAMB36_Y0_TSTFLAGIN" num_pins="1"/>
          <input name="RAMB36_Y0_TSTIN" num_pins="5"/>
          <input name="RAMB36_Y0_TSTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTRDCNTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTRDOS" num_pins="13"/>
          <input name="RAMB36_Y0_TSTWRCNTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTWROS" num_pins="13"/>
          <input name="RAMB36_Y0_WEAL" num_pins="4"/>
          <input name="RAMB36_Y0_WEAU" num_pins="4"/>
          <input name="RAMB36_Y0_WEBWEL" num_pins="8"/>
          <input name="RAMB36_Y0_WEBWEU" num_pins="8"/>
          <output name="RAMB18_Y0_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB18_Y0_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB18_Y0_DO" num_pins="32"/>
          <output name="RAMB18_Y0_DOP" num_pins="4"/>
          <output name="RAMB18_Y0_EMPTY" num_pins="1"/>
          <output name="RAMB18_Y0_FULL" num_pins="1"/>
          <output name="RAMB18_Y0_RDCOUNT" num_pins="12"/>
          <output name="RAMB18_Y0_RDERR" num_pins="1"/>
          <output name="RAMB18_Y0_WRCOUNT" num_pins="12"/>
          <output name="RAMB18_Y0_WRERR" num_pins="1"/>
          <output name="RAMB18_Y1_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB18_Y1_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB18_Y1_DOADO" num_pins="16"/>
          <output name="RAMB18_Y1_DOBDO" num_pins="16"/>
          <output name="RAMB18_Y1_DOPADOP" num_pins="2"/>
          <output name="RAMB18_Y1_DOPBDOP" num_pins="2"/>
          <output name="RAMB18_Y1_EMPTY" num_pins="1"/>
          <output name="RAMB18_Y1_FULL" num_pins="1"/>
          <output name="RAMB18_Y1_RDCOUNT" num_pins="12"/>
          <output name="RAMB18_Y1_RDERR" num_pins="1"/>
          <output name="RAMB18_Y1_WRCOUNT" num_pins="12"/>
          <output name="RAMB18_Y1_WRERR" num_pins="1"/>
          <output name="RAMB36_Y0_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB36_Y0_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB36_Y0_CASCADEOUTA" num_pins="1"/>
          <output name="RAMB36_Y0_CASCADEOUTB" num_pins="1"/>
          <output name="RAMB36_Y0_DBITERR" num_pins="1"/>
          <output name="RAMB36_Y0_DOADO" num_pins="32"/>
          <output name="RAMB36_Y0_DOBDO" num_pins="32"/>
          <output name="RAMB36_Y0_DOPADOP" num_pins="4"/>
          <output name="RAMB36_Y0_DOPBDOP" num_pins="4"/>
          <output name="RAMB36_Y0_ECCPARITY" num_pins="8"/>
          <output name="RAMB36_Y0_EMPTY" num_pins="1"/>
          <output name="RAMB36_Y0_FULL" num_pins="1"/>
          <output name="RAMB36_Y0_RDCOUNT" num_pins="13"/>
          <output name="RAMB36_Y0_RDERR" num_pins="1"/>
          <output name="RAMB36_Y0_SBITERR" num_pins="1"/>
          <output name="RAMB36_Y0_TSTOUT" num_pins="5"/>
          <output name="RAMB36_Y0_WRCOUNT" num_pins="13"/>
          <output name="RAMB36_Y0_WRERR" num_pins="1"/>
          <mode name="BRAM36">
            <!-- vim: set ai sw=1 ts=1 sta et: -->
            <!--
Block RAM in 7 series is 36kbbit split into two 18kbit sections.
The Block RAM is "true dual port".
There are both Latches (first) and Registers (second) on the output (why!?)

The RAM has extra bits that can be used for parity (DIP / DOP).

  -->
            <pb_type name="RAMBFIFO36E1" num_pb="1">
              <clock name="CLKARDCLKL" num_pins="1"/>
              <clock name="CLKARDCLKU" num_pins="1"/>
              <clock name="CLKBWRCLKL" num_pins="1"/>
              <clock name="CLKBWRCLKU" num_pins="1"/>
              <input name="ADDRARDADDRL" num_pins="16"/>
              <input name="ADDRARDADDRU" num_pins="15"/>
              <input name="ADDRBWRADDRL" num_pins="16"/>
              <input name="ADDRBWRADDRU" num_pins="15"/>
              <input name="CASCADEINA" num_pins="1"/>
              <input name="CASCADEINB" num_pins="1"/>
              <input name="DIADI" num_pins="32"/>
              <input name="DIBDI" num_pins="32"/>
              <input name="DIPADIP" num_pins="4"/>
              <input name="DIPBDIP" num_pins="4"/>
              <input name="ENARDENL" num_pins="1"/>
              <input name="ENARDENU" num_pins="1"/>
              <input name="ENBWRENL" num_pins="1"/>
              <input name="ENBWRENU" num_pins="1"/>
              <input name="INJECTDBITERR" num_pins="1"/>
              <input name="INJECTSBITERR" num_pins="1"/>
              <input name="REGCEAREGCEL" num_pins="1"/>
              <input name="REGCEAREGCEU" num_pins="1"/>
              <input name="REGCEBL" num_pins="1"/>
              <input name="REGCEBU" num_pins="1"/>
              <input name="REGCLKARDRCLKL" num_pins="1"/>
              <input name="REGCLKARDRCLKU" num_pins="1"/>
              <input name="REGCLKBL" num_pins="1"/>
              <input name="REGCLKBU" num_pins="1"/>
              <input name="RSTRAMARSTRAMLRST" num_pins="1"/>
              <input name="RSTRAMARSTRAMU" num_pins="1"/>
              <input name="RSTRAMBL" num_pins="1"/>
              <input name="RSTRAMBU" num_pins="1"/>
              <input name="RSTREGARSTREGL" num_pins="1"/>
              <input name="RSTREGARSTREGU" num_pins="1"/>
              <input name="RSTREGBL" num_pins="1"/>
              <input name="RSTREGBU" num_pins="1"/>
              <input name="TSTBRAMRST" num_pins="1"/>
              <input name="TSTCNT" num_pins="13"/>
              <input name="TSTFLAGIN" num_pins="1"/>
              <input name="TSTIN" num_pins="5"/>
              <input name="TSTOFF" num_pins="1"/>
              <input name="TSTRDCNTOFF" num_pins="1"/>
              <input name="TSTRDOS" num_pins="13"/>
              <input name="TSTWRCNTOFF" num_pins="1"/>
              <input name="TSTWROS" num_pins="13"/>
              <input name="WEAL" num_pins="4"/>
              <input name="WEAU" num_pins="4"/>
              <input name="WEBWEL" num_pins="8"/>
              <input name="WEBWEU" num_pins="8"/>
              <output name="ALMOSTEMPTY" num_pins="1"/>
              <output name="ALMOSTFULL" num_pins="1"/>
              <output name="CASCADEOUTA" num_pins="1"/>
              <output name="CASCADEOUTB" num_pins="1"/>
              <output name="DBITERR" num_pins="1"/>
              <output name="DOADO" num_pins="32"/>
              <output name="DOBDO" num_pins="32"/>
              <output name="DOPADOP" num_pins="4"/>
              <output name="DOPBDOP" num_pins="4"/>
              <output name="ECCPARITY" num_pins="8"/>
              <output name="EMPTY" num_pins="1"/>
              <output name="FULL" num_pins="1"/>
              <output name="RDCOUNT" num_pins="13"/>
              <output name="RDERR" num_pins="1"/>
              <output name="SBITERR" num_pins="1"/>
              <output name="TSTOUT" num_pins="5"/>
              <output name="WRCOUNT" num_pins="13"/>
              <output name="WRERR" num_pins="1"/>
              <mode name="BRAM">
                <pb_type blif_model=".subckt RAMB36E1_PRIM" name="RAMB36E1" num_pb="1">
                  <clock name="CLKARDCLKL" num_pins="1"/>
                  <clock name="CLKARDCLKU" num_pins="1"/>
                  <clock name="CLKBWRCLKL" num_pins="1"/>
                  <clock name="CLKBWRCLKU" num_pins="1"/>
                  <input name="ADDRARDADDRL" num_pins="16"/>
                  <input name="ADDRARDADDRU" num_pins="15"/>
                  <input name="ADDRBWRADDRL" num_pins="16"/>
                  <input name="ADDRBWRADDRU" num_pins="15"/>
                  <input name="CASCADEINA" num_pins="1"/>
                  <input name="CASCADEINB" num_pins="1"/>
                  <input name="DIADI" num_pins="32"/>
                  <input name="DIBDI" num_pins="32"/>
                  <input name="DIPADIP" num_pins="4"/>
                  <input name="DIPBDIP" num_pins="4"/>
                  <input name="ENARDENL" num_pins="1"/>
                  <input name="ENARDENU" num_pins="1"/>
                  <input name="ENBWRENL" num_pins="1"/>
                  <input name="ENBWRENU" num_pins="1"/>
                  <input name="REGCEAREGCEL" num_pins="1"/>
                  <input name="REGCEAREGCEU" num_pins="1"/>
                  <input name="REGCEBL" num_pins="1"/>
                  <input name="REGCEBU" num_pins="1"/>
                  <input name="REGCLKARDRCLKL" num_pins="1"/>
                  <input name="REGCLKARDRCLKU" num_pins="1"/>
                  <input name="REGCLKBL" num_pins="1"/>
                  <input name="REGCLKBU" num_pins="1"/>
                  <input name="RSTRAMARSTRAMLRST" num_pins="1"/>
                  <input name="RSTRAMARSTRAMU" num_pins="1"/>
                  <input name="RSTRAMBL" num_pins="1"/>
                  <input name="RSTRAMBU" num_pins="1"/>
                  <input name="RSTREGARSTREGL" num_pins="1"/>
                  <input name="RSTREGARSTREGU" num_pins="1"/>
                  <input name="RSTREGBL" num_pins="1"/>
                  <input name="RSTREGBU" num_pins="1"/>
                  <input name="WEAL" num_pins="4"/>
                  <input name="WEAU" num_pins="4"/>
                  <input name="WEBWEL" num_pins="8"/>
                  <input name="WEBWEU" num_pins="8"/>
                  <output name="CASCADEOUTA" num_pins="1"/>
                  <output name="CASCADEOUTB" num_pins="1"/>
                  <output name="DOADO" num_pins="32"/>
                  <output name="DOBDO" num_pins="32"/>
                  <output name="DOPADOP" num_pins="4"/>
                  <output name="DOPBDOP" num_pins="4"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEU" value="3.6e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEU" value="-3.6e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEL" value="3.6e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEL" value="-3.6e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ENARDENU" value="4.43e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ENARDENU" value="-4.43e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ENARDENL" value="4.43e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ENARDENL" value="-4.43e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMU" value="3.59e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMU" value="-3.59e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMLRST" value="3.59e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMLRST" value="-3.59e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGU" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGU" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGL" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGL" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRU" value="5.66e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRU" value="-5.66e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRL" value="5.150000000000001e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRL" value="-5.150000000000001e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.DIADI" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.DIADI" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.DIPADIP" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.DIPADIP" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.WEAU" value="5.32e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.WEAU" value="-5.32e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.WEAL" value="5.32e-10"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.WEAL" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKARDCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOADO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKARDCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOPADOP" min="2.04e-10"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCLKARDRCLKU" value="10e-12"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCLKARDRCLKL" value="10e-12"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENU" value="4.43e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENU" value="-4.43e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENL" value="4.43e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENL" value="-4.43e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCEBU" value="3.6e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.REGCEBU" value="-3.6e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCEBL" value="3.6e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.REGCEBL" value="-3.6e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBU" value="3.59e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBU" value="-3.59e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBL" value="3.59e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBL" value="-3.59e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBU" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBU" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBL" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBL" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRU" value="5.66e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRU" value="-5.66e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRL" value="5.150000000000001e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRL" value="-5.150000000000001e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.DIBDI" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.DIBDI" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.DIPBDIP" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.DIPBDIP" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.WEBWEU" value="5.32e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.WEBWEU" value="-5.32e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.WEBWEL" value="5.32e-10"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.WEBWEL" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOBDO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLKL" max="8.820000000000001e-10" port="RAMB36E1.DOPBDOP" min="2.04e-10"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCLKBU" value="10e-12"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCLKBL" value="10e-12"/>
                  <metadata>
                    <meta name="fasm_params">
       RAMB18_Y0.IN_USE = IN_USE
       RAMB18_Y1.IN_USE = IN_USE

       RAMB18_Y0.ZINIT_A[17:0] = ZINIT_A[17:0]
       RAMB18_Y0.ZINIT_B[17:0] = ZINIT_B[17:0]
       RAMB18_Y1.ZINIT_A[17:0] = ZINIT_A[35:18]
       RAMB18_Y1.ZINIT_B[17:0] = ZINIT_B[35:18]

       RAMB18_Y0.ZSRVAL_A[17:0] = ZSRVAL_A[17:0]
       RAMB18_Y0.ZSRVAL_B[17:0] = ZSRVAL_B[17:0]
       RAMB18_Y1.ZSRVAL_A[17:0] = ZSRVAL_A[35:18]
       RAMB18_Y1.ZSRVAL_B[17:0] = ZSRVAL_B[35:18]

       RAMB18_Y0.INITP_00[255:0] = INITP_00
       RAMB18_Y0.INITP_01[255:0] = INITP_01
       RAMB18_Y0.INITP_02[255:0] = INITP_02
       RAMB18_Y0.INITP_03[255:0] = INITP_03
       RAMB18_Y0.INITP_04[255:0] = INITP_04
       RAMB18_Y0.INITP_05[255:0] = INITP_05
       RAMB18_Y0.INITP_06[255:0] = INITP_06
       RAMB18_Y0.INITP_07[255:0] = INITP_07
       RAMB18_Y1.INITP_00[255:0] = INITP_08
       RAMB18_Y1.INITP_01[255:0] = INITP_09
       RAMB18_Y1.INITP_02[255:0] = INITP_0A
       RAMB18_Y1.INITP_03[255:0] = INITP_0B
       RAMB18_Y1.INITP_04[255:0] = INITP_0C
       RAMB18_Y1.INITP_05[255:0] = INITP_0D
       RAMB18_Y1.INITP_06[255:0] = INITP_0E
       RAMB18_Y1.INITP_07[255:0] = INITP_0F

       RAMB18_Y0.INIT_00[255:0] = INIT_00
       RAMB18_Y0.INIT_01[255:0] = INIT_01
       RAMB18_Y0.INIT_02[255:0] = INIT_02
       RAMB18_Y0.INIT_03[255:0] = INIT_03
       RAMB18_Y0.INIT_04[255:0] = INIT_04
       RAMB18_Y0.INIT_05[255:0] = INIT_05
       RAMB18_Y0.INIT_06[255:0] = INIT_06
       RAMB18_Y0.INIT_07[255:0] = INIT_07
       RAMB18_Y0.INIT_08[255:0] = INIT_08
       RAMB18_Y0.INIT_09[255:0] = INIT_09
       RAMB18_Y0.INIT_0A[255:0] = INIT_0A
       RAMB18_Y0.INIT_0B[255:0] = INIT_0B
       RAMB18_Y0.INIT_0C[255:0] = INIT_0C
       RAMB18_Y0.INIT_0D[255:0] = INIT_0D
       RAMB18_Y0.INIT_0E[255:0] = INIT_0E
       RAMB18_Y0.INIT_0F[255:0] = INIT_0F

       RAMB18_Y0.INIT_10[255:0] = INIT_10
       RAMB18_Y0.INIT_11[255:0] = INIT_11
       RAMB18_Y0.INIT_12[255:0] = INIT_12
       RAMB18_Y0.INIT_13[255:0] = INIT_13
       RAMB18_Y0.INIT_14[255:0] = INIT_14
       RAMB18_Y0.INIT_15[255:0] = INIT_15
       RAMB18_Y0.INIT_16[255:0] = INIT_16
       RAMB18_Y0.INIT_17[255:0] = INIT_17
       RAMB18_Y0.INIT_18[255:0] = INIT_18
       RAMB18_Y0.INIT_19[255:0] = INIT_19
       RAMB18_Y0.INIT_1A[255:0] = INIT_1A
       RAMB18_Y0.INIT_1B[255:0] = INIT_1B
       RAMB18_Y0.INIT_1C[255:0] = INIT_1C
       RAMB18_Y0.INIT_1D[255:0] = INIT_1D
       RAMB18_Y0.INIT_1E[255:0] = INIT_1E
       RAMB18_Y0.INIT_1F[255:0] = INIT_1F

       RAMB18_Y0.INIT_20[255:0] = INIT_20
       RAMB18_Y0.INIT_21[255:0] = INIT_21
       RAMB18_Y0.INIT_22[255:0] = INIT_22
       RAMB18_Y0.INIT_23[255:0] = INIT_23
       RAMB18_Y0.INIT_24[255:0] = INIT_24
       RAMB18_Y0.INIT_25[255:0] = INIT_25
       RAMB18_Y0.INIT_26[255:0] = INIT_26
       RAMB18_Y0.INIT_27[255:0] = INIT_27
       RAMB18_Y0.INIT_28[255:0] = INIT_28
       RAMB18_Y0.INIT_29[255:0] = INIT_29
       RAMB18_Y0.INIT_2A[255:0] = INIT_2A
       RAMB18_Y0.INIT_2B[255:0] = INIT_2B
       RAMB18_Y0.INIT_2C[255:0] = INIT_2C
       RAMB18_Y0.INIT_2D[255:0] = INIT_2D
       RAMB18_Y0.INIT_2E[255:0] = INIT_2E
       RAMB18_Y0.INIT_2F[255:0] = INIT_2F

       RAMB18_Y0.INIT_30[255:0] = INIT_30
       RAMB18_Y0.INIT_31[255:0] = INIT_31
       RAMB18_Y0.INIT_32[255:0] = INIT_32
       RAMB18_Y0.INIT_33[255:0] = INIT_33
       RAMB18_Y0.INIT_34[255:0] = INIT_34
       RAMB18_Y0.INIT_35[255:0] = INIT_35
       RAMB18_Y0.INIT_36[255:0] = INIT_36
       RAMB18_Y0.INIT_37[255:0] = INIT_37
       RAMB18_Y0.INIT_38[255:0] = INIT_38
       RAMB18_Y0.INIT_39[255:0] = INIT_39
       RAMB18_Y0.INIT_3A[255:0] = INIT_3A
       RAMB18_Y0.INIT_3B[255:0] = INIT_3B
       RAMB18_Y0.INIT_3C[255:0] = INIT_3C
       RAMB18_Y0.INIT_3D[255:0] = INIT_3D
       RAMB18_Y0.INIT_3E[255:0] = INIT_3E
       RAMB18_Y0.INIT_3F[255:0] = INIT_3F

       RAMB18_Y1.INIT_00[255:0] = INIT_40
       RAMB18_Y1.INIT_01[255:0] = INIT_41
       RAMB18_Y1.INIT_02[255:0] = INIT_42
       RAMB18_Y1.INIT_03[255:0] = INIT_43
       RAMB18_Y1.INIT_04[255:0] = INIT_44
       RAMB18_Y1.INIT_05[255:0] = INIT_45
       RAMB18_Y1.INIT_06[255:0] = INIT_46
       RAMB18_Y1.INIT_07[255:0] = INIT_47
       RAMB18_Y1.INIT_08[255:0] = INIT_48
       RAMB18_Y1.INIT_09[255:0] = INIT_49
       RAMB18_Y1.INIT_0A[255:0] = INIT_4A
       RAMB18_Y1.INIT_0B[255:0] = INIT_4B
       RAMB18_Y1.INIT_0C[255:0] = INIT_4C
       RAMB18_Y1.INIT_0D[255:0] = INIT_4D
       RAMB18_Y1.INIT_0E[255:0] = INIT_4E
       RAMB18_Y1.INIT_0F[255:0] = INIT_4F

       RAMB18_Y1.INIT_10[255:0] = INIT_50
       RAMB18_Y1.INIT_11[255:0] = INIT_51
       RAMB18_Y1.INIT_12[255:0] = INIT_52
       RAMB18_Y1.INIT_13[255:0] = INIT_53
       RAMB18_Y1.INIT_14[255:0] = INIT_54
       RAMB18_Y1.INIT_15[255:0] = INIT_55
       RAMB18_Y1.INIT_16[255:0] = INIT_56
       RAMB18_Y1.INIT_17[255:0] = INIT_57
       RAMB18_Y1.INIT_18[255:0] = INIT_58
       RAMB18_Y1.INIT_19[255:0] = INIT_59
       RAMB18_Y1.INIT_1A[255:0] = INIT_5A
       RAMB18_Y1.INIT_1B[255:0] = INIT_5B
       RAMB18_Y1.INIT_1C[255:0] = INIT_5C
       RAMB18_Y1.INIT_1D[255:0] = INIT_5D
       RAMB18_Y1.INIT_1E[255:0] = INIT_5E
       RAMB18_Y1.INIT_1F[255:0] = INIT_5F

       RAMB18_Y1.INIT_20[255:0] = INIT_60
       RAMB18_Y1.INIT_21[255:0] = INIT_61
       RAMB18_Y1.INIT_22[255:0] = INIT_62
       RAMB18_Y1.INIT_23[255:0] = INIT_63
       RAMB18_Y1.INIT_24[255:0] = INIT_64
       RAMB18_Y1.INIT_25[255:0] = INIT_65
       RAMB18_Y1.INIT_26[255:0] = INIT_66
       RAMB18_Y1.INIT_27[255:0] = INIT_67
       RAMB18_Y1.INIT_28[255:0] = INIT_68
       RAMB18_Y1.INIT_29[255:0] = INIT_69
       RAMB18_Y1.INIT_2A[255:0] = INIT_6A
       RAMB18_Y1.INIT_2B[255:0] = INIT_6B
       RAMB18_Y1.INIT_2C[255:0] = INIT_6C
       RAMB18_Y1.INIT_2D[255:0] = INIT_6D
       RAMB18_Y1.INIT_2E[255:0] = INIT_6E
       RAMB18_Y1.INIT_2F[255:0] = INIT_6F

       RAMB18_Y1.INIT_30[255:0] = INIT_70
       RAMB18_Y1.INIT_31[255:0] = INIT_71
       RAMB18_Y1.INIT_32[255:0] = INIT_72
       RAMB18_Y1.INIT_33[255:0] = INIT_73
       RAMB18_Y1.INIT_34[255:0] = INIT_74
       RAMB18_Y1.INIT_35[255:0] = INIT_75
       RAMB18_Y1.INIT_36[255:0] = INIT_76
       RAMB18_Y1.INIT_37[255:0] = INIT_77
       RAMB18_Y1.INIT_38[255:0] = INIT_78
       RAMB18_Y1.INIT_39[255:0] = INIT_79
       RAMB18_Y1.INIT_3A[255:0] = INIT_7A
       RAMB18_Y1.INIT_3B[255:0] = INIT_7B
       RAMB18_Y1.INIT_3C[255:0] = INIT_7C
       RAMB18_Y1.INIT_3D[255:0] = INIT_7D
       RAMB18_Y1.INIT_3E[255:0] = INIT_7E
       RAMB18_Y1.INIT_3F[255:0] = INIT_7F

       RAMB18_Y0.ZINV_CLKARDCLK = ZINV_CLKARDCLK
       RAMB18_Y1.ZINV_CLKARDCLK = ZINV_CLKARDCLK
       RAMB18_Y0.ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
       RAMB18_Y1.ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
       RAMB18_Y0.ZINV_ENARDEN = ZINV_ENARDEN
       RAMB18_Y1.ZINV_ENARDEN = ZINV_ENARDEN
       RAMB18_Y0.ZINV_ENBWREN = ZINV_ENBWREN
       RAMB18_Y1.ZINV_ENBWREN = ZINV_ENBWREN

       RAMB18_Y0.ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
       RAMB18_Y1.ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
       RAMB18_Y0.ZINV_RSTRAMB = ZINV_RSTRAMB
       RAMB18_Y1.ZINV_RSTRAMB = ZINV_RSTRAMB
       RAMB18_Y0.ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
       RAMB18_Y1.ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
       RAMB18_Y0.ZINV_RSTREGB = ZINV_RSTREGB
       RAMB18_Y1.ZINV_RSTREGB = ZINV_RSTREGB
       RAMB18_Y0.ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
       RAMB18_Y1.ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
       RAMB18_Y0.ZINV_REGCLKB = ZINV_REGCLKB
       RAMB18_Y1.ZINV_REGCLKB = ZINV_REGCLKB

       RAMB18_Y0.DOA_REG = DOA_REG
       RAMB18_Y1.DOA_REG = DOA_REG
       RAMB18_Y0.DOB_REG = DOB_REG
       RAMB18_Y1.DOB_REG = DOB_REG

       RAMB18_Y0.SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
       RAMB18_Y0.READ_WIDTH_A_18 = READ_WIDTH_A_18
       RAMB18_Y0.READ_WIDTH_A_9 = READ_WIDTH_A_9
       RAMB18_Y0.READ_WIDTH_A_4 = READ_WIDTH_A_4
       RAMB18_Y0.READ_WIDTH_A_2 = READ_WIDTH_A_2
       RAMB18_Y0.READ_WIDTH_A_1 = READ_WIDTH_A_1
       RAMB18_Y0.READ_WIDTH_B_18 = READ_WIDTH_B_18
       RAMB18_Y0.READ_WIDTH_B_9 = READ_WIDTH_B_9
       RAMB18_Y0.READ_WIDTH_B_4 = READ_WIDTH_B_4
       RAMB18_Y0.READ_WIDTH_B_2 = READ_WIDTH_B_2
       RAMB18_Y0.READ_WIDTH_B_1 = READ_WIDTH_B_1

       RAMB18_Y0.SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
       RAMB18_Y0.WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
       RAMB18_Y0.WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
       RAMB18_Y0.WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
       RAMB18_Y0.WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
       RAMB18_Y0.WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
       RAMB18_Y0.WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
       RAMB18_Y0.WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
       RAMB18_Y0.WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
       RAMB18_Y0.WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
       RAMB18_Y0.WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

       RAMB18_Y1.SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
       RAMB18_Y1.READ_WIDTH_A_18 = READ_WIDTH_A_18
       RAMB18_Y1.READ_WIDTH_A_9 = READ_WIDTH_A_9
       RAMB18_Y1.READ_WIDTH_A_4 = READ_WIDTH_A_4
       RAMB18_Y1.READ_WIDTH_A_2 = READ_WIDTH_A_2
       RAMB18_Y1.READ_WIDTH_A_1 = READ_WIDTH_A_1
       RAMB18_Y1.READ_WIDTH_B_18 = READ_WIDTH_B_18
       RAMB18_Y1.READ_WIDTH_B_9 = READ_WIDTH_B_9
       RAMB18_Y1.READ_WIDTH_B_4 = READ_WIDTH_B_4
       RAMB18_Y1.READ_WIDTH_B_2 = READ_WIDTH_B_2
       RAMB18_Y1.READ_WIDTH_B_1 = READ_WIDTH_B_1

       RAMB18_Y1.SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
       RAMB18_Y1.WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
       RAMB18_Y1.WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
       RAMB18_Y1.WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
       RAMB18_Y1.WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
       RAMB18_Y1.WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
       RAMB18_Y1.WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
       RAMB18_Y1.WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
       RAMB18_Y1.WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
       RAMB18_Y1.WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
       RAMB18_Y1.WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

       RAMB18_Y0.WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
       RAMB18_Y0.WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
       RAMB18_Y0.WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
       RAMB18_Y0.WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST

       RAMB18_Y1.WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
       RAMB18_Y1.WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
       RAMB18_Y1.WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
       RAMB18_Y1.WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST

       RAMB18_Y0.RSTREG_PRIORITY_A_RSTREG = RSTREG_PRIORITY_A_RSTREG
       RAMB18_Y1.RSTREG_PRIORITY_A_RSTREG = RSTREG_PRIORITY_A_RSTREG
       RAMB18_Y0.RSTREG_PRIORITY_B_RSTREG = RSTREG_PRIORITY_B_RSTREG
       RAMB18_Y1.RSTREG_PRIORITY_B_RSTREG = RSTREG_PRIORITY_B_RSTREG

       RAMB36.RAM_EXTENSION_A_NONE_OR_UPPER = RAM_EXTENSION_A_NONE_OR_UPPER
       RAMB36.RAM_EXTENSION_B_NONE_OR_UPPER = RAM_EXTENSION_B_NONE_OR_UPPER

       RAMB18_Y0.RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE = RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE
       RAMB18_Y1.RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE = RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE

       ZALMOST_EMPTY_OFFSET[12:0] = ZALMOST_EMPTY_OFFSET
       ZALMOST_FULL_OFFSET[12:0] = ZALMOST_FULL_OFFSET
     </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- Port A inputs -->
                  <!-- Port A outputs -->
                  <!-- Port B inputs -->
                  <!-- Port B outputs -->
                  <!-- Other pins -->
                  <direct input="RAMBFIFO36E1.ADDRARDADDRL" name="ADDRARDADDRL" output="RAMB36E1.ADDRARDADDRL"/>
                  <direct input="RAMBFIFO36E1.ADDRARDADDRU" name="ADDRARDADDRU" output="RAMB36E1.ADDRARDADDRU"/>
                  <direct input="RAMBFIFO36E1.ADDRBWRADDRL" name="ADDRBWRADDRL" output="RAMB36E1.ADDRBWRADDRL"/>
                  <direct input="RAMBFIFO36E1.ADDRBWRADDRU" name="ADDRBWRADDRU" output="RAMB36E1.ADDRBWRADDRU"/>
                  <direct input="RAMBFIFO36E1.CASCADEINA" name="CASCADEINA" output="RAMB36E1.CASCADEINA"/>
                  <direct input="RAMBFIFO36E1.CASCADEINB" name="CASCADEINB" output="RAMB36E1.CASCADEINB"/>
                  <direct input="RAMBFIFO36E1.CLKARDCLKL" name="CLKARDCLKL" output="RAMB36E1.CLKARDCLKL"/>
                  <direct input="RAMBFIFO36E1.CLKARDCLKU" name="CLKARDCLKU" output="RAMB36E1.CLKARDCLKU"/>
                  <direct input="RAMBFIFO36E1.CLKBWRCLKL" name="CLKBWRCLKL" output="RAMB36E1.CLKBWRCLKL"/>
                  <direct input="RAMBFIFO36E1.CLKBWRCLKU" name="CLKBWRCLKU" output="RAMB36E1.CLKBWRCLKU"/>
                  <direct input="RAMBFIFO36E1.DIADI" name="DIADI" output="RAMB36E1.DIADI"/>
                  <direct input="RAMBFIFO36E1.DIBDI" name="DIBDI" output="RAMB36E1.DIBDI"/>
                  <direct input="RAMBFIFO36E1.DIPADIP" name="DIPADIP" output="RAMB36E1.DIPADIP"/>
                  <direct input="RAMBFIFO36E1.DIPBDIP" name="DIPBDIP" output="RAMB36E1.DIPBDIP"/>
                  <direct input="RAMBFIFO36E1.ENARDENL" name="ENARDENL" output="RAMB36E1.ENARDENL"/>
                  <direct input="RAMBFIFO36E1.ENARDENU" name="ENARDENU" output="RAMB36E1.ENARDENU"/>
                  <direct input="RAMBFIFO36E1.ENBWRENL" name="ENBWRENL" output="RAMB36E1.ENBWRENL"/>
                  <direct input="RAMBFIFO36E1.ENBWRENU" name="ENBWRENU" output="RAMB36E1.ENBWRENU"/>
                  <direct input="RAMBFIFO36E1.REGCEAREGCEL" name="REGCEAREGCEL" output="RAMB36E1.REGCEAREGCEL"/>
                  <direct input="RAMBFIFO36E1.REGCEAREGCEU" name="REGCEAREGCEU" output="RAMB36E1.REGCEAREGCEU"/>
                  <direct input="RAMBFIFO36E1.REGCEBL" name="REGCEBL" output="RAMB36E1.REGCEBL"/>
                  <direct input="RAMBFIFO36E1.REGCEBU" name="REGCEBU" output="RAMB36E1.REGCEBU"/>
                  <direct input="RAMBFIFO36E1.REGCLKARDRCLKL" name="REGCLKARDRCLKL" output="RAMB36E1.REGCLKARDRCLKL"/>
                  <direct input="RAMBFIFO36E1.REGCLKARDRCLKU" name="REGCLKARDRCLKU" output="RAMB36E1.REGCLKARDRCLKU"/>
                  <direct input="RAMBFIFO36E1.REGCLKBL" name="REGCLKBL" output="RAMB36E1.REGCLKBL"/>
                  <direct input="RAMBFIFO36E1.REGCLKBU" name="REGCLKBU" output="RAMB36E1.REGCLKBU"/>
                  <direct input="RAMBFIFO36E1.RSTRAMARSTRAMLRST" name="RSTRAMARSTRAMLRST" output="RAMB36E1.RSTRAMARSTRAMLRST"/>
                  <direct input="RAMBFIFO36E1.RSTRAMARSTRAMU" name="RSTRAMARSTRAMU" output="RAMB36E1.RSTRAMARSTRAMU"/>
                  <direct input="RAMBFIFO36E1.RSTRAMBL" name="RSTRAMBL" output="RAMB36E1.RSTRAMBL"/>
                  <direct input="RAMBFIFO36E1.RSTRAMBU" name="RSTRAMBU" output="RAMB36E1.RSTRAMBU"/>
                  <direct input="RAMBFIFO36E1.RSTREGARSTREGL" name="RSTREGARSTREGL" output="RAMB36E1.RSTREGARSTREGL"/>
                  <direct input="RAMBFIFO36E1.RSTREGARSTREGU" name="RSTREGARSTREGU" output="RAMB36E1.RSTREGARSTREGU"/>
                  <direct input="RAMBFIFO36E1.RSTREGBL" name="RSTREGBL" output="RAMB36E1.RSTREGBL"/>
                  <direct input="RAMBFIFO36E1.RSTREGBU" name="RSTREGBU" output="RAMB36E1.RSTREGBU"/>
                  <direct input="RAMBFIFO36E1.WEAL" name="WEAL" output="RAMB36E1.WEAL"/>
                  <direct input="RAMBFIFO36E1.WEAU" name="WEAU" output="RAMB36E1.WEAU"/>
                  <direct input="RAMBFIFO36E1.WEBWEL" name="WEBWEL" output="RAMB36E1.WEBWEL"/>
                  <direct input="RAMBFIFO36E1.WEBWEU" name="WEBWEU" output="RAMB36E1.WEBWEU"/>
                  <direct input="RAMB36E1.CASCADEOUTA" name="CASCADEOUTA" output="RAMBFIFO36E1.CASCADEOUTA"/>
                  <direct input="RAMB36E1.CASCADEOUTB" name="CASCADEOUTB" output="RAMBFIFO36E1.CASCADEOUTB"/>
                  <direct input="RAMB36E1.DOADO" name="DOADO" output="RAMBFIFO36E1.DOADO"/>
                  <direct input="RAMB36E1.DOBDO" name="DOBDO" output="RAMBFIFO36E1.DOBDO"/>
                  <direct input="RAMB36E1.DOPADOP" name="DOPADOP" output="RAMBFIFO36E1.DOPADOP"/>
                  <direct input="RAMB36E1.DOPBDOP" name="DOPBDOP" output="RAMBFIFO36E1.DOPBDOP"/>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct input="RAMBFIFO36E1.ALMOSTEMPTY" name="RAMB36_X0Y0_ALMOSTEMPTY" output="BRAM.RAMB36_Y0_ALMOSTEMPTY"/>
              <direct input="RAMBFIFO36E1.ALMOSTFULL" name="RAMB36_X0Y0_ALMOSTFULL" output="BRAM.RAMB36_Y0_ALMOSTFULL"/>
              <direct input="RAMBFIFO36E1.CASCADEOUTA" name="RAMB36_X0Y0_CASCADEOUTA" output="BRAM.RAMB36_Y0_CASCADEOUTA"/>
              <direct input="RAMBFIFO36E1.CASCADEOUTB" name="RAMB36_X0Y0_CASCADEOUTB" output="BRAM.RAMB36_Y0_CASCADEOUTB"/>
              <direct input="RAMBFIFO36E1.DBITERR" name="RAMB36_X0Y0_DBITERR" output="BRAM.RAMB36_Y0_DBITERR"/>
              <direct input="RAMBFIFO36E1.DOADO" name="RAMB36_X0Y0_DOADO" output="BRAM.RAMB36_Y0_DOADO"/>
              <direct input="RAMBFIFO36E1.DOBDO" name="RAMB36_X0Y0_DOBDO" output="BRAM.RAMB36_Y0_DOBDO"/>
              <direct input="RAMBFIFO36E1.DOPADOP" name="RAMB36_X0Y0_DOPADOP" output="BRAM.RAMB36_Y0_DOPADOP"/>
              <direct input="RAMBFIFO36E1.DOPBDOP" name="RAMB36_X0Y0_DOPBDOP" output="BRAM.RAMB36_Y0_DOPBDOP"/>
              <direct input="RAMBFIFO36E1.ECCPARITY" name="RAMB36_X0Y0_ECCPARITY" output="BRAM.RAMB36_Y0_ECCPARITY"/>
              <direct input="RAMBFIFO36E1.EMPTY" name="RAMB36_X0Y0_EMPTY" output="BRAM.RAMB36_Y0_EMPTY"/>
              <direct input="RAMBFIFO36E1.FULL" name="RAMB36_X0Y0_FULL" output="BRAM.RAMB36_Y0_FULL"/>
              <direct input="RAMBFIFO36E1.RDCOUNT" name="RAMB36_X0Y0_RDCOUNT" output="BRAM.RAMB36_Y0_RDCOUNT"/>
              <direct input="RAMBFIFO36E1.RDERR" name="RAMB36_X0Y0_RDERR" output="BRAM.RAMB36_Y0_RDERR"/>
              <direct input="RAMBFIFO36E1.SBITERR" name="RAMB36_X0Y0_SBITERR" output="BRAM.RAMB36_Y0_SBITERR"/>
              <direct input="RAMBFIFO36E1.TSTOUT" name="RAMB36_X0Y0_TSTOUT" output="BRAM.RAMB36_Y0_TSTOUT"/>
              <direct input="RAMBFIFO36E1.WRCOUNT" name="RAMB36_X0Y0_WRCOUNT" output="BRAM.RAMB36_Y0_WRCOUNT"/>
              <direct input="RAMBFIFO36E1.WRERR" name="RAMB36_X0Y0_WRERR" output="BRAM.RAMB36_Y0_WRERR"/>
              <direct input="BRAM.RAMB36_Y0_ADDRARDADDRL" name="RAMB36_X0Y0_ADDRARDADDRL" output="RAMBFIFO36E1.ADDRARDADDRL"/>
              <direct input="BRAM.RAMB36_Y0_ADDRARDADDRU" name="RAMB36_X0Y0_ADDRARDADDRU" output="RAMBFIFO36E1.ADDRARDADDRU"/>
              <direct input="BRAM.RAMB36_Y0_ADDRBWRADDRL" name="RAMB36_X0Y0_ADDRBWRADDRL" output="RAMBFIFO36E1.ADDRBWRADDRL"/>
              <direct input="BRAM.RAMB36_Y0_ADDRBWRADDRU" name="RAMB36_X0Y0_ADDRBWRADDRU" output="RAMBFIFO36E1.ADDRBWRADDRU"/>
              <direct input="BRAM.RAMB36_Y0_CASCADEINA" name="RAMB36_X0Y0_CASCADEINA" output="RAMBFIFO36E1.CASCADEINA"/>
              <direct input="BRAM.RAMB36_Y0_CASCADEINB" name="RAMB36_X0Y0_CASCADEINB" output="RAMBFIFO36E1.CASCADEINB"/>
              <direct input="BRAM.RAMB36_Y0_CLKARDCLKL" name="RAMB36_X0Y0_CLKARDCLKL" output="RAMBFIFO36E1.CLKARDCLKL"/>
              <direct input="BRAM.RAMB36_Y0_CLKARDCLKU" name="RAMB36_X0Y0_CLKARDCLKU" output="RAMBFIFO36E1.CLKARDCLKU"/>
              <direct input="BRAM.RAMB36_Y0_CLKBWRCLKL" name="RAMB36_X0Y0_CLKBWRCLKL" output="RAMBFIFO36E1.CLKBWRCLKL"/>
              <direct input="BRAM.RAMB36_Y0_CLKBWRCLKU" name="RAMB36_X0Y0_CLKBWRCLKU" output="RAMBFIFO36E1.CLKBWRCLKU"/>
              <direct input="BRAM.RAMB36_Y0_DIADI" name="RAMB36_X0Y0_DIADI" output="RAMBFIFO36E1.DIADI"/>
              <direct input="BRAM.RAMB36_Y0_DIBDI" name="RAMB36_X0Y0_DIBDI" output="RAMBFIFO36E1.DIBDI"/>
              <direct input="BRAM.RAMB36_Y0_DIPADIP" name="RAMB36_X0Y0_DIPADIP" output="RAMBFIFO36E1.DIPADIP"/>
              <direct input="BRAM.RAMB36_Y0_DIPBDIP" name="RAMB36_X0Y0_DIPBDIP" output="RAMBFIFO36E1.DIPBDIP"/>
              <direct input="BRAM.RAMB36_Y0_ENARDENL" name="RAMB36_X0Y0_ENARDENL" output="RAMBFIFO36E1.ENARDENL"/>
              <direct input="BRAM.RAMB36_Y0_ENARDENU" name="RAMB36_X0Y0_ENARDENU" output="RAMBFIFO36E1.ENARDENU"/>
              <direct input="BRAM.RAMB36_Y0_ENBWRENL" name="RAMB36_X0Y0_ENBWRENL" output="RAMBFIFO36E1.ENBWRENL"/>
              <direct input="BRAM.RAMB36_Y0_ENBWRENU" name="RAMB36_X0Y0_ENBWRENU" output="RAMBFIFO36E1.ENBWRENU"/>
              <direct input="BRAM.RAMB36_Y0_INJECTDBITERR" name="RAMB36_X0Y0_INJECTDBITERR" output="RAMBFIFO36E1.INJECTDBITERR"/>
              <direct input="BRAM.RAMB36_Y0_INJECTSBITERR" name="RAMB36_X0Y0_INJECTSBITERR" output="RAMBFIFO36E1.INJECTSBITERR"/>
              <direct input="BRAM.RAMB36_Y0_REGCEAREGCEL" name="RAMB36_X0Y0_REGCEAREGCEL" output="RAMBFIFO36E1.REGCEAREGCEL"/>
              <direct input="BRAM.RAMB36_Y0_REGCEAREGCEU" name="RAMB36_X0Y0_REGCEAREGCEU" output="RAMBFIFO36E1.REGCEAREGCEU"/>
              <direct input="BRAM.RAMB36_Y0_REGCEBL" name="RAMB36_X0Y0_REGCEBL" output="RAMBFIFO36E1.REGCEBL"/>
              <direct input="BRAM.RAMB36_Y0_REGCEBU" name="RAMB36_X0Y0_REGCEBU" output="RAMBFIFO36E1.REGCEBU"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKARDRCLKL" name="RAMB36_X0Y0_REGCLKARDRCLKL" output="RAMBFIFO36E1.REGCLKARDRCLKL"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKARDRCLKU" name="RAMB36_X0Y0_REGCLKARDRCLKU" output="RAMBFIFO36E1.REGCLKARDRCLKU"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKBL" name="RAMB36_X0Y0_REGCLKBL" output="RAMBFIFO36E1.REGCLKBL"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKBU" name="RAMB36_X0Y0_REGCLKBU" output="RAMBFIFO36E1.REGCLKBU"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMARSTRAMLRST" name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="RAMBFIFO36E1.RSTRAMARSTRAMLRST"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMARSTRAMU" name="RAMB36_X0Y0_RSTRAMARSTRAMU" output="RAMBFIFO36E1.RSTRAMARSTRAMU"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMBL" name="RAMB36_X0Y0_RSTRAMBL" output="RAMBFIFO36E1.RSTRAMBL"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMBU" name="RAMB36_X0Y0_RSTRAMBU" output="RAMBFIFO36E1.RSTRAMBU"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGARSTREGL" name="RAMB36_X0Y0_RSTREGARSTREGL" output="RAMBFIFO36E1.RSTREGARSTREGL"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGARSTREGU" name="RAMB36_X0Y0_RSTREGARSTREGU" output="RAMBFIFO36E1.RSTREGARSTREGU"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGBL" name="RAMB36_X0Y0_RSTREGBL" output="RAMBFIFO36E1.RSTREGBL"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGBU" name="RAMB36_X0Y0_RSTREGBU" output="RAMBFIFO36E1.RSTREGBU"/>
              <direct input="BRAM.RAMB36_Y0_TSTBRAMRST" name="RAMB36_X0Y0_TSTBRAMRST" output="RAMBFIFO36E1.TSTBRAMRST"/>
              <direct input="BRAM.RAMB36_Y0_TSTCNT" name="RAMB36_X0Y0_TSTCNT" output="RAMBFIFO36E1.TSTCNT"/>
              <direct input="BRAM.RAMB36_Y0_TSTFLAGIN" name="RAMB36_X0Y0_TSTFLAGIN" output="RAMBFIFO36E1.TSTFLAGIN"/>
              <direct input="BRAM.RAMB36_Y0_TSTIN" name="RAMB36_X0Y0_TSTIN" output="RAMBFIFO36E1.TSTIN"/>
              <direct input="BRAM.RAMB36_Y0_TSTOFF" name="RAMB36_X0Y0_TSTOFF" output="RAMBFIFO36E1.TSTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTRDCNTOFF" name="RAMB36_X0Y0_TSTRDCNTOFF" output="RAMBFIFO36E1.TSTRDCNTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTRDOS" name="RAMB36_X0Y0_TSTRDOS" output="RAMBFIFO36E1.TSTRDOS"/>
              <direct input="BRAM.RAMB36_Y0_TSTWRCNTOFF" name="RAMB36_X0Y0_TSTWRCNTOFF" output="RAMBFIFO36E1.TSTWRCNTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTWROS" name="RAMB36_X0Y0_TSTWROS" output="RAMBFIFO36E1.TSTWROS"/>
              <direct input="BRAM.RAMB36_Y0_WEAL" name="RAMB36_X0Y0_WEAL" output="RAMBFIFO36E1.WEAL"/>
              <direct input="BRAM.RAMB36_Y0_WEAU" name="RAMB36_X0Y0_WEAU" output="RAMBFIFO36E1.WEAU"/>
              <direct input="BRAM.RAMB36_Y0_WEBWEL" name="RAMB36_X0Y0_WEBWEL" output="RAMBFIFO36E1.WEBWEL"/>
              <direct input="BRAM.RAMB36_Y0_WEBWEU" name="RAMB36_X0Y0_WEBWEU" output="RAMBFIFO36E1.WEBWEU"/>
            </interconnect>
          </mode>
          <mode name="2xBRAM18">
            <pb_type name="RAMB18E1_Y0" num_pb="1">
              <clock name="CLKARDCLK" num_pins="1"/>
              <clock name="CLKBWRCLK" num_pins="1"/>
              <input name="ADDRARDADDR" num_pins="14"/>
              <input name="ADDRATIEHIGH" num_pins="2"/>
              <input name="ADDRBTIEHIGH" num_pins="2"/>
              <input name="ADDRBWRADDR" num_pins="14"/>
              <input name="DIADI" num_pins="16"/>
              <input name="DIBDI" num_pins="16"/>
              <input name="DIPADIP" num_pins="2"/>
              <input name="DIPBDIP" num_pins="2"/>
              <input name="ENARDEN" num_pins="1"/>
              <input name="ENBWREN" num_pins="1"/>
              <input name="REGCEAREGCE" num_pins="1"/>
              <input name="REGCEB" num_pins="1"/>
              <input name="REGCLKARDRCLK" num_pins="1"/>
              <input name="REGCLKB" num_pins="1"/>
              <input name="RSTRAMARSTRAM" num_pins="1"/>
              <input name="RSTRAMB" num_pins="1"/>
              <input name="RSTREGARSTREG" num_pins="1"/>
              <input name="RSTREGB" num_pins="1"/>
              <input name="WEA" num_pins="4"/>
              <input name="WEBWE" num_pins="8"/>
              <output name="DOADO" num_pins="16"/>
              <output name="DOBDO" num_pins="16"/>
              <output name="DOPADOP" num_pins="2"/>
              <output name="DOPBDOP" num_pins="2"/>
              <mode name="Unused BRAM">
                <interconnect/>
              </mode>
              <mode name="RAMB18_Y0">
                <pb_type blif_model=".subckt RAMB18E1_VPR" name="RAMB18E1_Y0_IN" num_pb="1">
                  <clock name="CLKARDCLK" num_pins="1"/>
                  <clock name="CLKBWRCLK" num_pins="1"/>
                  <input name="ADDRARDADDR" num_pins="14"/>
                  <input name="ADDRATIEHIGH" num_pins="2"/>
                  <input name="ADDRBTIEHIGH" num_pins="2"/>
                  <input name="ADDRBWRADDR" num_pins="14"/>
                  <input name="DIADI" num_pins="16"/>
                  <input name="DIBDI" num_pins="16"/>
                  <input name="DIPADIP" num_pins="2"/>
                  <input name="DIPBDIP" num_pins="2"/>
                  <input name="ENARDEN" num_pins="1"/>
                  <input name="ENBWREN" num_pins="1"/>
                  <input name="REGCEAREGCE" num_pins="1"/>
                  <input name="REGCEB" num_pins="1"/>
                  <input name="REGCLKARDRCLK" num_pins="1"/>
                  <input name="REGCLKB" num_pins="1"/>
                  <input name="RSTRAMARSTRAM" num_pins="1"/>
                  <input name="RSTRAMB" num_pins="1"/>
                  <input name="RSTREGARSTREG" num_pins="1"/>
                  <input name="RSTREGB" num_pins="1"/>
                  <input name="WEA" num_pins="4"/>
                  <input name="WEBWE" num_pins="8"/>
                  <output name="DOADO" num_pins="16"/>
                  <output name="DOBDO" num_pins="16"/>
                  <output name="DOPADOP" num_pins="2"/>
                  <output name="DOPBDOP" num_pins="2"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ENARDEN" value="4.43e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ENARDEN" value="-4.43e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCEAREGCE" value="3.6e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCEAREGCE" value="-3.6e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTRAMARSTRAM" value="3.59e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTRAMARSTRAM" value="-3.59e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTREGARSTREG" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ADDRARDADDR" value="5.66e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ADDRARDADDR" value="-5.66e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIADI" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIADI" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIPADIP" value="2.41e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIPADIP" value="-2.41e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.WEA" value="5.32e-10"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.WEA" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOADO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOPADOP" min="2.04e-10"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCLKARDRCLK" value="10e-12"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ENBWREN" value="4.43e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ENBWREN" value="-4.43e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCEB" value="3.6e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCEB" value="-3.6e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTRAMB" value="3.59e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTRAMB" value="-3.59e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTREGB" value="3.4200000000000006e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTREGB" value="-3.4200000000000006e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ADDRBWRADDR" value="5.66e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ADDRBWRADDR" value="-5.66e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIBDI" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIBDI" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIPBDIP" value="2.41e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIPBDIP" value="-2.41e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.WEBWE" value="5.32e-10"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.WEBWE" value="-5.32e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOBDO" min="2.04e-10"/>
                  <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y0_IN.DOPBDOP" min="2.04e-10"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCLKB" value="10e-12"/>
                  <metadata>
                    <!-- As there is a difference in how BRAM get translated into the bitstream depending on
            the operational mode, we need to add specific READ_WIDTH_A parameters that correspond
            to the site location of the RAMB.
            Further explanation can be found in the RAMB18E1 techmap -->
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
     IN_USE = IN_USE

     ZINIT_A[17:0] = ZINIT_A
     ZINIT_B[17:0] = ZINIT_B

     ZSRVAL_A[17:0] = ZSRVAL_A
     ZSRVAL_B[17:0] = ZSRVAL_B

     INITP_00[255:0] = INITP_00
     INITP_01[255:0] = INITP_01
     INITP_02[255:0] = INITP_02
     INITP_03[255:0] = INITP_03
     INITP_04[255:0] = INITP_04
     INITP_05[255:0] = INITP_05
     INITP_06[255:0] = INITP_06
     INITP_07[255:0] = INITP_07

     INIT_00[255:0] = INIT_00
     INIT_01[255:0] = INIT_01
     INIT_02[255:0] = INIT_02
     INIT_03[255:0] = INIT_03
     INIT_04[255:0] = INIT_04
     INIT_05[255:0] = INIT_05
     INIT_06[255:0] = INIT_06
     INIT_07[255:0] = INIT_07
     INIT_08[255:0] = INIT_08
     INIT_09[255:0] = INIT_09
     INIT_0A[255:0] = INIT_0A
     INIT_0B[255:0] = INIT_0B
     INIT_0C[255:0] = INIT_0C
     INIT_0D[255:0] = INIT_0D
     INIT_0E[255:0] = INIT_0E
     INIT_0F[255:0] = INIT_0F

     INIT_10[255:0] = INIT_10
     INIT_11[255:0] = INIT_11
     INIT_12[255:0] = INIT_12
     INIT_13[255:0] = INIT_13
     INIT_14[255:0] = INIT_14
     INIT_15[255:0] = INIT_15
     INIT_16[255:0] = INIT_16
     INIT_17[255:0] = INIT_17
     INIT_18[255:0] = INIT_18
     INIT_19[255:0] = INIT_19
     INIT_1A[255:0] = INIT_1A
     INIT_1B[255:0] = INIT_1B
     INIT_1C[255:0] = INIT_1C
     INIT_1D[255:0] = INIT_1D
     INIT_1E[255:0] = INIT_1E
     INIT_1F[255:0] = INIT_1F

     INIT_20[255:0] = INIT_20
     INIT_21[255:0] = INIT_21
     INIT_22[255:0] = INIT_22
     INIT_23[255:0] = INIT_23
     INIT_24[255:0] = INIT_24
     INIT_25[255:0] = INIT_25
     INIT_26[255:0] = INIT_26
     INIT_27[255:0] = INIT_27
     INIT_28[255:0] = INIT_28
     INIT_29[255:0] = INIT_29
     INIT_2A[255:0] = INIT_2A
     INIT_2B[255:0] = INIT_2B
     INIT_2C[255:0] = INIT_2C
     INIT_2D[255:0] = INIT_2D
     INIT_2E[255:0] = INIT_2E
     INIT_2F[255:0] = INIT_2F

     INIT_30[255:0] = INIT_30
     INIT_31[255:0] = INIT_31
     INIT_32[255:0] = INIT_32
     INIT_33[255:0] = INIT_33
     INIT_34[255:0] = INIT_34
     INIT_35[255:0] = INIT_35
     INIT_36[255:0] = INIT_36
     INIT_37[255:0] = INIT_37
     INIT_38[255:0] = INIT_38
     INIT_39[255:0] = INIT_39
     INIT_3A[255:0] = INIT_3A
     INIT_3B[255:0] = INIT_3B
     INIT_3C[255:0] = INIT_3C
     INIT_3D[255:0] = INIT_3D
     INIT_3E[255:0] = INIT_3E
     INIT_3F[255:0] = INIT_3F

     ZINV_CLKARDCLK = ZINV_CLKARDCLK
     ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
     ZINV_ENARDEN = ZINV_ENARDEN
     ZINV_ENBWREN = ZINV_ENBWREN
     ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
     ZINV_RSTRAMB = ZINV_RSTRAMB
     ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
     ZINV_RSTREGB = ZINV_RSTREGB
     ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
     ZINV_REGCLKB = ZINV_REGCLKB

     DOA_REG = DOA_REG
     DOB_REG = DOB_REG

     SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
     READ_WIDTH_A_9 = READ_WIDTH_A_9
     READ_WIDTH_A_4 = READ_WIDTH_A_4
     READ_WIDTH_A_2 = READ_WIDTH_A_2
     READ_WIDTH_B_18 = READ_WIDTH_B_18
     READ_WIDTH_B_9 = READ_WIDTH_B_9
     READ_WIDTH_B_4 = READ_WIDTH_B_4
     READ_WIDTH_B_2 = READ_WIDTH_B_2
     READ_WIDTH_B_1 = READ_WIDTH_B_1

     SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
     WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
     WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
     WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
     WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
     WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
     WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
     WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
     WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
     WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
     WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

     WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
     WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
     WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
     WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST
   
        READ_WIDTH_A_1  = Y0_READ_WIDTH_A_1
        READ_WIDTH_A_18 = Y0_READ_WIDTH_A_18
       </meta>
                    <meta name="fasm_prefix">RAMB18_Y0</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="RAMB18E1_Y0_IN.DOADO" name="DOADO" output="RAMB18E1_Y0.DOADO"/>
                  <direct input="RAMB18E1_Y0_IN.DOBDO" name="DOBDO" output="RAMB18E1_Y0.DOBDO"/>
                  <direct input="RAMB18E1_Y0_IN.DOPADOP" name="DOADOP" output="RAMB18E1_Y0.DOPADOP"/>
                  <direct input="RAMB18E1_Y0_IN.DOPBDOP" name="DOBDOP" output="RAMB18E1_Y0.DOPBDOP"/>
                  <direct input="RAMB18E1_Y0.ADDRARDADDR" name="ADDRARDADDR" output="RAMB18E1_Y0_IN.ADDRARDADDR"/>
                  <direct input="RAMB18E1_Y0.ADDRATIEHIGH" name="ADDRATIEHIGH" output="RAMB18E1_Y0_IN.ADDRATIEHIGH"/>
                  <direct input="RAMB18E1_Y0.ADDRBTIEHIGH" name="ADDRBTIEHIGH" output="RAMB18E1_Y0_IN.ADDRBTIEHIGH"/>
                  <direct input="RAMB18E1_Y0.ADDRBWRADDR" name="ADDRBWRADDR" output="RAMB18E1_Y0_IN.ADDRBWRADDR"/>
                  <direct input="RAMB18E1_Y0.CLKARDCLK" name="RDCLK" output="RAMB18E1_Y0_IN.CLKARDCLK"/>
                  <direct input="RAMB18E1_Y0.CLKBWRCLK" name="WRCLK" output="RAMB18E1_Y0_IN.CLKBWRCLK"/>
                  <direct input="RAMB18E1_Y0.DIADI" name="DIADI" output="RAMB18E1_Y0_IN.DIADI"/>
                  <direct input="RAMB18E1_Y0.DIBDI" name="DIBDI" output="RAMB18E1_Y0_IN.DIBDI"/>
                  <direct input="RAMB18E1_Y0.DIPADIP" name="DIPADIP" output="RAMB18E1_Y0_IN.DIPADIP"/>
                  <direct input="RAMB18E1_Y0.DIPBDIP" name="DIPBDIP" output="RAMB18E1_Y0_IN.DIPBDIP"/>
                  <direct input="RAMB18E1_Y0.ENARDEN" name="RDEN" output="RAMB18E1_Y0_IN.ENARDEN"/>
                  <direct input="RAMB18E1_Y0.ENBWREN" name="WREN" output="RAMB18E1_Y0_IN.ENBWREN"/>
                  <direct input="RAMB18E1_Y0.REGCEAREGCE" name="REGCE" output="RAMB18E1_Y0_IN.REGCEAREGCE"/>
                  <direct input="RAMB18E1_Y0.REGCEB" name="REGCEB" output="RAMB18E1_Y0_IN.REGCEB"/>
                  <direct input="RAMB18E1_Y0.REGCLKARDRCLK" name="RDRCLK" output="RAMB18E1_Y0_IN.REGCLKARDRCLK"/>
                  <direct input="RAMB18E1_Y0.REGCLKB" name="REGCLKB" output="RAMB18E1_Y0_IN.REGCLKB"/>
                  <direct input="RAMB18E1_Y0.RSTRAMARSTRAM" name="RST" output="RAMB18E1_Y0_IN.RSTRAMARSTRAM"/>
                  <direct input="RAMB18E1_Y0.RSTRAMB" name="RSTRAMB" output="RAMB18E1_Y0_IN.RSTRAMB"/>
                  <direct input="RAMB18E1_Y0.RSTREGARSTREG" name="RSTREG" output="RAMB18E1_Y0_IN.RSTREGARSTREG"/>
                  <direct input="RAMB18E1_Y0.RSTREGB" name="RSTREGB" output="RAMB18E1_Y0_IN.RSTREGB"/>
                  <direct input="RAMB18E1_Y0.WEA" name="WEA" output="RAMB18E1_Y0_IN.WEA"/>
                  <direct input="RAMB18E1_Y0.WEBWE" name="WEBWE" output="RAMB18E1_Y0_IN.WEBWE"/>
                </interconnect>
                <metadata>
                  <!-- These features are emitted when RAMB18_Y0 is used in RAM mode. -->
                  <meta name="fasm_features">
       ZALMOST_EMPTY_OFFSET[12:0]=13'b1111111111111
       ZALMOST_FULL_OFFSET[12:0]=13'b1111111111111
      </meta>
                </metadata>
              </mode>
            </pb_type>
            <pb_type blif_model=".subckt RAMB18E1_VPR" name="RAMB18E1_Y1" num_pb="1">
              <clock name="CLKARDCLK" num_pins="1"/>
              <clock name="CLKBWRCLK" num_pins="1"/>
              <input name="ADDRARDADDR" num_pins="14"/>
              <input name="ADDRATIEHIGH" num_pins="2"/>
              <input name="ADDRBTIEHIGH" num_pins="2"/>
              <input name="ADDRBWRADDR" num_pins="14"/>
              <input name="DIADI" num_pins="16"/>
              <input name="DIBDI" num_pins="16"/>
              <input name="DIPADIP" num_pins="2"/>
              <input name="DIPBDIP" num_pins="2"/>
              <input name="ENARDEN" num_pins="1"/>
              <input name="ENBWREN" num_pins="1"/>
              <input name="REGCEAREGCE" num_pins="1"/>
              <input name="REGCEB" num_pins="1"/>
              <input name="REGCLKARDRCLK" num_pins="1"/>
              <input name="REGCLKB" num_pins="1"/>
              <input name="RSTRAMARSTRAM" num_pins="1"/>
              <input name="RSTRAMB" num_pins="1"/>
              <input name="RSTREGARSTREG" num_pins="1"/>
              <input name="RSTREGB" num_pins="1"/>
              <input name="WEA" num_pins="4"/>
              <input name="WEBWE" num_pins="8"/>
              <output name="DOADO" num_pins="16"/>
              <output name="DOBDO" num_pins="16"/>
              <output name="DOPADOP" num_pins="2"/>
              <output name="DOPBDOP" num_pins="2"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.ENARDEN" value="4.43e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.ENARDEN" value="-4.43e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.REGCEAREGCE" value="3.6e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.REGCEAREGCE" value="-3.6e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.RSTRAMARSTRAM" value="3.59e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.RSTRAMARSTRAM" value="-3.59e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.RSTREGARSTREG" value="3.4200000000000006e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.ADDRARDADDR" value="5.66e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.ADDRARDADDR" value="-5.66e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.DIADI" value="2.41e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.DIADI" value="-2.41e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.DIPADIP" value="2.41e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.DIPADIP" value="-2.41e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.WEA" value="5.32e-10"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.WEA" value="-5.32e-10"/>
              <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOADO" min="2.04e-10"/>
              <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOPADOP" min="2.04e-10"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.REGCLKARDRCLK" value="10e-12"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.ENBWREN" value="4.43e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.ENBWREN" value="-4.43e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCEB" value="3.6e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCEB" value="-3.6e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTRAMB" value="3.59e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTRAMB" value="-3.59e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTREGB" value="3.4200000000000006e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTREGB" value="-3.4200000000000006e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.ADDRBWRADDR" value="5.66e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.ADDRBWRADDR" value="-5.66e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.DIBDI" value="2.41e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.DIBDI" value="-2.41e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.DIPBDIP" value="2.41e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.DIPBDIP" value="-2.41e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.WEBWE" value="5.32e-10"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.WEBWE" value="-5.32e-10"/>
              <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOBDO" min="2.04e-10"/>
              <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1_Y1.DOPBDOP" min="2.04e-10"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCLKB" value="10e-12"/>
              <metadata>
                <!-- As there is a difference in how BRAM get translated into the bitstream depending on
          the operational mode, we need to add specific READ_WIDTH_A parameters that correspond
          to the site location of the RAMB.
          Further explanation can be found in the RAMB18E1 techmap -->
                <meta name="type">bel</meta>
                <meta name="subtype">memory</meta>
                <meta name="fasm_params">
     IN_USE = IN_USE

     ZINIT_A[17:0] = ZINIT_A
     ZINIT_B[17:0] = ZINIT_B

     ZSRVAL_A[17:0] = ZSRVAL_A
     ZSRVAL_B[17:0] = ZSRVAL_B

     INITP_00[255:0] = INITP_00
     INITP_01[255:0] = INITP_01
     INITP_02[255:0] = INITP_02
     INITP_03[255:0] = INITP_03
     INITP_04[255:0] = INITP_04
     INITP_05[255:0] = INITP_05
     INITP_06[255:0] = INITP_06
     INITP_07[255:0] = INITP_07

     INIT_00[255:0] = INIT_00
     INIT_01[255:0] = INIT_01
     INIT_02[255:0] = INIT_02
     INIT_03[255:0] = INIT_03
     INIT_04[255:0] = INIT_04
     INIT_05[255:0] = INIT_05
     INIT_06[255:0] = INIT_06
     INIT_07[255:0] = INIT_07
     INIT_08[255:0] = INIT_08
     INIT_09[255:0] = INIT_09
     INIT_0A[255:0] = INIT_0A
     INIT_0B[255:0] = INIT_0B
     INIT_0C[255:0] = INIT_0C
     INIT_0D[255:0] = INIT_0D
     INIT_0E[255:0] = INIT_0E
     INIT_0F[255:0] = INIT_0F

     INIT_10[255:0] = INIT_10
     INIT_11[255:0] = INIT_11
     INIT_12[255:0] = INIT_12
     INIT_13[255:0] = INIT_13
     INIT_14[255:0] = INIT_14
     INIT_15[255:0] = INIT_15
     INIT_16[255:0] = INIT_16
     INIT_17[255:0] = INIT_17
     INIT_18[255:0] = INIT_18
     INIT_19[255:0] = INIT_19
     INIT_1A[255:0] = INIT_1A
     INIT_1B[255:0] = INIT_1B
     INIT_1C[255:0] = INIT_1C
     INIT_1D[255:0] = INIT_1D
     INIT_1E[255:0] = INIT_1E
     INIT_1F[255:0] = INIT_1F

     INIT_20[255:0] = INIT_20
     INIT_21[255:0] = INIT_21
     INIT_22[255:0] = INIT_22
     INIT_23[255:0] = INIT_23
     INIT_24[255:0] = INIT_24
     INIT_25[255:0] = INIT_25
     INIT_26[255:0] = INIT_26
     INIT_27[255:0] = INIT_27
     INIT_28[255:0] = INIT_28
     INIT_29[255:0] = INIT_29
     INIT_2A[255:0] = INIT_2A
     INIT_2B[255:0] = INIT_2B
     INIT_2C[255:0] = INIT_2C
     INIT_2D[255:0] = INIT_2D
     INIT_2E[255:0] = INIT_2E
     INIT_2F[255:0] = INIT_2F

     INIT_30[255:0] = INIT_30
     INIT_31[255:0] = INIT_31
     INIT_32[255:0] = INIT_32
     INIT_33[255:0] = INIT_33
     INIT_34[255:0] = INIT_34
     INIT_35[255:0] = INIT_35
     INIT_36[255:0] = INIT_36
     INIT_37[255:0] = INIT_37
     INIT_38[255:0] = INIT_38
     INIT_39[255:0] = INIT_39
     INIT_3A[255:0] = INIT_3A
     INIT_3B[255:0] = INIT_3B
     INIT_3C[255:0] = INIT_3C
     INIT_3D[255:0] = INIT_3D
     INIT_3E[255:0] = INIT_3E
     INIT_3F[255:0] = INIT_3F

     ZINV_CLKARDCLK = ZINV_CLKARDCLK
     ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
     ZINV_ENARDEN = ZINV_ENARDEN
     ZINV_ENBWREN = ZINV_ENBWREN
     ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
     ZINV_RSTRAMB = ZINV_RSTRAMB
     ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
     ZINV_RSTREGB = ZINV_RSTREGB
     ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
     ZINV_REGCLKB = ZINV_REGCLKB

     DOA_REG = DOA_REG
     DOB_REG = DOB_REG

     SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
     READ_WIDTH_A_9 = READ_WIDTH_A_9
     READ_WIDTH_A_4 = READ_WIDTH_A_4
     READ_WIDTH_A_2 = READ_WIDTH_A_2
     READ_WIDTH_B_18 = READ_WIDTH_B_18
     READ_WIDTH_B_9 = READ_WIDTH_B_9
     READ_WIDTH_B_4 = READ_WIDTH_B_4
     READ_WIDTH_B_2 = READ_WIDTH_B_2
     READ_WIDTH_B_1 = READ_WIDTH_B_1

     SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
     WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
     WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
     WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
     WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
     WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
     WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
     WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
     WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
     WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
     WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

     WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
     WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
     WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
     WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST
   
      READ_WIDTH_A_1  = Y1_READ_WIDTH_A_1
      READ_WIDTH_A_18 = Y1_READ_WIDTH_A_18
     </meta>
                <meta name="fasm_prefix">RAMB18_Y1</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- Y0 should point to a rambfifo18e1 model, not ramb18e1 model. -->
              <direct input="RAMB18E1_Y0.DOPADOP" name="RAMB18_X0Y0_DOADOP" output="BRAM.RAMB18_Y0_DOP[1:0]"/>
              <direct input="RAMB18E1_Y0.DOPBDOP" name="RAMB18_X0Y0_DOBDOP" output="BRAM.RAMB18_Y0_DOP[3:2]"/>
              <direct input="RAMB18E1_Y0.DOADO" name="RAMB18_X0Y0_DOADO" output="BRAM.RAMB18_Y0_DO[15:0]"/>
              <direct input="RAMB18E1_Y0.DOBDO" name="RAMB18_X0Y0_DOBDO" output="BRAM.RAMB18_Y0_DO[31:16]"/>
              <direct input="RAMB18E1_Y1.DOADO" name="RAMB18_X0Y1_DOADO" output="BRAM.RAMB18_Y1_DOADO"/>
              <direct input="RAMB18E1_Y1.DOBDO" name="RAMB18_X0Y1_DOBDO" output="BRAM.RAMB18_Y1_DOBDO"/>
              <direct input="RAMB18E1_Y1.DOPADOP" name="RAMB18_X0Y1_DOPADOP" output="BRAM.RAMB18_Y1_DOPADOP"/>
              <direct input="RAMB18E1_Y1.DOPBDOP" name="RAMB18_X0Y1_DOPBDOP" output="BRAM.RAMB18_Y1_DOPBDOP"/>
              <direct input="BRAM.RAMB18_Y0_ADDRARDADDR" name="RAMB18_X0Y0_ADDRARDADDR" output="RAMB18E1_Y0.ADDRARDADDR"/>
              <direct input="BRAM.RAMB18_Y0_ADDRATIEHIGH" name="RAMB18_X0Y0_ADDRATIEHIGH" output="RAMB18E1_Y0.ADDRATIEHIGH"/>
              <direct input="BRAM.RAMB18_Y0_ADDRBTIEHIGH" name="RAMB18_X0Y0_ADDRBTIEHIGH" output="RAMB18E1_Y0.ADDRBTIEHIGH"/>
              <direct input="BRAM.RAMB18_Y0_ADDRBWRADDR" name="RAMB18_X0Y0_ADDRBWRADDR" output="RAMB18E1_Y0.ADDRBWRADDR"/>
              <direct input="BRAM.RAMB18_Y0_RDCLK" name="RAMB18_X0Y0_RDCLK" output="RAMB18E1_Y0.CLKARDCLK"/>
              <direct input="BRAM.RAMB18_Y0_WRCLK" name="RAMB18_X0Y0_WRCLK" output="RAMB18E1_Y0.CLKBWRCLK"/>
              <direct input="BRAM.RAMB18_Y0_DIADI" name="RAMB18_X0Y0_DIADI" output="RAMB18E1_Y0.DIADI"/>
              <direct input="BRAM.RAMB18_Y0_DIBDI" name="RAMB18_X0Y0_DIBDI" output="RAMB18E1_Y0.DIBDI"/>
              <direct input="BRAM.RAMB18_Y0_DIPADIP" name="RAMB18_X0Y0_DIPADIP" output="RAMB18E1_Y0.DIPADIP"/>
              <direct input="BRAM.RAMB18_Y0_DIPBDIP" name="RAMB18_X0Y0_DIPBDIP" output="RAMB18E1_Y0.DIPBDIP"/>
              <direct input="BRAM.RAMB18_Y0_RDEN" name="RAMB18_X0Y0_RDEN" output="RAMB18E1_Y0.ENARDEN"/>
              <direct input="BRAM.RAMB18_Y0_WREN" name="RAMB18_X0Y0_WREN" output="RAMB18E1_Y0.ENBWREN"/>
              <direct input="BRAM.RAMB18_Y0_REGCE" name="RAMB18_X0Y0_REGCE" output="RAMB18E1_Y0.REGCEAREGCE"/>
              <direct input="BRAM.RAMB18_Y0_REGCEB" name="RAMB18_X0Y0_REGCEB" output="RAMB18E1_Y0.REGCEB"/>
              <direct input="BRAM.RAMB18_Y0_RDRCLK" name="RAMB18_X0Y0_RDRCLK" output="RAMB18E1_Y0.REGCLKARDRCLK"/>
              <direct input="BRAM.RAMB18_Y0_REGCLKB" name="RAMB18_X0Y0_REGCLKB" output="RAMB18E1_Y0.REGCLKB"/>
              <direct input="BRAM.RAMB18_Y0_RST" name="RAMB18_X0Y0_RST" output="RAMB18E1_Y0.RSTRAMARSTRAM"/>
              <direct input="BRAM.RAMB18_Y0_RSTRAMB" name="RAMB18_X0Y0_RSTRAMB" output="RAMB18E1_Y0.RSTRAMB"/>
              <direct input="BRAM.RAMB18_Y0_RSTREG" name="RAMB18_X0Y0_RSTREG" output="RAMB18E1_Y0.RSTREGARSTREG"/>
              <direct input="BRAM.RAMB18_Y0_RSTREGB" name="RAMB18_X0Y0_RSTREGB" output="RAMB18E1_Y0.RSTREGB"/>
              <direct input="BRAM.RAMB18_Y0_WEA" name="RAMB18_X0Y0_WEA" output="RAMB18E1_Y0.WEA"/>
              <direct input="BRAM.RAMB18_Y0_WEBWE" name="RAMB18_X0Y0_WEBWE" output="RAMB18E1_Y0.WEBWE"/>
              <direct input="BRAM.RAMB18_Y1_ADDRARDADDR" name="RAMB18_X0Y1_ADDRARDADDR" output="RAMB18E1_Y1.ADDRARDADDR"/>
              <direct input="BRAM.RAMB18_Y1_ADDRATIEHIGH" name="RAMB18_X0Y1_ADDRATIEHIGH" output="RAMB18E1_Y1.ADDRATIEHIGH"/>
              <direct input="BRAM.RAMB18_Y1_ADDRBTIEHIGH" name="RAMB18_X0Y1_ADDRBTIEHIGH" output="RAMB18E1_Y1.ADDRBTIEHIGH"/>
              <direct input="BRAM.RAMB18_Y1_ADDRBWRADDR" name="RAMB18_X0Y1_ADDRBWRADDR" output="RAMB18E1_Y1.ADDRBWRADDR"/>
              <direct input="BRAM.RAMB18_Y1_CLKARDCLK" name="RAMB18_X0Y1_CLKARDCLK" output="RAMB18E1_Y1.CLKARDCLK"/>
              <direct input="BRAM.RAMB18_Y1_CLKBWRCLK" name="RAMB18_X0Y1_CLKBWRCLK" output="RAMB18E1_Y1.CLKBWRCLK"/>
              <direct input="BRAM.RAMB18_Y1_DIADI" name="RAMB18_X0Y1_DIADI" output="RAMB18E1_Y1.DIADI"/>
              <direct input="BRAM.RAMB18_Y1_DIBDI" name="RAMB18_X0Y1_DIBDI" output="RAMB18E1_Y1.DIBDI"/>
              <direct input="BRAM.RAMB18_Y1_DIPADIP" name="RAMB18_X0Y1_DIPADIP" output="RAMB18E1_Y1.DIPADIP"/>
              <direct input="BRAM.RAMB18_Y1_DIPBDIP" name="RAMB18_X0Y1_DIPBDIP" output="RAMB18E1_Y1.DIPBDIP"/>
              <direct input="BRAM.RAMB18_Y1_ENARDEN" name="RAMB18_X0Y1_ENARDEN" output="RAMB18E1_Y1.ENARDEN"/>
              <direct input="BRAM.RAMB18_Y1_ENBWREN" name="RAMB18_X0Y1_ENBWREN" output="RAMB18E1_Y1.ENBWREN"/>
              <direct input="BRAM.RAMB18_Y1_REGCEAREGCE" name="RAMB18_X0Y1_REGCEAREGCE" output="RAMB18E1_Y1.REGCEAREGCE"/>
              <direct input="BRAM.RAMB18_Y1_REGCEB" name="RAMB18_X0Y1_REGCEB" output="RAMB18E1_Y1.REGCEB"/>
              <direct input="BRAM.RAMB18_Y1_REGCLKARDRCLK" name="RAMB18_X0Y1_REGCLKARDRCLK" output="RAMB18E1_Y1.REGCLKARDRCLK"/>
              <direct input="BRAM.RAMB18_Y1_REGCLKB" name="RAMB18_X0Y1_REGCLKB" output="RAMB18E1_Y1.REGCLKB"/>
              <direct input="BRAM.RAMB18_Y1_RSTRAMARSTRAM" name="RAMB18_X0Y1_RSTRAMARSTRAM" output="RAMB18E1_Y1.RSTRAMARSTRAM"/>
              <direct input="BRAM.RAMB18_Y1_RSTRAMB" name="RAMB18_X0Y1_RSTRAMB" output="RAMB18E1_Y1.RSTRAMB"/>
              <direct input="BRAM.RAMB18_Y1_RSTREGARSTREG" name="RAMB18_X0Y1_RSTREGARSTREG" output="RAMB18E1_Y1.RSTREGARSTREG"/>
              <direct input="BRAM.RAMB18_Y1_RSTREGB" name="RAMB18_X0Y1_RSTREGB" output="RAMB18E1_Y1.RSTREGB"/>
              <direct input="BRAM.RAMB18_Y1_WEA" name="RAMB18_X0Y1_WEA" output="RAMB18E1_Y1.WEA"/>
              <direct input="BRAM.RAMB18_Y1_WEBWE" name="RAMB18_X0Y1_WEBWE" output="RAMB18E1_Y1.WEBWE"/>
            </interconnect>
          </mode>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR" name="RAMB18_X0Y0_ADDRARDADDR" output="BRAM.RAMB18_Y0_ADDRARDADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH" name="RAMB18_X0Y0_ADDRATIEHIGH" output="BRAM.RAMB18_Y0_ADDRATIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH" name="RAMB18_X0Y0_ADDRBTIEHIGH" output="BRAM.RAMB18_Y0_ADDRBTIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR" name="RAMB18_X0Y0_ADDRBWRADDR" output="BRAM.RAMB18_Y0_ADDRBWRADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIADI" name="RAMB18_X0Y0_DIADI" output="BRAM.RAMB18_Y0_DIADI"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIBDI" name="RAMB18_X0Y0_DIBDI" output="BRAM.RAMB18_Y0_DIBDI"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIPADIP" name="RAMB18_X0Y0_DIPADIP" output="BRAM.RAMB18_Y0_DIPADIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIPBDIP" name="RAMB18_X0Y0_DIPBDIP" output="BRAM.RAMB18_Y0_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDCLK" name="RAMB18_X0Y0_RDCLK" output="BRAM.RAMB18_Y0_RDCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDEN" name="RAMB18_X0Y0_RDEN" output="BRAM.RAMB18_Y0_RDEN"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDRCLK" name="RAMB18_X0Y0_RDRCLK" output="BRAM.RAMB18_Y0_RDRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCEB" name="RAMB18_X0Y0_REGCEB" output="BRAM.RAMB18_Y0_REGCEB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCE" name="RAMB18_X0Y0_REGCE" output="BRAM.RAMB18_Y0_REGCE"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCLKB" name="RAMB18_X0Y0_REGCLKB" output="BRAM.RAMB18_Y0_REGCLKB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTRAMB" name="RAMB18_X0Y0_RSTRAMB" output="BRAM.RAMB18_Y0_RSTRAMB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTREGB" name="RAMB18_X0Y0_RSTREGB" output="BRAM.RAMB18_Y0_RSTREGB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTREG" name="RAMB18_X0Y0_RSTREG" output="BRAM.RAMB18_Y0_RSTREG"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RST" name="RAMB18_X0Y0_RST" output="BRAM.RAMB18_Y0_RST"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WEA" name="RAMB18_X0Y0_WEA" output="BRAM.RAMB18_Y0_WEA"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WEBWE" name="RAMB18_X0Y0_WEBWE" output="BRAM.RAMB18_Y0_WEBWE"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WRCLK" name="RAMB18_X0Y0_WRCLK" output="BRAM.RAMB18_Y0_WRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WREN" name="RAMB18_X0Y0_WREN" output="BRAM.RAMB18_Y0_WREN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR" name="RAMB18_X0Y1_ADDRARDADDR" output="BRAM.RAMB18_Y1_ADDRARDADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH" name="RAMB18_X0Y1_ADDRATIEHIGH" output="BRAM.RAMB18_Y1_ADDRATIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH" name="RAMB18_X0Y1_ADDRBTIEHIGH" output="BRAM.RAMB18_Y1_ADDRBTIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR" name="RAMB18_X0Y1_ADDRBWRADDR" output="BRAM.RAMB18_Y1_ADDRBWRADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_CLKARDCLK" name="RAMB18_X0Y1_CLKARDCLK" output="BRAM.RAMB18_Y1_CLKARDCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_CLKBWRCLK" name="RAMB18_X0Y1_CLKBWRCLK" output="BRAM.RAMB18_Y1_CLKBWRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIADI" name="RAMB18_X0Y1_DIADI" output="BRAM.RAMB18_Y1_DIADI"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIBDI" name="RAMB18_X0Y1_DIBDI" output="BRAM.RAMB18_Y1_DIBDI"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIPADIP" name="RAMB18_X0Y1_DIPADIP" output="BRAM.RAMB18_Y1_DIPADIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIPBDIP" name="RAMB18_X0Y1_DIPBDIP" output="BRAM.RAMB18_Y1_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ENARDEN" name="RAMB18_X0Y1_ENARDEN" output="BRAM.RAMB18_Y1_ENARDEN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ENBWREN" name="RAMB18_X0Y1_ENBWREN" output="BRAM.RAMB18_Y1_ENBWREN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCEAREGCE" name="RAMB18_X0Y1_REGCEAREGCE" output="BRAM.RAMB18_Y1_REGCEAREGCE"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCEB" name="RAMB18_X0Y1_REGCEB" output="BRAM.RAMB18_Y1_REGCEB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK" name="RAMB18_X0Y1_REGCLKARDRCLK" output="BRAM.RAMB18_Y1_REGCLKARDRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCLKB" name="RAMB18_X0Y1_REGCLKB" output="BRAM.RAMB18_Y1_REGCLKB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM" name="RAMB18_X0Y1_RSTRAMARSTRAM" output="BRAM.RAMB18_Y1_RSTRAMARSTRAM"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTRAMB" name="RAMB18_X0Y1_RSTRAMB" output="BRAM.RAMB18_Y1_RSTRAMB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG" name="RAMB18_X0Y1_RSTREGARSTREG" output="BRAM.RAMB18_Y1_RSTREGARSTREG"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTREGB" name="RAMB18_X0Y1_RSTREGB" output="BRAM.RAMB18_Y1_RSTREGB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_WEA" name="RAMB18_X0Y1_WEA" output="BRAM.RAMB18_Y1_WEA"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_WEBWE" name="RAMB18_X0Y1_WEBWE" output="BRAM.RAMB18_Y1_WEBWE"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL" name="RAMB36_X0Y0_ADDRARDADDRL" output="BRAM.RAMB36_Y0_ADDRARDADDRL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU" name="RAMB36_X0Y0_ADDRARDADDRU" output="BRAM.RAMB36_Y0_ADDRARDADDRU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL" name="RAMB36_X0Y0_ADDRBWRADDRL" output="BRAM.RAMB36_Y0_ADDRBWRADDRL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU" name="RAMB36_X0Y0_ADDRBWRADDRU" output="BRAM.RAMB36_Y0_ADDRBWRADDRU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEINA" name="RAMB36_X0Y0_CASCADEINA" output="BRAM.RAMB36_Y0_CASCADEINA"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEINB" name="RAMB36_X0Y0_CASCADEINB" output="BRAM.RAMB36_Y0_CASCADEINB"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKARDCLKL" name="RAMB36_X0Y0_CLKARDCLKL" output="BRAM.RAMB36_Y0_CLKARDCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKARDCLKU" name="RAMB36_X0Y0_CLKARDCLKU" output="BRAM.RAMB36_Y0_CLKARDCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL" name="RAMB36_X0Y0_CLKBWRCLKL" output="BRAM.RAMB36_Y0_CLKBWRCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU" name="RAMB36_X0Y0_CLKBWRCLKU" output="BRAM.RAMB36_Y0_CLKBWRCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIADI" name="RAMB36_X0Y0_DIADI" output="BRAM.RAMB36_Y0_DIADI"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIBDI" name="RAMB36_X0Y0_DIBDI" output="BRAM.RAMB36_Y0_DIBDI"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIPADIP" name="RAMB36_X0Y0_DIPADIP" output="BRAM.RAMB36_Y0_DIPADIP"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIPBDIP" name="RAMB36_X0Y0_DIPBDIP" output="BRAM.RAMB36_Y0_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENARDENL" name="RAMB36_X0Y0_ENARDENL" output="BRAM.RAMB36_Y0_ENARDENL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENARDENU" name="RAMB36_X0Y0_ENARDENU" output="BRAM.RAMB36_Y0_ENARDENU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENBWRENL" name="RAMB36_X0Y0_ENBWRENL" output="BRAM.RAMB36_Y0_ENBWRENL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENBWRENU" name="RAMB36_X0Y0_ENBWRENU" output="BRAM.RAMB36_Y0_ENBWRENU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_INJECTDBITERR" name="RAMB36_X0Y0_INJECTDBITERR" output="BRAM.RAMB36_Y0_INJECTDBITERR"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_INJECTSBITERR" name="RAMB36_X0Y0_INJECTSBITERR" output="BRAM.RAMB36_Y0_INJECTSBITERR"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL" name="RAMB36_X0Y0_REGCEAREGCEL" output="BRAM.RAMB36_Y0_REGCEAREGCEL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU" name="RAMB36_X0Y0_REGCEAREGCEU" output="BRAM.RAMB36_Y0_REGCEAREGCEU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEBL" name="RAMB36_X0Y0_REGCEBL" output="BRAM.RAMB36_Y0_REGCEBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEBU" name="RAMB36_X0Y0_REGCEBU" output="BRAM.RAMB36_Y0_REGCEBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL" name="RAMB36_X0Y0_REGCLKARDRCLKL" output="BRAM.RAMB36_Y0_REGCLKARDRCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU" name="RAMB36_X0Y0_REGCLKARDRCLKU" output="BRAM.RAMB36_Y0_REGCLKARDRCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKBL" name="RAMB36_X0Y0_REGCLKBL" output="BRAM.RAMB36_Y0_REGCLKBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKBU" name="RAMB36_X0Y0_REGCLKBU" output="BRAM.RAMB36_Y0_REGCLKBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST" name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="BRAM.RAMB36_Y0_RSTRAMARSTRAMLRST"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU" name="RAMB36_X0Y0_RSTRAMARSTRAMU" output="BRAM.RAMB36_Y0_RSTRAMARSTRAMU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMBL" name="RAMB36_X0Y0_RSTRAMBL" output="BRAM.RAMB36_Y0_RSTRAMBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMBU" name="RAMB36_X0Y0_RSTRAMBU" output="BRAM.RAMB36_Y0_RSTRAMBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL" name="RAMB36_X0Y0_RSTREGARSTREGL" output="BRAM.RAMB36_Y0_RSTREGARSTREGL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU" name="RAMB36_X0Y0_RSTREGARSTREGU" output="BRAM.RAMB36_Y0_RSTREGARSTREGU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGBL" name="RAMB36_X0Y0_RSTREGBL" output="BRAM.RAMB36_Y0_RSTREGBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGBU" name="RAMB36_X0Y0_RSTREGBU" output="BRAM.RAMB36_Y0_RSTREGBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTBRAMRST" name="RAMB36_X0Y0_TSTBRAMRST" output="BRAM.RAMB36_Y0_TSTBRAMRST"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTCNT" name="RAMB36_X0Y0_TSTCNT" output="BRAM.RAMB36_Y0_TSTCNT"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTFLAGIN" name="RAMB36_X0Y0_TSTFLAGIN" output="BRAM.RAMB36_Y0_TSTFLAGIN"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTIN" name="RAMB36_X0Y0_TSTIN" output="BRAM.RAMB36_Y0_TSTIN"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTOFF" name="RAMB36_X0Y0_TSTOFF" output="BRAM.RAMB36_Y0_TSTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF" name="RAMB36_X0Y0_TSTRDCNTOFF" output="BRAM.RAMB36_Y0_TSTRDCNTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTRDOS" name="RAMB36_X0Y0_TSTRDOS" output="BRAM.RAMB36_Y0_TSTRDOS"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF" name="RAMB36_X0Y0_TSTWRCNTOFF" output="BRAM.RAMB36_Y0_TSTWRCNTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTWROS" name="RAMB36_X0Y0_TSTWROS" output="BRAM.RAMB36_Y0_TSTWROS"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEAL" name="RAMB36_X0Y0_WEAL" output="BRAM.RAMB36_Y0_WEAL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEAU" name="RAMB36_X0Y0_WEAU" output="BRAM.RAMB36_Y0_WEAU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEBWEL" name="RAMB36_X0Y0_WEBWEL" output="BRAM.RAMB36_Y0_WEBWEL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEBWEU" name="RAMB36_X0Y0_WEBWEU" output="BRAM.RAMB36_Y0_WEBWEU"/>
          <direct input="BRAM.RAMB18_Y0_ALMOSTEMPTY" name="RAMB18_X0Y0_ALMOSTEMPTY" output="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB18_Y0_ALMOSTFULL" name="RAMB18_X0Y0_ALMOSTFULL" output="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL"/>
          <direct input="BRAM.RAMB18_Y0_DOP" name="RAMB18_X0Y0_DOP" output="BRAM_X0.RAMB18_X0Y0_DOP"/>
          <direct input="BRAM.RAMB18_Y0_DO" name="RAMB18_X0Y0_DO" output="BRAM_X0.RAMB18_X0Y0_DO"/>
          <direct input="BRAM.RAMB18_Y0_EMPTY" name="RAMB18_X0Y0_EMPTY" output="BRAM_X0.RAMB18_X0Y0_EMPTY"/>
          <direct input="BRAM.RAMB18_Y0_FULL" name="RAMB18_X0Y0_FULL" output="BRAM_X0.RAMB18_X0Y0_FULL"/>
          <direct input="BRAM.RAMB18_Y0_RDCOUNT" name="RAMB18_X0Y0_RDCOUNT" output="BRAM_X0.RAMB18_X0Y0_RDCOUNT"/>
          <direct input="BRAM.RAMB18_Y0_RDERR" name="RAMB18_X0Y0_RDERR" output="BRAM_X0.RAMB18_X0Y0_RDERR"/>
          <direct input="BRAM.RAMB18_Y0_WRCOUNT" name="RAMB18_X0Y0_WRCOUNT" output="BRAM_X0.RAMB18_X0Y0_WRCOUNT"/>
          <direct input="BRAM.RAMB18_Y0_WRERR" name="RAMB18_X0Y0_WRERR" output="BRAM_X0.RAMB18_X0Y0_WRERR"/>
          <direct input="BRAM.RAMB18_Y1_ALMOSTEMPTY" name="RAMB18_X0Y1_ALMOSTEMPTY" output="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB18_Y1_ALMOSTFULL" name="RAMB18_X0Y1_ALMOSTFULL" output="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL"/>
          <direct input="BRAM.RAMB18_Y1_DOADO" name="RAMB18_X0Y1_DOADO" output="BRAM_X0.RAMB18_X0Y1_DOADO"/>
          <direct input="BRAM.RAMB18_Y1_DOBDO" name="RAMB18_X0Y1_DOBDO" output="BRAM_X0.RAMB18_X0Y1_DOBDO"/>
          <direct input="BRAM.RAMB18_Y1_DOPADOP" name="RAMB18_X0Y1_DOPADOP" output="BRAM_X0.RAMB18_X0Y1_DOPADOP"/>
          <direct input="BRAM.RAMB18_Y1_DOPBDOP" name="RAMB18_X0Y1_DOPBDOP" output="BRAM_X0.RAMB18_X0Y1_DOPBDOP"/>
          <direct input="BRAM.RAMB18_Y1_EMPTY" name="RAMB18_X0Y1_EMPTY" output="BRAM_X0.RAMB18_X0Y1_EMPTY"/>
          <direct input="BRAM.RAMB18_Y1_FULL" name="RAMB18_X0Y1_FULL" output="BRAM_X0.RAMB18_X0Y1_FULL"/>
          <direct input="BRAM.RAMB18_Y1_RDCOUNT" name="RAMB18_X0Y1_RDCOUNT" output="BRAM_X0.RAMB18_X0Y1_RDCOUNT"/>
          <direct input="BRAM.RAMB18_Y1_RDERR" name="RAMB18_X0Y1_RDERR" output="BRAM_X0.RAMB18_X0Y1_RDERR"/>
          <direct input="BRAM.RAMB18_Y1_WRCOUNT" name="RAMB18_X0Y1_WRCOUNT" output="BRAM_X0.RAMB18_X0Y1_WRCOUNT"/>
          <direct input="BRAM.RAMB18_Y1_WRERR" name="RAMB18_X0Y1_WRERR" output="BRAM_X0.RAMB18_X0Y1_WRERR"/>
          <direct input="BRAM.RAMB36_Y0_ALMOSTEMPTY" name="RAMB36_X0Y0_ALMOSTEMPTY" output="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB36_Y0_ALMOSTFULL" name="RAMB36_X0Y0_ALMOSTFULL" output="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL"/>
          <direct input="BRAM.RAMB36_Y0_CASCADEOUTA" name="RAMB36_X0Y0_CASCADEOUTA" output="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA"/>
          <direct input="BRAM.RAMB36_Y0_CASCADEOUTB" name="RAMB36_X0Y0_CASCADEOUTB" output="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB"/>
          <direct input="BRAM.RAMB36_Y0_DBITERR" name="RAMB36_X0Y0_DBITERR" output="BRAM_X0.RAMB36_X0Y0_DBITERR"/>
          <direct input="BRAM.RAMB36_Y0_DOADO" name="RAMB36_X0Y0_DOADO" output="BRAM_X0.RAMB36_X0Y0_DOADO"/>
          <direct input="BRAM.RAMB36_Y0_DOBDO" name="RAMB36_X0Y0_DOBDO" output="BRAM_X0.RAMB36_X0Y0_DOBDO"/>
          <direct input="BRAM.RAMB36_Y0_DOPADOP" name="RAMB36_X0Y0_DOPADOP" output="BRAM_X0.RAMB36_X0Y0_DOPADOP"/>
          <direct input="BRAM.RAMB36_Y0_DOPBDOP" name="RAMB36_X0Y0_DOPBDOP" output="BRAM_X0.RAMB36_X0Y0_DOPBDOP"/>
          <direct input="BRAM.RAMB36_Y0_ECCPARITY" name="RAMB36_X0Y0_ECCPARITY" output="BRAM_X0.RAMB36_X0Y0_ECCPARITY"/>
          <direct input="BRAM.RAMB36_Y0_EMPTY" name="RAMB36_X0Y0_EMPTY" output="BRAM_X0.RAMB36_X0Y0_EMPTY"/>
          <direct input="BRAM.RAMB36_Y0_FULL" name="RAMB36_X0Y0_FULL" output="BRAM_X0.RAMB36_X0Y0_FULL"/>
          <direct input="BRAM.RAMB36_Y0_RDCOUNT" name="RAMB36_X0Y0_RDCOUNT" output="BRAM_X0.RAMB36_X0Y0_RDCOUNT"/>
          <direct input="BRAM.RAMB36_Y0_RDERR" name="RAMB36_X0Y0_RDERR" output="BRAM_X0.RAMB36_X0Y0_RDERR"/>
          <direct input="BRAM.RAMB36_Y0_SBITERR" name="RAMB36_X0Y0_SBITERR" output="BRAM_X0.RAMB36_X0Y0_SBITERR"/>
          <direct input="BRAM.RAMB36_Y0_TSTOUT" name="RAMB36_X0Y0_TSTOUT" output="BRAM_X0.RAMB36_X0Y0_TSTOUT"/>
          <direct input="BRAM.RAMB36_Y0_WRCOUNT" name="RAMB36_X0Y0_WRCOUNT" output="BRAM_X0.RAMB36_X0Y0_WRCOUNT"/>
          <direct input="BRAM.RAMB36_Y0_WRERR" name="RAMB36_X0Y0_WRERR" output="BRAM_X0.RAMB36_X0Y0_WRERR"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">ignore</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY" name="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL" name="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[0]" name="BRAM_X0.RAMB18_X0Y0_DO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[10]" name="BRAM_X0.RAMB18_X0Y0_DO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[11]" name="BRAM_X0.RAMB18_X0Y0_DO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[12]" name="BRAM_X0.RAMB18_X0Y0_DO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[13]" name="BRAM_X0.RAMB18_X0Y0_DO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[14]" name="BRAM_X0.RAMB18_X0Y0_DO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[15]" name="BRAM_X0.RAMB18_X0Y0_DO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[1]" name="BRAM_X0.RAMB18_X0Y0_DO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[2]" name="BRAM_X0.RAMB18_X0Y0_DO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[3]" name="BRAM_X0.RAMB18_X0Y0_DO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[4]" name="BRAM_X0.RAMB18_X0Y0_DO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[5]" name="BRAM_X0.RAMB18_X0Y0_DO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[6]" name="BRAM_X0.RAMB18_X0Y0_DO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[7]" name="BRAM_X0.RAMB18_X0Y0_DO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[8]" name="BRAM_X0.RAMB18_X0Y0_DO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[9]" name="BRAM_X0.RAMB18_X0Y0_DO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[16]" name="BRAM_X0.RAMB18_X0Y0_DO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[26]" name="BRAM_X0.RAMB18_X0Y0_DO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[27]" name="BRAM_X0.RAMB18_X0Y0_DO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[28]" name="BRAM_X0.RAMB18_X0Y0_DO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[29]" name="BRAM_X0.RAMB18_X0Y0_DO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[30]" name="BRAM_X0.RAMB18_X0Y0_DO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[31]" name="BRAM_X0.RAMB18_X0Y0_DO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[17]" name="BRAM_X0.RAMB18_X0Y0_DO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[18]" name="BRAM_X0.RAMB18_X0Y0_DO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[19]" name="BRAM_X0.RAMB18_X0Y0_DO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[20]" name="BRAM_X0.RAMB18_X0Y0_DO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[21]" name="BRAM_X0.RAMB18_X0Y0_DO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[22]" name="BRAM_X0.RAMB18_X0Y0_DO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[23]" name="BRAM_X0.RAMB18_X0Y0_DO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[24]" name="BRAM_X0.RAMB18_X0Y0_DO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[25]" name="BRAM_X0.RAMB18_X0Y0_DO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[0]" name="BRAM_X0.RAMB18_X0Y0_DOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[1]" name="BRAM_X0.RAMB18_X0Y0_DOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[2]" name="BRAM_X0.RAMB18_X0Y0_DOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[3]" name="BRAM_X0.RAMB18_X0Y0_DOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_EMPTY" name="BRAM_X0.RAMB18_X0Y0_EMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_FULL" name="BRAM_X0.RAMB18_X0Y0_FULL_to_BLK-TL-BRAM_L.BRAM_FIFO18_FULL" output="BLK-TL-BRAM_L.BRAM_FIFO18_FULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[0]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[10]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[11]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[1]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[2]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[3]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[4]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[5]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[6]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[7]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[8]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[9]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDERR" name="BRAM_X0.RAMB18_X0Y0_RDERR_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDERR" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[0]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[10]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[11]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[1]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[2]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[3]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[4]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[5]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[6]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[7]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[8]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[9]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRERR" name="BRAM_X0.RAMB18_X0Y0_WRERR_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRERR" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY" name="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL" name="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA" name="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA_to_BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" output="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB" name="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB_to_BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" output="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DBITERR" name="BRAM_X0.RAMB36_X0Y0_DBITERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[0]" name="BRAM_X0.RAMB36_X0Y0_DOADO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[20]" name="BRAM_X0.RAMB36_X0Y0_DOADO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[22]" name="BRAM_X0.RAMB36_X0Y0_DOADO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[24]" name="BRAM_X0.RAMB36_X0Y0_DOADO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[26]" name="BRAM_X0.RAMB36_X0Y0_DOADO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[28]" name="BRAM_X0.RAMB36_X0Y0_DOADO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[30]" name="BRAM_X0.RAMB36_X0Y0_DOADO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[2]" name="BRAM_X0.RAMB36_X0Y0_DOADO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[4]" name="BRAM_X0.RAMB36_X0Y0_DOADO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[6]" name="BRAM_X0.RAMB36_X0Y0_DOADO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[8]" name="BRAM_X0.RAMB36_X0Y0_DOADO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[10]" name="BRAM_X0.RAMB36_X0Y0_DOADO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[12]" name="BRAM_X0.RAMB36_X0Y0_DOADO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[14]" name="BRAM_X0.RAMB36_X0Y0_DOADO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[16]" name="BRAM_X0.RAMB36_X0Y0_DOADO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[18]" name="BRAM_X0.RAMB36_X0Y0_DOADO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[1]" name="BRAM_X0.RAMB36_X0Y0_DOADO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[21]" name="BRAM_X0.RAMB36_X0Y0_DOADO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[23]" name="BRAM_X0.RAMB36_X0Y0_DOADO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[25]" name="BRAM_X0.RAMB36_X0Y0_DOADO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[27]" name="BRAM_X0.RAMB36_X0Y0_DOADO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[29]" name="BRAM_X0.RAMB36_X0Y0_DOADO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[31]" name="BRAM_X0.RAMB36_X0Y0_DOADO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[3]" name="BRAM_X0.RAMB36_X0Y0_DOADO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[5]" name="BRAM_X0.RAMB36_X0Y0_DOADO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[7]" name="BRAM_X0.RAMB36_X0Y0_DOADO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[9]" name="BRAM_X0.RAMB36_X0Y0_DOADO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[11]" name="BRAM_X0.RAMB36_X0Y0_DOADO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[13]" name="BRAM_X0.RAMB36_X0Y0_DOADO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[15]" name="BRAM_X0.RAMB36_X0Y0_DOADO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[17]" name="BRAM_X0.RAMB36_X0Y0_DOADO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[19]" name="BRAM_X0.RAMB36_X0Y0_DOADO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[0]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[20]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[22]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[24]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[26]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[28]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[30]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[2]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[4]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[6]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[8]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[10]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[12]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[14]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[16]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[18]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[1]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[21]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[23]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[25]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[27]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[29]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[31]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[3]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[5]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[7]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[9]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[11]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[13]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[15]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[17]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[19]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[0]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[2]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[1]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[3]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[0]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[2]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[1]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[3]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[0]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[1]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[2]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[3]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[4]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[5]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[6]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[7]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_EMPTY" name="BRAM_X0.RAMB36_X0Y0_EMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_FULL" name="BRAM_X0.RAMB36_X0Y0_FULL_to_BLK-TL-BRAM_L.BRAM_FIFO36_FULL" output="BLK-TL-BRAM_L.BRAM_FIFO36_FULL"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[0]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[10]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[11]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[12]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[1]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[2]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[3]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[4]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[5]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[6]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[7]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[8]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[9]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDERR" name="BRAM_X0.RAMB36_X0Y0_RDERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_SBITERR" name="BRAM_X0.RAMB36_X0Y0_SBITERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[0]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[1]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[2]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[3]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[4]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[0]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[10]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[11]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[12]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[1]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[2]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[3]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[4]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[5]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[6]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[7]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[8]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[9]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRERR" name="BRAM_X0.RAMB36_X0Y0_WRERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY" name="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL" name="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[0]" name="BRAM_X0.RAMB18_X0Y1_DOADO[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[10]" name="BRAM_X0.RAMB18_X0Y1_DOADO[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[11]" name="BRAM_X0.RAMB18_X0Y1_DOADO[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[12]" name="BRAM_X0.RAMB18_X0Y1_DOADO[12]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[13]" name="BRAM_X0.RAMB18_X0Y1_DOADO[13]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[14]" name="BRAM_X0.RAMB18_X0Y1_DOADO[14]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[15]" name="BRAM_X0.RAMB18_X0Y1_DOADO[15]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[1]" name="BRAM_X0.RAMB18_X0Y1_DOADO[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[2]" name="BRAM_X0.RAMB18_X0Y1_DOADO[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[3]" name="BRAM_X0.RAMB18_X0Y1_DOADO[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[4]" name="BRAM_X0.RAMB18_X0Y1_DOADO[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[5]" name="BRAM_X0.RAMB18_X0Y1_DOADO[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[6]" name="BRAM_X0.RAMB18_X0Y1_DOADO[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[7]" name="BRAM_X0.RAMB18_X0Y1_DOADO[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[8]" name="BRAM_X0.RAMB18_X0Y1_DOADO[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[9]" name="BRAM_X0.RAMB18_X0Y1_DOADO[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[0]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[10]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[11]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[12]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[12]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[13]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[13]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[14]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[14]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[15]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[15]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[1]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[2]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[3]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[4]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[5]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[6]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[7]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[8]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[9]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPADOP[0]" name="BRAM_X0.RAMB18_X0Y1_DOPADOP[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPADOP[1]" name="BRAM_X0.RAMB18_X0Y1_DOPADOP[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPBDOP[0]" name="BRAM_X0.RAMB18_X0Y1_DOPBDOP[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPBDOP[1]" name="BRAM_X0.RAMB18_X0Y1_DOPBDOP[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_EMPTY" name="BRAM_X0.RAMB18_X0Y1_EMPTY_to_BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY" output="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_FULL" name="BRAM_X0.RAMB18_X0Y1_FULL_to_BLK-TL-BRAM_L.BRAM_RAMB18_FULL" output="BLK-TL-BRAM_L.BRAM_RAMB18_FULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[0]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[10]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[11]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[1]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[2]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[3]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[4]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[5]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[6]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[7]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[8]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[9]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDERR" name="BRAM_X0.RAMB18_X0Y1_RDERR_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDERR" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[0]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[10]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[11]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[1]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[2]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[3]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[4]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[5]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[6]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[7]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[8]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[9]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRERR" name="BRAM_X0.RAMB18_X0Y1_WRERR_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRERR" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[10]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[11]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[12]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[13]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[2]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[3]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[4]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[5]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[6]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[7]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[8]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[9]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0_to_BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1_to_BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0_to_BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1_to_BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[10]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[11]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[12]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[13]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[2]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[3]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[4]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[5]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[6]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[7]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[8]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[9]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0_to_BRAM_X0.RAMB18_X0Y0_DIADI[0]" output="BRAM_X0.RAMB18_X0Y0_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10_to_BRAM_X0.RAMB18_X0Y0_DIADI[10]" output="BRAM_X0.RAMB18_X0Y0_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11_to_BRAM_X0.RAMB18_X0Y0_DIADI[11]" output="BRAM_X0.RAMB18_X0Y0_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12_to_BRAM_X0.RAMB18_X0Y0_DIADI[12]" output="BRAM_X0.RAMB18_X0Y0_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13_to_BRAM_X0.RAMB18_X0Y0_DIADI[13]" output="BRAM_X0.RAMB18_X0Y0_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14_to_BRAM_X0.RAMB18_X0Y0_DIADI[14]" output="BRAM_X0.RAMB18_X0Y0_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15_to_BRAM_X0.RAMB18_X0Y0_DIADI[15]" output="BRAM_X0.RAMB18_X0Y0_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1_to_BRAM_X0.RAMB18_X0Y0_DIADI[1]" output="BRAM_X0.RAMB18_X0Y0_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2_to_BRAM_X0.RAMB18_X0Y0_DIADI[2]" output="BRAM_X0.RAMB18_X0Y0_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3_to_BRAM_X0.RAMB18_X0Y0_DIADI[3]" output="BRAM_X0.RAMB18_X0Y0_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4_to_BRAM_X0.RAMB18_X0Y0_DIADI[4]" output="BRAM_X0.RAMB18_X0Y0_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5_to_BRAM_X0.RAMB18_X0Y0_DIADI[5]" output="BRAM_X0.RAMB18_X0Y0_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6_to_BRAM_X0.RAMB18_X0Y0_DIADI[6]" output="BRAM_X0.RAMB18_X0Y0_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7_to_BRAM_X0.RAMB18_X0Y0_DIADI[7]" output="BRAM_X0.RAMB18_X0Y0_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8_to_BRAM_X0.RAMB18_X0Y0_DIADI[8]" output="BRAM_X0.RAMB18_X0Y0_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9_to_BRAM_X0.RAMB18_X0Y0_DIADI[9]" output="BRAM_X0.RAMB18_X0Y0_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0_to_BRAM_X0.RAMB18_X0Y0_DIBDI[0]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10_to_BRAM_X0.RAMB18_X0Y0_DIBDI[10]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11_to_BRAM_X0.RAMB18_X0Y0_DIBDI[11]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12_to_BRAM_X0.RAMB18_X0Y0_DIBDI[12]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13_to_BRAM_X0.RAMB18_X0Y0_DIBDI[13]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14_to_BRAM_X0.RAMB18_X0Y0_DIBDI[14]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15_to_BRAM_X0.RAMB18_X0Y0_DIBDI[15]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1_to_BRAM_X0.RAMB18_X0Y0_DIBDI[1]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2_to_BRAM_X0.RAMB18_X0Y0_DIBDI[2]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3_to_BRAM_X0.RAMB18_X0Y0_DIBDI[3]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4_to_BRAM_X0.RAMB18_X0Y0_DIBDI[4]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5_to_BRAM_X0.RAMB18_X0Y0_DIBDI[5]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6_to_BRAM_X0.RAMB18_X0Y0_DIBDI[6]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7_to_BRAM_X0.RAMB18_X0Y0_DIBDI[7]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8_to_BRAM_X0.RAMB18_X0Y0_DIBDI[8]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9_to_BRAM_X0.RAMB18_X0Y0_DIBDI[9]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0_to_BRAM_X0.RAMB18_X0Y0_DIPADIP[0]" output="BRAM_X0.RAMB18_X0Y0_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1_to_BRAM_X0.RAMB18_X0Y0_DIPADIP[1]" output="BRAM_X0.RAMB18_X0Y0_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0_to_BRAM_X0.RAMB18_X0Y0_DIPBDIP[0]" output="BRAM_X0.RAMB18_X0Y0_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1_to_BRAM_X0.RAMB18_X0Y0_DIPBDIP[1]" output="BRAM_X0.RAMB18_X0Y0_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK_to_BRAM_X0.RAMB18_X0Y0_RDCLK" output="BRAM_X0.RAMB18_X0Y0_RDCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN" name="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN_to_BRAM_X0.RAMB18_X0Y0_RDEN" output="BRAM_X0.RAMB18_X0Y0_RDEN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK_to_BRAM_X0.RAMB18_X0Y0_RDRCLK" output="BRAM_X0.RAMB18_X0Y0_RDRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB_to_BRAM_X0.RAMB18_X0Y0_REGCEB" output="BRAM_X0.RAMB18_X0Y0_REGCEB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE_to_BRAM_X0.RAMB18_X0Y0_REGCE" output="BRAM_X0.RAMB18_X0Y0_REGCE"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB_to_BRAM_X0.RAMB18_X0Y0_REGCLKB" output="BRAM_X0.RAMB18_X0Y0_REGCLKB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB_to_BRAM_X0.RAMB18_X0Y0_RSTRAMB" output="BRAM_X0.RAMB18_X0Y0_RSTRAMB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB_to_BRAM_X0.RAMB18_X0Y0_RSTREGB" output="BRAM_X0.RAMB18_X0Y0_RSTREGB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG_to_BRAM_X0.RAMB18_X0Y0_RSTREG" output="BRAM_X0.RAMB18_X0Y0_RSTREG"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM_to_BRAM_X0.RAMB18_X0Y0_RST" output="BRAM_X0.RAMB18_X0Y0_RST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0_to_BRAM_X0.RAMB18_X0Y0_WEA[0]" output="BRAM_X0.RAMB18_X0Y0_WEA[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1_to_BRAM_X0.RAMB18_X0Y0_WEA[1]" output="BRAM_X0.RAMB18_X0Y0_WEA[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2_to_BRAM_X0.RAMB18_X0Y0_WEA[2]" output="BRAM_X0.RAMB18_X0Y0_WEA[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3_to_BRAM_X0.RAMB18_X0Y0_WEA[3]" output="BRAM_X0.RAMB18_X0Y0_WEA[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0_to_BRAM_X0.RAMB18_X0Y0_WEBWE[0]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1_to_BRAM_X0.RAMB18_X0Y0_WEBWE[1]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2_to_BRAM_X0.RAMB18_X0Y0_WEBWE[2]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3_to_BRAM_X0.RAMB18_X0Y0_WEBWE[3]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4_to_BRAM_X0.RAMB18_X0Y0_WEBWE[4]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5_to_BRAM_X0.RAMB18_X0Y0_WEBWE[5]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6_to_BRAM_X0.RAMB18_X0Y0_WEBWE[6]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7_to_BRAM_X0.RAMB18_X0Y0_WEBWE[7]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK_to_BRAM_X0.RAMB18_X0Y0_WRCLK" output="BRAM_X0.RAMB18_X0Y0_WRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN" name="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN_to_BRAM_X0.RAMB18_X0Y0_WREN" output="BRAM_X0.RAMB18_X0Y0_WREN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[10]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[11]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[12]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[13]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[2]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[3]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[4]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[5]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[6]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[7]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[8]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[9]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0_to_BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1_to_BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0_to_BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1_to_BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[10]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[11]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[12]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[13]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[2]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[3]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[4]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[5]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[6]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[7]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[8]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[9]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK_to_BRAM_X0.RAMB18_X0Y1_CLKARDCLK" output="BRAM_X0.RAMB18_X0Y1_CLKARDCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK_to_BRAM_X0.RAMB18_X0Y1_CLKBWRCLK" output="BRAM_X0.RAMB18_X0Y1_CLKBWRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0_to_BRAM_X0.RAMB18_X0Y1_DIADI[0]" output="BRAM_X0.RAMB18_X0Y1_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10_to_BRAM_X0.RAMB18_X0Y1_DIADI[10]" output="BRAM_X0.RAMB18_X0Y1_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11_to_BRAM_X0.RAMB18_X0Y1_DIADI[11]" output="BRAM_X0.RAMB18_X0Y1_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12_to_BRAM_X0.RAMB18_X0Y1_DIADI[12]" output="BRAM_X0.RAMB18_X0Y1_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13_to_BRAM_X0.RAMB18_X0Y1_DIADI[13]" output="BRAM_X0.RAMB18_X0Y1_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14_to_BRAM_X0.RAMB18_X0Y1_DIADI[14]" output="BRAM_X0.RAMB18_X0Y1_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15_to_BRAM_X0.RAMB18_X0Y1_DIADI[15]" output="BRAM_X0.RAMB18_X0Y1_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1_to_BRAM_X0.RAMB18_X0Y1_DIADI[1]" output="BRAM_X0.RAMB18_X0Y1_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2_to_BRAM_X0.RAMB18_X0Y1_DIADI[2]" output="BRAM_X0.RAMB18_X0Y1_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3_to_BRAM_X0.RAMB18_X0Y1_DIADI[3]" output="BRAM_X0.RAMB18_X0Y1_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4_to_BRAM_X0.RAMB18_X0Y1_DIADI[4]" output="BRAM_X0.RAMB18_X0Y1_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5_to_BRAM_X0.RAMB18_X0Y1_DIADI[5]" output="BRAM_X0.RAMB18_X0Y1_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6_to_BRAM_X0.RAMB18_X0Y1_DIADI[6]" output="BRAM_X0.RAMB18_X0Y1_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7_to_BRAM_X0.RAMB18_X0Y1_DIADI[7]" output="BRAM_X0.RAMB18_X0Y1_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8_to_BRAM_X0.RAMB18_X0Y1_DIADI[8]" output="BRAM_X0.RAMB18_X0Y1_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9_to_BRAM_X0.RAMB18_X0Y1_DIADI[9]" output="BRAM_X0.RAMB18_X0Y1_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0_to_BRAM_X0.RAMB18_X0Y1_DIBDI[0]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10_to_BRAM_X0.RAMB18_X0Y1_DIBDI[10]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11_to_BRAM_X0.RAMB18_X0Y1_DIBDI[11]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12_to_BRAM_X0.RAMB18_X0Y1_DIBDI[12]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13_to_BRAM_X0.RAMB18_X0Y1_DIBDI[13]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14_to_BRAM_X0.RAMB18_X0Y1_DIBDI[14]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15_to_BRAM_X0.RAMB18_X0Y1_DIBDI[15]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1_to_BRAM_X0.RAMB18_X0Y1_DIBDI[1]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2_to_BRAM_X0.RAMB18_X0Y1_DIBDI[2]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3_to_BRAM_X0.RAMB18_X0Y1_DIBDI[3]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4_to_BRAM_X0.RAMB18_X0Y1_DIBDI[4]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5_to_BRAM_X0.RAMB18_X0Y1_DIBDI[5]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6_to_BRAM_X0.RAMB18_X0Y1_DIBDI[6]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7_to_BRAM_X0.RAMB18_X0Y1_DIBDI[7]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8_to_BRAM_X0.RAMB18_X0Y1_DIBDI[8]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9_to_BRAM_X0.RAMB18_X0Y1_DIBDI[9]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0_to_BRAM_X0.RAMB18_X0Y1_DIPADIP[0]" output="BRAM_X0.RAMB18_X0Y1_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1_to_BRAM_X0.RAMB18_X0Y1_DIPADIP[1]" output="BRAM_X0.RAMB18_X0Y1_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0_to_BRAM_X0.RAMB18_X0Y1_DIPBDIP[0]" output="BRAM_X0.RAMB18_X0Y1_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1_to_BRAM_X0.RAMB18_X0Y1_DIPBDIP[1]" output="BRAM_X0.RAMB18_X0Y1_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN" name="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN_to_BRAM_X0.RAMB18_X0Y1_ENARDEN" output="BRAM_X0.RAMB18_X0Y1_ENARDEN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN" name="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN_to_BRAM_X0.RAMB18_X0Y1_ENBWREN" output="BRAM_X0.RAMB18_X0Y1_ENBWREN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE_to_BRAM_X0.RAMB18_X0Y1_REGCEAREGCE" output="BRAM_X0.RAMB18_X0Y1_REGCEAREGCE"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB_to_BRAM_X0.RAMB18_X0Y1_REGCEB" output="BRAM_X0.RAMB18_X0Y1_REGCEB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK_to_BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK" output="BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB_to_BRAM_X0.RAMB18_X0Y1_REGCLKB" output="BRAM_X0.RAMB18_X0Y1_REGCLKB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM_to_BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM" output="BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB_to_BRAM_X0.RAMB18_X0Y1_RSTRAMB" output="BRAM_X0.RAMB18_X0Y1_RSTRAMB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG_to_BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG" output="BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB_to_BRAM_X0.RAMB18_X0Y1_RSTREGB" output="BRAM_X0.RAMB18_X0Y1_RSTREGB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0_to_BRAM_X0.RAMB18_X0Y1_WEA[0]" output="BRAM_X0.RAMB18_X0Y1_WEA[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1_to_BRAM_X0.RAMB18_X0Y1_WEA[1]" output="BRAM_X0.RAMB18_X0Y1_WEA[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2_to_BRAM_X0.RAMB18_X0Y1_WEA[2]" output="BRAM_X0.RAMB18_X0Y1_WEA[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3_to_BRAM_X0.RAMB18_X0Y1_WEA[3]" output="BRAM_X0.RAMB18_X0Y1_WEA[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0_to_BRAM_X0.RAMB18_X0Y1_WEBWE[0]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1_to_BRAM_X0.RAMB18_X0Y1_WEBWE[1]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2_to_BRAM_X0.RAMB18_X0Y1_WEBWE[2]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3_to_BRAM_X0.RAMB18_X0Y1_WEBWE[3]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4_to_BRAM_X0.RAMB18_X0Y1_WEBWE[4]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5_to_BRAM_X0.RAMB18_X0Y1_WEBWE[5]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6_to_BRAM_X0.RAMB18_X0Y1_WEBWE[6]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7_to_BRAM_X0.RAMB18_X0Y1_WEBWE[7]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[15]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[15]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" name="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA_to_BRAM_X0.RAMB36_X0Y0_CASCADEINA" output="BRAM_X0.RAMB36_X0Y0_CASCADEINA"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" name="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB_to_BRAM_X0.RAMB36_X0Y0_CASCADEINB" output="BRAM_X0.RAMB36_X0Y0_CASCADEINB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL_to_BRAM_X0.RAMB36_X0Y0_CLKARDCLKL" output="BRAM_X0.RAMB36_X0Y0_CLKARDCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU_to_BRAM_X0.RAMB36_X0Y0_CLKARDCLKU" output="BRAM_X0.RAMB36_X0Y0_CLKARDCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL_to_BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL" output="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU_to_BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU" output="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0_to_BRAM_X0.RAMB36_X0Y0_DIADI[0]" output="BRAM_X0.RAMB36_X0Y0_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5_to_BRAM_X0.RAMB36_X0Y0_DIADI[10]" output="BRAM_X0.RAMB36_X0Y0_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5_to_BRAM_X0.RAMB36_X0Y0_DIADI[11]" output="BRAM_X0.RAMB36_X0Y0_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6_to_BRAM_X0.RAMB36_X0Y0_DIADI[12]" output="BRAM_X0.RAMB36_X0Y0_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6_to_BRAM_X0.RAMB36_X0Y0_DIADI[13]" output="BRAM_X0.RAMB36_X0Y0_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7_to_BRAM_X0.RAMB36_X0Y0_DIADI[14]" output="BRAM_X0.RAMB36_X0Y0_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7_to_BRAM_X0.RAMB36_X0Y0_DIADI[15]" output="BRAM_X0.RAMB36_X0Y0_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8_to_BRAM_X0.RAMB36_X0Y0_DIADI[16]" output="BRAM_X0.RAMB36_X0Y0_DIADI[16]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8_to_BRAM_X0.RAMB36_X0Y0_DIADI[17]" output="BRAM_X0.RAMB36_X0Y0_DIADI[17]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9_to_BRAM_X0.RAMB36_X0Y0_DIADI[18]" output="BRAM_X0.RAMB36_X0Y0_DIADI[18]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9_to_BRAM_X0.RAMB36_X0Y0_DIADI[19]" output="BRAM_X0.RAMB36_X0Y0_DIADI[19]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0_to_BRAM_X0.RAMB36_X0Y0_DIADI[1]" output="BRAM_X0.RAMB36_X0Y0_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10_to_BRAM_X0.RAMB36_X0Y0_DIADI[20]" output="BRAM_X0.RAMB36_X0Y0_DIADI[20]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10_to_BRAM_X0.RAMB36_X0Y0_DIADI[21]" output="BRAM_X0.RAMB36_X0Y0_DIADI[21]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11_to_BRAM_X0.RAMB36_X0Y0_DIADI[22]" output="BRAM_X0.RAMB36_X0Y0_DIADI[22]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11_to_BRAM_X0.RAMB36_X0Y0_DIADI[23]" output="BRAM_X0.RAMB36_X0Y0_DIADI[23]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12_to_BRAM_X0.RAMB36_X0Y0_DIADI[24]" output="BRAM_X0.RAMB36_X0Y0_DIADI[24]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12_to_BRAM_X0.RAMB36_X0Y0_DIADI[25]" output="BRAM_X0.RAMB36_X0Y0_DIADI[25]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13_to_BRAM_X0.RAMB36_X0Y0_DIADI[26]" output="BRAM_X0.RAMB36_X0Y0_DIADI[26]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13_to_BRAM_X0.RAMB36_X0Y0_DIADI[27]" output="BRAM_X0.RAMB36_X0Y0_DIADI[27]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14_to_BRAM_X0.RAMB36_X0Y0_DIADI[28]" output="BRAM_X0.RAMB36_X0Y0_DIADI[28]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14_to_BRAM_X0.RAMB36_X0Y0_DIADI[29]" output="BRAM_X0.RAMB36_X0Y0_DIADI[29]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1_to_BRAM_X0.RAMB36_X0Y0_DIADI[2]" output="BRAM_X0.RAMB36_X0Y0_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15_to_BRAM_X0.RAMB36_X0Y0_DIADI[30]" output="BRAM_X0.RAMB36_X0Y0_DIADI[30]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15_to_BRAM_X0.RAMB36_X0Y0_DIADI[31]" output="BRAM_X0.RAMB36_X0Y0_DIADI[31]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1_to_BRAM_X0.RAMB36_X0Y0_DIADI[3]" output="BRAM_X0.RAMB36_X0Y0_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2_to_BRAM_X0.RAMB36_X0Y0_DIADI[4]" output="BRAM_X0.RAMB36_X0Y0_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2_to_BRAM_X0.RAMB36_X0Y0_DIADI[5]" output="BRAM_X0.RAMB36_X0Y0_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3_to_BRAM_X0.RAMB36_X0Y0_DIADI[6]" output="BRAM_X0.RAMB36_X0Y0_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3_to_BRAM_X0.RAMB36_X0Y0_DIADI[7]" output="BRAM_X0.RAMB36_X0Y0_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4_to_BRAM_X0.RAMB36_X0Y0_DIADI[8]" output="BRAM_X0.RAMB36_X0Y0_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4_to_BRAM_X0.RAMB36_X0Y0_DIADI[9]" output="BRAM_X0.RAMB36_X0Y0_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0_to_BRAM_X0.RAMB36_X0Y0_DIBDI[0]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5_to_BRAM_X0.RAMB36_X0Y0_DIBDI[10]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5_to_BRAM_X0.RAMB36_X0Y0_DIBDI[11]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6_to_BRAM_X0.RAMB36_X0Y0_DIBDI[12]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6_to_BRAM_X0.RAMB36_X0Y0_DIBDI[13]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7_to_BRAM_X0.RAMB36_X0Y0_DIBDI[14]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7_to_BRAM_X0.RAMB36_X0Y0_DIBDI[15]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8_to_BRAM_X0.RAMB36_X0Y0_DIBDI[16]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[16]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8_to_BRAM_X0.RAMB36_X0Y0_DIBDI[17]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[17]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9_to_BRAM_X0.RAMB36_X0Y0_DIBDI[18]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[18]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9_to_BRAM_X0.RAMB36_X0Y0_DIBDI[19]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[19]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0_to_BRAM_X0.RAMB36_X0Y0_DIBDI[1]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10_to_BRAM_X0.RAMB36_X0Y0_DIBDI[20]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[20]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10_to_BRAM_X0.RAMB36_X0Y0_DIBDI[21]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[21]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11_to_BRAM_X0.RAMB36_X0Y0_DIBDI[22]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[22]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11_to_BRAM_X0.RAMB36_X0Y0_DIBDI[23]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[23]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12_to_BRAM_X0.RAMB36_X0Y0_DIBDI[24]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[24]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12_to_BRAM_X0.RAMB36_X0Y0_DIBDI[25]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[25]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13_to_BRAM_X0.RAMB36_X0Y0_DIBDI[26]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[26]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13_to_BRAM_X0.RAMB36_X0Y0_DIBDI[27]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[27]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14_to_BRAM_X0.RAMB36_X0Y0_DIBDI[28]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[28]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14_to_BRAM_X0.RAMB36_X0Y0_DIBDI[29]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[29]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1_to_BRAM_X0.RAMB36_X0Y0_DIBDI[2]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15_to_BRAM_X0.RAMB36_X0Y0_DIBDI[30]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[30]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15_to_BRAM_X0.RAMB36_X0Y0_DIBDI[31]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[31]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1_to_BRAM_X0.RAMB36_X0Y0_DIBDI[3]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2_to_BRAM_X0.RAMB36_X0Y0_DIBDI[4]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2_to_BRAM_X0.RAMB36_X0Y0_DIBDI[5]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3_to_BRAM_X0.RAMB36_X0Y0_DIBDI[6]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3_to_BRAM_X0.RAMB36_X0Y0_DIBDI[7]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4_to_BRAM_X0.RAMB36_X0Y0_DIBDI[8]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4_to_BRAM_X0.RAMB36_X0Y0_DIBDI[9]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[0]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[1]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[2]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[3]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[0]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[1]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[2]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[3]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL_to_BRAM_X0.RAMB36_X0Y0_ENARDENL" output="BRAM_X0.RAMB36_X0Y0_ENARDENL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU_to_BRAM_X0.RAMB36_X0Y0_ENARDENU" output="BRAM_X0.RAMB36_X0Y0_ENARDENU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL_to_BRAM_X0.RAMB36_X0Y0_ENBWRENL" output="BRAM_X0.RAMB36_X0Y0_ENBWRENL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU_to_BRAM_X0.RAMB36_X0Y0_ENBWRENU" output="BRAM_X0.RAMB36_X0Y0_ENBWRENU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR" name="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR_to_BRAM_X0.RAMB36_X0Y0_INJECTDBITERR" output="BRAM_X0.RAMB36_X0Y0_INJECTDBITERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR" name="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR_to_BRAM_X0.RAMB36_X0Y0_INJECTSBITERR" output="BRAM_X0.RAMB36_X0Y0_INJECTSBITERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL_to_BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL" output="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU_to_BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU" output="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL_to_BRAM_X0.RAMB36_X0Y0_REGCEBL" output="BRAM_X0.RAMB36_X0Y0_REGCEBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU_to_BRAM_X0.RAMB36_X0Y0_REGCEBU" output="BRAM_X0.RAMB36_X0Y0_REGCEBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL_to_BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL" output="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU_to_BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU" output="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL_to_BRAM_X0.RAMB36_X0Y0_REGCLKBL" output="BRAM_X0.RAMB36_X0Y0_REGCLKBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU_to_BRAM_X0.RAMB36_X0Y0_REGCLKBU" output="BRAM_X0.RAMB36_X0Y0_REGCLKBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST_to_BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU_to_BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU" output="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL_to_BRAM_X0.RAMB36_X0Y0_RSTRAMBL" output="BRAM_X0.RAMB36_X0Y0_RSTRAMBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU_to_BRAM_X0.RAMB36_X0Y0_RSTRAMBU" output="BRAM_X0.RAMB36_X0Y0_RSTRAMBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL_to_BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL" output="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU_to_BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU" output="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL_to_BRAM_X0.RAMB36_X0Y0_RSTREGBL" output="BRAM_X0.RAMB36_X0Y0_RSTREGBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU_to_BRAM_X0.RAMB36_X0Y0_RSTREGBU" output="BRAM_X0.RAMB36_X0Y0_RSTREGBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST_to_BRAM_X0.RAMB36_X0Y0_TSTBRAMRST" output="BRAM_X0.RAMB36_X0Y0_TSTBRAMRST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[0]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[10]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[11]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[12]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[1]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[2]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[3]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[4]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[5]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[6]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[7]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[8]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[9]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN_to_BRAM_X0.RAMB36_X0Y0_TSTFLAGIN" output="BRAM_X0.RAMB36_X0Y0_TSTFLAGIN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0_to_BRAM_X0.RAMB36_X0Y0_TSTIN[0]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1_to_BRAM_X0.RAMB36_X0Y0_TSTIN[1]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2_to_BRAM_X0.RAMB36_X0Y0_TSTIN[2]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3_to_BRAM_X0.RAMB36_X0Y0_TSTIN[3]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4_to_BRAM_X0.RAMB36_X0Y0_TSTIN[4]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[0]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[10]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[11]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[12]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[1]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[2]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[3]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[4]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[5]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[6]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[7]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[8]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[9]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[0]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[10]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[11]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[12]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[1]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[2]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[3]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[4]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[5]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[6]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[7]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[8]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[9]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0_to_BRAM_X0.RAMB36_X0Y0_WEAL[0]" output="BRAM_X0.RAMB36_X0Y0_WEAL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1_to_BRAM_X0.RAMB36_X0Y0_WEAL[1]" output="BRAM_X0.RAMB36_X0Y0_WEAL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2_to_BRAM_X0.RAMB36_X0Y0_WEAL[2]" output="BRAM_X0.RAMB36_X0Y0_WEAL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3_to_BRAM_X0.RAMB36_X0Y0_WEAL[3]" output="BRAM_X0.RAMB36_X0Y0_WEAL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0_to_BRAM_X0.RAMB36_X0Y0_WEAU[0]" output="BRAM_X0.RAMB36_X0Y0_WEAU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1_to_BRAM_X0.RAMB36_X0Y0_WEAU[1]" output="BRAM_X0.RAMB36_X0Y0_WEAU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2_to_BRAM_X0.RAMB36_X0Y0_WEAU[2]" output="BRAM_X0.RAMB36_X0Y0_WEAU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3_to_BRAM_X0.RAMB36_X0Y0_WEAU[3]" output="BRAM_X0.RAMB36_X0Y0_WEAU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[0]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[1]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[2]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[3]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[4]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[5]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[6]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[7]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[0]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[1]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[2]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[3]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[4]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[5]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[6]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[7]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[7]"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IOPAD">
      <clock name="ILOGICE3_CLK" num_pins="1"/>
      <clock name="ILOGICE3_CLKB" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIV" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIVP" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVPSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKSEL" num_pins="1"/>
      <clock name="ILOGICE3_OCLK" num_pins="1"/>
      <clock name="ILOGICE3_OCLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLK" num_pins="1"/>
      <clock name="OLOGICE3_CLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIV" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVF" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVFB" num_pins="1"/>
      <input name="IDELAYE2_C" num_pins="1"/>
      <input name="IDELAYE2_CE" num_pins="1"/>
      <input name="IDELAYE2_CINVCTRL" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN0" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN1" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN2" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN3" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN4" num_pins="1"/>
      <input name="IDELAYE2_DATAIN" num_pins="1"/>
      <input name="IDELAYE2_IFDLY0" num_pins="1"/>
      <input name="IDELAYE2_IFDLY1" num_pins="1"/>
      <input name="IDELAYE2_IFDLY2" num_pins="1"/>
      <input name="IDELAYE2_INC" num_pins="1"/>
      <input name="IDELAYE2_LD" num_pins="1"/>
      <input name="IDELAYE2_LDPIPEEN" num_pins="1"/>
      <input name="IDELAYE2_REGRST" num_pins="1"/>
      <input name="ILOGICE3_BITSLIP" num_pins="1"/>
      <input name="ILOGICE3_CE1" num_pins="1"/>
      <input name="ILOGICE3_CE2" num_pins="1"/>
      <input name="ILOGICE3_SR" num_pins="1"/>
      <input name="IOB33_IBUFDISABLE" num_pins="1"/>
      <input name="IOB33_INTERMDISABLE" num_pins="1"/>
      <input name="IOB33_KEEPER_INT_EN" num_pins="1"/>
      <input name="IOB33_PD_INT_EN" num_pins="1"/>
      <input name="IOB33_PU_INT_EN" num_pins="1"/>
      <input name="OLOGICE3_D1" num_pins="1"/>
      <input name="OLOGICE3_D2" num_pins="1"/>
      <input name="OLOGICE3_D3" num_pins="1"/>
      <input name="OLOGICE3_D4" num_pins="1"/>
      <input name="OLOGICE3_D5" num_pins="1"/>
      <input name="OLOGICE3_D6" num_pins="1"/>
      <input name="OLOGICE3_D7" num_pins="1"/>
      <input name="OLOGICE3_D8" num_pins="1"/>
      <input name="OLOGICE3_OCE" num_pins="1"/>
      <input name="OLOGICE3_SR" num_pins="1"/>
      <input name="OLOGICE3_T1" num_pins="1"/>
      <input name="OLOGICE3_T2" num_pins="1"/>
      <input name="OLOGICE3_T3" num_pins="1"/>
      <input name="OLOGICE3_T4" num_pins="1"/>
      <input name="OLOGICE3_TBYTEIN" num_pins="1"/>
      <input name="OLOGICE3_TCE" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT0" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT1" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT2" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT3" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT4" num_pins="1"/>
      <output name="ILOGICE3_O" num_pins="1"/>
      <output name="ILOGICE3_Q1" num_pins="1"/>
      <output name="ILOGICE3_Q2" num_pins="1"/>
      <output name="ILOGICE3_Q3" num_pins="1"/>
      <output name="ILOGICE3_Q4" num_pins="1"/>
      <output name="ILOGICE3_Q5" num_pins="1"/>
      <output name="ILOGICE3_Q6" num_pins="1"/>
      <output name="ILOGICE3_Q7" num_pins="1"/>
      <output name="ILOGICE3_Q8" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="IOB33_DIFFO_OUT" num_pins="1"/>
      <output name="IOB33_O_OUT" num_pins="1"/>
      <output name="IOB33_PADOUT" num_pins="1"/>
      <output name="IOB33_T_OUT" num_pins="1"/>
      <output name="OLOGICE3_IOCLKGLITCH" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="OLOGICE3_TBYTEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYE2_VPR" name="IDELAYE2" num_pb="1">
        <clock name="C" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CINVCTRL" num_pins="1"/>
        <input name="CNTVALUEIN0" num_pins="1"/>
        <input name="CNTVALUEIN1" num_pins="1"/>
        <input name="CNTVALUEIN2" num_pins="1"/>
        <input name="CNTVALUEIN3" num_pins="1"/>
        <input name="CNTVALUEIN4" num_pins="1"/>
        <input name="DATAIN" num_pins="1"/>
        <input name="IDATAIN" num_pins="1"/>
        <input name="INC" num_pins="1"/>
        <input name="LD" num_pins="1"/>
        <input name="LDPIPEEN" num_pins="1"/>
        <input name="REGRST" num_pins="1"/>
        <output name="CNTVALUEOUT0" num_pins="1"/>
        <output name="CNTVALUEOUT1" num_pins="1"/>
        <output name="CNTVALUEOUT2" num_pins="1"/>
        <output name="CNTVALUEOUT3" num_pins="1"/>
        <output name="CNTVALUEOUT4" num_pins="1"/>
        <output name="DATAOUT" num_pins="1"/>
        <T_setup clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{IDELAY}</meta>
          <meta name="fasm_params">
      IN_USE = IN_USE
      IDELAY_VALUE[4:0] = IDELAY_VALUE

      ZIDELAY_VALUE[4:0] = ZIDELAY_VALUE

      IS_DATAIN_INVERTED = IS_DATAIN_INVERTED
      IS_IDATAIN_INVERTED = IS_IDATAIN_INVERTED

      PIPE_SEL = PIPE_SEL
      CINVCTRL_SEL = CINVCTRL_SEL

      HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE

      IDELAY_TYPE_FIXED = IDELAY_TYPE_FIXED
      IDELAY_TYPE_VAR_LOAD = IDELAY_TYPE_VAR_LOAD
      IDELAY_TYPE_VARIABLE = IDELAY_TYPE_VARIABLE

      DELAY_SRC_DATAIN = DELAY_SRC_DATAIN
      DELAY_SRC_IDATAIN = DELAY_SRC_IDATAIN
    </meta>
        </metadata>
      </pb_type>
      <pb_type name="ILOGICE3" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <clock name="CLKB" num_pins="1"/>
        <clock name="CLKDIV" num_pins="1"/>
        <clock name="CLKDIVP" num_pins="1"/>
        <clock name="OCLK" num_pins="1"/>
        <clock name="OCLKB" num_pins="1"/>
        <input name="BITSLIP" num_pins="1"/>
        <input name="CE1" num_pins="1"/>
        <input name="CE2" num_pins="1"/>
        <input name="D" num_pins="1"/>
        <input name="DDLY" num_pins="1"/>
        <input name="DYNCLKDIVPSEL" num_pins="1"/>
        <input name="DYNCLKDIVSEL" num_pins="1"/>
        <input name="DYNCLKSEL" num_pins="1"/>
        <input name="OFB" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="TFB" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Q1" num_pins="1"/>
        <output name="Q2" num_pins="1"/>
        <output name="Q3" num_pins="1"/>
        <output name="Q4" num_pins="1"/>
        <output name="Q5" num_pins="1"/>
        <output name="Q6" num_pins="1"/>
        <output name="Q7" num_pins="1"/>
        <output name="Q8" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <mode name="PASS_THROUGH">
          <interconnect>
            <direct input="ILOGICE3.D" name="D_O" output="ILOGICE3.O">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.D : ZINV_D
          </meta>
              </metadata>
            </direct>
          </interconnect>
        </mode>
        <mode name="ISERDES_NO_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_NO_IDELAY_VPR" name="ISERDESE2_NO_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.D" max="1.2900000000000002e-10" out_port="ISERDESE2_NO_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.D" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="-3.500000000000001e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="1.43e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <!-- TODO: Some features are named after the IFF site, but do enable functionalities for the ISERDES -->
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">

          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_NO_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_NO_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_NO_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_NO_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_NO_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_NO_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_NO_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_NO_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_NO_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_NO_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_NO_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_NO_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_NO_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_NO_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_NO_IDELAY.CLK"/>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_NO_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.D" name="D" output="ISERDESE2_NO_IDELAY.D">
              <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
            </direct>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_NO_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_NO_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_NO_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_NO_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_NO_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_NO_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_NO_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ISERDES_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_IDELAY_VPR" name="ISERDESE2_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="DDLY" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_IDELAY.DDLY" max="1.3800000000000001e-10" out_port="ISERDESE2_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.DDLY" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="-3.4000000000000005e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="1.42e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">
          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_IDELAY.CLK"/>
            <direct input="ILOGICE3.DDLY" name="DDLY" output="ISERDESE2_IDELAY.DDLY">
              <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
            </direct>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ILOGIC">
          <pb_type blif_model=".subckt IDDR_VPR" name="IFF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <clock name="CKB" num_pins="1"/>
            <input name="CE" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <T_setup clock="CK" port="IFF.D" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.D" value="2.2e-11"/>
            <T_setup clock="CK" port="IFF.CE" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.CE" value="2.2e-11"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q1" min="1.87e-10"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q2" min="1.87e-10"/>
            <metadata>
              <meta name="fasm_features">
          IDDR_OR_ISERDES.IN_USE
        </meta>
              <meta name="fasm_params">
          ZINV_D = ZINV_D
          IFF.ZINV_C = ZINV_C
          IFF.SRTYPE.SYNC = SRTYPE_SYNC
          IFF.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE = OPPOSITE_EDGE
          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4
          IFF.ZSRVAL_Q1 = ZSRVAL_Q12
          IFF.ZSRVAL_Q2 = ZSRVAL_Q12
          IFF.ZSRVAL_Q3 = ZSRVAL_Q34
          IFF.ZSRVAL_Q4 = ZSRVAL_Q34
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- Input connections -->
            <!-- Output connections -->
            <!-- NOTE: There is a connection from ILOGICE3.D/ILOGICE3.DDLY bypassing
           the IDDR but it goes through an inverter controlled by it. Hence it
           is disabled -->
            <direct input="ILOGICE3.CE1" name="ILOGICE3.CE1_to_IFF.CE" output="IFF.CE"/>
            <direct input="ILOGICE3.CLKB" name="ILOGICE3.CLKB_to_IFF.CKB" output="IFF.CKB"/>
            <direct input="ILOGICE3.CLK" name="ILOGICE3.CLK_to_IFF.CK" output="IFF.CK"/>
            <mux input="ILOGICE3.DDLY ILOGICE3.D" name="IFFDELMUX" output="IFF.D">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.DDLY : IFFDELMUXE3.P0
            ILOGICE3.D : NULL
          </meta>
              </metadata>
              <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.D" out_port="IFF.D"/>
              <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="ILOGICE3.DDLY" out_port="IFF.D"/>
            </mux>
            <direct input="ILOGICE3.SR" name="ILOGICE3.SR_to_IFF.SR" output="IFF.SR"/>
            <direct input="IFF.Q1" name="IFF.Q1_to_ILOGICE3.Q1" output="ILOGICE3.Q1"/>
            <direct input="IFF.Q2" name="IFF.Q2_to_ILOGICE3.Q2" output="ILOGICE3.Q2"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{ILOGIC}</meta>
        </metadata>
      </pb_type>
      <pb_type name="IOB33" num_pb="1">
        <input name="DIFFI_IN" num_pins="1"/>
        <input name="DIFFO_IN" num_pins="1"/>
        <input name="IBUFDISABLE" num_pins="1"/>
        <input name="INTERMDISABLE" num_pins="1"/>
        <input name="KEEPER_INT_EN" num_pins="1"/>
        <input name="O" num_pins="1"/>
        <input name="PD_INT_EN" num_pins="1"/>
        <input name="PU_INT_EN" num_pins="1"/>
        <input name="T" num_pins="1"/>
        <output name="DIFFO_OUT" num_pins="1"/>
        <output name="I" num_pins="1"/>
        <output name="O_OUT" num_pins="1"/>
        <output name="PADOUT" num_pins="1"/>
        <output name="T_OUT" num_pins="1"/>
        <pb_type name="IOB33_MODES" num_pb="1">
          <input name="IBUFDISABLE" num_pins="1"/>
          <input name="INTERMDISABLE" num_pins="1"/>
          <input name="KEEPER_INT_EN" num_pins="1"/>
          <input name="O" num_pins="1"/>
          <input name="PD_INT_EN" num_pins="1"/>
          <input name="PU_INT_EN" num_pins="1"/>
          <input name="T" num_pins="1"/>
          <output name="I" num_pins="1"/>
          <mode name="NO_IBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="I" output="IOB33_MODES.I">
                <metadata>
                  <meta name="fasm_mux">
          inpad.inpad : LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.IN_ONLY,LVCMOS25_LVCMOS33_LVTTL.IN,PULLTYPE.NONE
        </meta>
                </metadata>
                <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="NO_OBUF">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="O" output="outpad.outpad">
                <metadata>
                  <meta name="fasm_mux">
          IOB33_MODES.O : PULLTYPE.NONE,LVCMOS33_LVTTL.DRIVE.I12_I16,LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
        </meta>
                </metadata>
                <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IBUF">
            <pb_type blif_model=".subckt IBUF_VPR" name="IBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IBUF_VPR.I" max="10e-12" out_port="IBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.IN_ONLY = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpat.inpad_to_IBUF_VPR.I" output="IBUF_VPR.I">
                <pack_pattern in_port="inpad.inpad" name="inpad_to_IBUF" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
              </direct>
              <direct input="IBUF_VPR.O" name="IBUF_VPR.O_to_IOB33_MODES.I" output="IOB33_MODES.I">
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFT">
            <pb_type blif_model=".subckt OBUFT_VPR" name="OBUFT_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="OBUFT_VPR.I" max="10e-12" out_port="OBUFT_VPR.O"/>
              <delay_constant in_port="OBUFT_VPR.T" max="10e-12" out_port="OBUFT_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="IOB33_MODES.O_to_OBUFT_VPR.I" output="OBUFT_VPR.I">
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="IOB33_MODES.T_to_OBUFT_VPR.T" output="OBUFT_VPR.T">
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
              </direct>
              <direct input="OBUFT_VPR.O" name="OBUFT_VPR.O_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="OBUFT_VPR.O" name="OBUFT_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUF_VPR" name="IOBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IOBUF_VPR.I" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.T" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUF_VPR.O" name="I_to_IOBUF_VPR.O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="inpad.inpad" name="inpad.inpad_to_IOBUF_VPR.IOPAD_$inp" output="IOBUF_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUF_VPR_to_PAD" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="O_to_IOBUF_VPR.I" output="IOBUF_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.O" out_port="IOBUF_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T_to_IOBUF_VPR.T" output="IOBUF_VPR.T"/>
              <direct input="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR.IOPAD_$out_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <direct input="IOB33_MODES.I" name="I" output="IOB33.I">
            <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33_MODES.I" out_port="IOB33.I"/>
          </direct>
          <direct input="IOB33.IBUFDISABLE" name="IBUFDISABLE" output="IOB33_MODES.IBUFDISABLE"/>
          <direct input="IOB33.INTERMDISABLE" name="INTERMDISABLE" output="IOB33_MODES.INTERMDISABLE"/>
          <direct input="IOB33.KEEPER_INT_EN" name="KEEPER_INT_EN" output="IOB33_MODES.KEEPER_INT_EN"/>
          <direct input="IOB33.O" name="O" output="IOB33_MODES.O">
            <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33.O" out_port="IOB33_MODES.O"/>
          </direct>
          <direct input="IOB33.PD_INT_EN" name="PD_INT_EN" output="IOB33_MODES.PD_INT_EN"/>
          <direct input="IOB33.PU_INT_EN" name="PU_INT_EN" output="IOB33_MODES.PU_INT_EN"/>
          <direct input="IOB33.T" name="T" output="IOB33_MODES.T">
            <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="IOB33.T" out_port="IOB33_MODES.T"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="fasm_prefix">{IOB_TILE}.{IOB}</meta>
        </metadata>
      </pb_type>
      <pb_type name="OLOGICE3" num_pb="1">
        <input name="CLK" num_pins="1"/>
        <input name="CLKB" num_pins="1"/>
        <input name="CLKDIV" num_pins="1"/>
        <input name="CLKDIVB" num_pins="1"/>
        <input name="CLKDIVF" num_pins="1"/>
        <input name="CLKDIVFB" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="D7" num_pins="1"/>
        <input name="D8" num_pins="1"/>
        <input name="OCE" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="T1" num_pins="1"/>
        <input name="T2" num_pins="1"/>
        <input name="T3" num_pins="1"/>
        <input name="T4" num_pins="1"/>
        <input name="TBYTEIN" num_pins="1"/>
        <input name="TCE" num_pins="1"/>
        <output name="IOCLKGLITCH" num_pins="1"/>
        <output name="OFB" num_pins="1"/>
        <output name="OQ" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <output name="TBYTEOUT" num_pins="1"/>
        <output name="TFB" num_pins="1"/>
        <output name="TQ" num_pins="1"/>
        <mode name="OLOGIC">
          <!-- ODDR for T or passthrough -->
          <pb_type name="OLOGIC_TFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_TFF.T1" name="T1_to_TQ" output="OLOGIC_TFF.TQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_TFF.T1 : ZINV_T1,OSERDES.DATA_RATE_TQ.BUF
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="T_INV">
              <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
                <input name="TI" num_pins="1"/>
                <output name="TO" num_pins="1"/>
                <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.BUF
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="T_INV.TO" name="TO" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                </direct>
                <direct input="OLOGIC_TFF.T1" name="TI" output="T_INV.TI"/>
              </interconnect>
            </mode>
            <mode name="ODDR_TQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_TQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_TQ.CE" value="5.05e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.CE" value="-6.800000000000001e-11"/>
                <T_setup clock="CK" port="ODDR_TQ.D1" value="8.85e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D1" value="-3.02e-10"/>
                <T_setup clock="CK" port="ODDR_TQ.D2" value="7.880000000000001e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D2" value="-3.02e-10"/>
                <T_clock_to_Q clock="CK" max="5.520000000000001e-10" port="ODDR_TQ.Q" min="1.92e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.DDR
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              ZINV_T1 = ZINV_D1
              ZINV_T2 = ZINV_D2
              OSERDES.TSRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_TQ = ZINIT_Q
              ZSRVAL_TQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_TFF.TCE" name="OLOGIC_TFF.TCE_to_ODDR.CE" output="ODDR_TQ.CE"/>
                <direct input="OLOGIC_TFF.CLK" name="OLOGIC_TFF.CLK_to_ODDR.CK" output="ODDR_TQ.CK"/>
                <direct input="OLOGIC_TFF.T1" name="OLOGIC_TFF.T1_to_ODDR.D1" output="ODDR_TQ.D1"/>
                <direct input="OLOGIC_TFF.T2" name="OLOGIC_TFF.T2_to_ODDR.D2" output="ODDR_TQ.D2"/>
                <direct input="OLOGIC_TFF.SR" name="OLOGIC_TFF.SR_to_ODDR.SR" output="ODDR_TQ.SR"/>
                <direct input="ODDR_TQ.Q" name="ODDR.Q_to_OLOGIC_TFF.TQ" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="ODDR_TQ.Q" out_port="OLOGIC_TFF.TQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <!-- ODDR for D or passthrough -->
          <pb_type name="OLOGIC_OFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_OFF.D1" name="D1_to_OQ" output="OLOGIC_OFF.OQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_OFF.D1 : OMUX.D1,OQUSED
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="ODDR_OQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_OQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_OQ.CE" value="4.82e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.CE" value="-1.24e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D1" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D1" value="-1.6400000000000003e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D2" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D2" value="-1.6400000000000003e-10"/>
                <T_clock_to_Q clock="CK" max="4.72e-10" port="ODDR_OQ.Q" min="1.77e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OQUSED
              OSERDES.DATA_RATE_OQ.DDR
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              IS_D1_INVERTED = INV_D1
              IS_D2_INVERTED = INV_D2
              OSERDES.SRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_OQ = ZINIT_Q
              ZSRVAL_OQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_OFF.OCE" name="OLOGIC_OFF.OCE_to_ODDR.CE" output="ODDR_OQ.CE"/>
                <direct input="OLOGIC_OFF.CLK" name="OLOGIC_OFF.CLK_to_ODDR.CK" output="ODDR_OQ.CK"/>
                <direct input="OLOGIC_OFF.D1" name="OLOGIC_OFF.D1_to_ODDR.D1" output="ODDR_OQ.D1"/>
                <direct input="OLOGIC_OFF.D2" name="OLOGIC_OFF.D2_to_ODDR.D2" output="ODDR_OQ.D2"/>
                <direct input="OLOGIC_OFF.SR" name="OLOGIC_OFF.SR_to_ODDR.SR" output="ODDR_OQ.SR"/>
                <direct input="ODDR_OQ.Q" name="ODDR.Q_to_OLOGIC_OFF.OQ" output="OLOGIC_OFF.OQ">
                  <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct input="OLOGIC_OFF.OFB" name="OLOGIC_OFF.OFB_to_OLOGICE3.OFB" output="OLOGICE3.OFB"/>
            <direct input="OLOGIC_OFF.OQ" name="OLOGIC_OFF.OQ_to_OLOGICE3.OQ" output="OLOGICE3.OQ">
              <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OLOGIC_TFF.TFB" name="OLOGIC_TFF.TFB_to_OLOGICE3.TFB" output="OLOGICE3.TFB"/>
            <direct input="OLOGIC_TFF.TQ" name="OLOGIC_TFF.TQ_to_OLOGICE3.TQ" output="OLOGICE3.TQ">
              <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
            </direct>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_OFF.CLK" output="OLOGIC_OFF.CLK"/>
            <direct input="OLOGICE3.D1" name="OLOGICE3.D1_to_OLOGIC_OFF.D1" output="OLOGIC_OFF.D1"/>
            <direct input="OLOGICE3.D2" name="OLOGICE3.D2_to_OLOGIC_OFF.D2" output="OLOGIC_OFF.D2"/>
            <direct input="OLOGICE3.OCE" name="OLOGICE3.OCE_to_OLOGIC_OFF.OCE" output="OLOGIC_OFF.OCE"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_OFF.SR" output="OLOGIC_OFF.SR"/>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_TFF.CLK" output="OLOGIC_TFF.CLK"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_TFF.SR" output="OLOGIC_TFF.SR"/>
            <direct input="OLOGICE3.T1" name="OLOGICE3.T1_to_OLOGIC_TFF.T1" output="OLOGIC_TFF.T1"/>
            <direct input="OLOGICE3.T2" name="OLOGICE3.T2_to_OLOGIC_TFF.T2" output="OLOGIC_TFF.T2"/>
            <direct input="OLOGICE3.TCE" name="OLOGICE3.TCE_to_OLOGIC_TFF.TCE" output="OLOGIC_TFF.TCE"/>
          </interconnect>
        </mode>
        <mode name="OSERDES">
          <pb_type blif_model=".subckt OSERDESE2_VPR" name="OSERDESE2" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="D3" num_pins="1"/>
            <input name="D4" num_pins="1"/>
            <input name="D5" num_pins="1"/>
            <input name="D6" num_pins="1"/>
            <input name="D7" num_pins="1"/>
            <input name="D8" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="T3" num_pins="1"/>
            <input name="T4" num_pins="1"/>
            <input name="TBYTEIN" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="IOCLKGLITCH" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <output name="TBYTEOUT" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <delay_constant in_port="OSERDESE2.T1" max="0.0" out_port="OSERDESE2.TBYTEOUT" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OFB" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OQ" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TFB" min="1.92e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TQ" min="1.92e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="5.67e-10" port="OSERDESE2.IOCLKGLITCH" min="1.9600000000000002e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D1" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D1" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D2" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D2" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D3" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D3" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D4" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D4" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D5" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D5" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D6" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D6" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D7" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D7" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D8" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D8" value="-7.3e-11"/>
            <T_clock_to_Q clock="CLKDIV" max="0.0" port="OSERDESE2.T1" min="0.0"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T1" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T1" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T2" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T2" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T3" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T3" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T4" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T4" value="-1.85e-10"/>
            <T_setup clock="CLK" port="OSERDESE2.OCE" value="5.04e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.OCE" value="-5.9e-11"/>
            <T_setup clock="CLK" port="OSERDESE2.TCE" value="5.05e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.TCE" value="-6.800000000000001e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.RST" value="8.490000000000001e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.RST" value="-4.000000000000001e-12"/>
            <metadata>
              <meta name="fasm_features">
          OSERDES.IN_USE
          OSERDES.SRTYPE.SYNC
          OSERDES.TSRTYPE.SYNC
          ODDR.DDR_CLK_EDGE.SAME_EDGE
          OQUSED
        </meta>
              <meta name="fasm_params">
          OSERDES.SERDES_MODE.SLAVE = SERDES_MODE_SLAVE

          OSERDES.TRISTATE_WIDTH.W4 = TRISTATE_WIDTH_W4

          OSERDES.DATA_RATE_OQ.DDR = DATA_RATE_OQ_DDR
          OSERDES.DATA_RATE_OQ.SDR = DATA_RATE_OQ_SDR
          OSERDES.DATA_RATE_TQ.BUF = DATA_RATE_TQ_BUF
          OSERDES.DATA_RATE_TQ.DDR = DATA_RATE_TQ_DDR
          OSERDES.DATA_RATE_TQ.SDR = DATA_RATE_TQ_SDR

          OSERDES.DATA_WIDTH.DDR.W6_8 = DATA_WIDTH_DDR_W6_8
          OSERDES.DATA_WIDTH.SDR.W2_4_5_6 = DATA_WIDTH_SDR_W2_4_5_6

          OSERDES.DATA_WIDTH.W2 = DATA_WIDTH_W2
          OSERDES.DATA_WIDTH.W3 = DATA_WIDTH_W3
          OSERDES.DATA_WIDTH.W4 = DATA_WIDTH_W4
          OSERDES.DATA_WIDTH.W5 = DATA_WIDTH_W5
          OSERDES.DATA_WIDTH.W6 = DATA_WIDTH_W6
          OSERDES.DATA_WIDTH.W7 = DATA_WIDTH_W7
          OSERDES.DATA_WIDTH.W8 = DATA_WIDTH_W8

          ZINIT_OQ = ZINIT_OQ
          ZINIT_TQ = ZINIT_TQ
          ZINV_CLK = ZINV_CLK
          ZSRVAL_OQ = ZSRVAL_OQ
          ZSRVAL_TQ = ZSRVAL_TQ

          ZINV_T1 = ZINV_T1
          ZINV_T2 = ZINV_T2
          ZINV_T3 = ZINV_T3
          ZINV_T4 = ZINV_T4

          IS_D1_INVERTED = IS_D1_INVERTED
          IS_D2_INVERTED = IS_D2_INVERTED
          IS_D3_INVERTED = IS_D3_INVERTED
          IS_D4_INVERTED = IS_D4_INVERTED
          IS_D5_INVERTED = IS_D5_INVERTED
          IS_D6_INVERTED = IS_D6_INVERTED
          IS_D7_INVERTED = IS_D7_INVERTED
          IS_D8_INVERTED = IS_D8_INVERTED
        </meta>
            </metadata>
          </pb_type>
          <!-- This is a model of the inverter for T signal. It is used when the T
         net bypasses the OSERDES and is connected to const0. In that case
         the route actually goes to const1 and this inverter is used.

         Note that there are no fasm features emitted. That's because not
         emitting the ZINV_T1 feature enables the inversion.

         When the T signal is connected to the OSERDES then the inversion is
         controlled by its parameter. -->
          <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
            <input name="TI" num_pins="1"/>
            <output name="TO" num_pins="1"/>
            <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
          </pb_type>
          <interconnect>
            <!-- This is a routing mux that allows the T signal to bypass the OSERDES
           when it is in "TQ BUF" mode. This is used when the T connection is
           routed to const0, see the comment on the "T_INV" pb_type above.

           When T is connected to const0 it is being actually routed to cons1
           through the T_INV inverter and the T1 input pin. When it is connected
           to the OSERDES it is routed to the TQ output of it. -->
            <direct input="OSERDESE2.IOCLKGLITCH" name="IOCLKGLITCH" output="OLOGICE3.IOCLKGLITCH"/>
            <direct input="OSERDESE2.OFB" name="OFB" output="OLOGICE3.OFB"/>
            <direct input="OSERDESE2.OQ" name="OQ" output="OLOGICE3.OQ">
              <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OSERDESE2.SHIFTOUT1" name="SHIFTOUT1" output="OLOGICE3.SHIFTOUT1"/>
            <direct input="OSERDESE2.SHIFTOUT2" name="SHIFTOUT2" output="OLOGICE3.SHIFTOUT2"/>
            <direct input="OSERDESE2.TBYTEOUT" name="TBYTEOUT" output="OLOGICE3.TBYTEOUT"/>
            <direct input="OSERDESE2.TFB" name="TFB" output="OLOGICE3.TFB"/>
            <mux input="OSERDESE2.TQ T_INV.TO" name="TQ" output="OLOGICE3.TQ">
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
            </mux>
            <direct input="OLOGICE3.CLKDIV" name="CLKDIV" output="OSERDESE2.CLKDIV"/>
            <direct input="OLOGICE3.CLK" name="CLK" output="OSERDESE2.CLK"/>
            <direct input="OLOGICE3.D1" name="D1" output="OSERDESE2.D1"/>
            <direct input="OLOGICE3.D2" name="D2" output="OSERDESE2.D2"/>
            <direct input="OLOGICE3.D3" name="D3" output="OSERDESE2.D3"/>
            <direct input="OLOGICE3.D4" name="D4" output="OSERDESE2.D4"/>
            <direct input="OLOGICE3.D5" name="D5" output="OSERDESE2.D5"/>
            <direct input="OLOGICE3.D6" name="D6" output="OSERDESE2.D6"/>
            <direct input="OLOGICE3.D7" name="D7" output="OSERDESE2.D7"/>
            <direct input="OLOGICE3.D8" name="D8" output="OSERDESE2.D8"/>
            <direct input="OLOGICE3.OCE" name="OCE" output="OSERDESE2.OCE"/>
            <direct input="OLOGICE3.SR" name="SR" output="OSERDESE2.RST"/>
            <direct input="OLOGICE3.SHIFTIN1" name="SHIFTIN1" output="OSERDESE2.SHIFTIN1"/>
            <direct input="OLOGICE3.SHIFTIN2" name="SHIFTIN2" output="OSERDESE2.SHIFTIN2"/>
            <direct input="OLOGICE3.T1" name="T1" output="OSERDESE2.T1"/>
            <direct input="OLOGICE3.T2" name="T2" output="OSERDESE2.T2"/>
            <direct input="OLOGICE3.T3" name="T3" output="OSERDESE2.T3"/>
            <direct input="OLOGICE3.T4" name="T4" output="OSERDESE2.T4"/>
            <direct input="OLOGICE3.TBYTEIN" name="TBYTEIN" output="OSERDESE2.TBYTEIN"/>
            <direct input="OLOGICE3.TCE" name="TCE" output="OSERDESE2.TCE"/>
            <direct input="OLOGICE3.T1" name="T1_to_T_INV.TI" output="T_INV.TI"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{OLOGIC}</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="IDELAYE2.CNTVALUEOUT0" name="IDELAYE2.CNTVALUEOUT0_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT0"/>
        <direct input="IDELAYE2.CNTVALUEOUT1" name="IDELAYE2.CNTVALUEOUT1_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT1"/>
        <direct input="IDELAYE2.CNTVALUEOUT2" name="IDELAYE2.CNTVALUEOUT2_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT2"/>
        <direct input="IDELAYE2.CNTVALUEOUT3" name="IDELAYE2.CNTVALUEOUT3_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT3"/>
        <direct input="IDELAYE2.CNTVALUEOUT4" name="IDELAYE2.CNTVALUEOUT4_to_BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4" output="BLK-TL-IOPAD.IDELAYE2_CNTVALUEOUT4"/>
        <direct input="ILOGICE3.O" name="ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O" output="BLK-TL-IOPAD.ILOGICE3_O"/>
        <direct input="ILOGICE3.Q1" name="ILOGICE3.Q1_to_BLK-TL-IOPAD.ILOGICE3_Q1" output="BLK-TL-IOPAD.ILOGICE3_Q1"/>
        <direct input="ILOGICE3.Q2" name="ILOGICE3.Q2_to_BLK-TL-IOPAD.ILOGICE3_Q2" output="BLK-TL-IOPAD.ILOGICE3_Q2"/>
        <direct input="ILOGICE3.Q3" name="ILOGICE3.Q3_to_BLK-TL-IOPAD.ILOGICE3_Q3" output="BLK-TL-IOPAD.ILOGICE3_Q3"/>
        <direct input="ILOGICE3.Q4" name="ILOGICE3.Q4_to_BLK-TL-IOPAD.ILOGICE3_Q4" output="BLK-TL-IOPAD.ILOGICE3_Q4"/>
        <direct input="ILOGICE3.Q5" name="ILOGICE3.Q5_to_BLK-TL-IOPAD.ILOGICE3_Q5" output="BLK-TL-IOPAD.ILOGICE3_Q5"/>
        <direct input="ILOGICE3.Q6" name="ILOGICE3.Q6_to_BLK-TL-IOPAD.ILOGICE3_Q6" output="BLK-TL-IOPAD.ILOGICE3_Q6"/>
        <direct input="ILOGICE3.Q7" name="ILOGICE3.Q7_to_BLK-TL-IOPAD.ILOGICE3_Q7" output="BLK-TL-IOPAD.ILOGICE3_Q7"/>
        <direct input="ILOGICE3.Q8" name="ILOGICE3.Q8_to_BLK-TL-IOPAD.ILOGICE3_Q8" output="BLK-TL-IOPAD.ILOGICE3_Q8"/>
        <direct input="ILOGICE3.SHIFTOUT1" name="ILOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT1"/>
        <direct input="ILOGICE3.SHIFTOUT2" name="ILOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD.ILOGICE3_SHIFTOUT2"/>
        <direct input="IOB33.DIFFO_OUT" name="IOB33.DIFFO_OUT_to_BLK-TL-IOPAD.IOB33_DIFFO_OUT" output="BLK-TL-IOPAD.IOB33_DIFFO_OUT"/>
        <direct input="IOB33.O_OUT" name="IOB33.O_OUT_to_BLK-TL-IOPAD.IOB33_O_OUT" output="BLK-TL-IOPAD.IOB33_O_OUT"/>
        <direct input="IOB33.PADOUT" name="IOB33.PADOUT_to_BLK-TL-IOPAD.IOB33_PADOUT" output="BLK-TL-IOPAD.IOB33_PADOUT"/>
        <direct input="IOB33.T_OUT" name="IOB33.T_OUT_to_BLK-TL-IOPAD.IOB33_T_OUT" output="BLK-TL-IOPAD.IOB33_T_OUT"/>
        <direct input="OLOGICE3.IOCLKGLITCH" name="OLOGICE3.IOCLKGLITCH_to_BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH" output="BLK-TL-IOPAD.OLOGICE3_IOCLKGLITCH"/>
        <direct input="OLOGICE3.SHIFTOUT1" name="OLOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT1"/>
        <direct input="OLOGICE3.SHIFTOUT2" name="OLOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD.OLOGICE3_SHIFTOUT2"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_BLK-TL-IOPAD.OLOGICE3_TBYTEOUT" output="BLK-TL-IOPAD.OLOGICE3_TBYTEOUT"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CE" name="BLK-TL-IOPAD.IDELAYE2_CE_to_IDELAYE2.CE" output="IDELAYE2.CE"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CINVCTRL" name="BLK-TL-IOPAD.IDELAYE2_CINVCTRL_to_IDELAYE2.CINVCTRL" output="IDELAYE2.CINVCTRL"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN0_to_IDELAYE2.CNTVALUEIN0" output="IDELAYE2.CNTVALUEIN0"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN1_to_IDELAYE2.CNTVALUEIN1" output="IDELAYE2.CNTVALUEIN1"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN2_to_IDELAYE2.CNTVALUEIN2" output="IDELAYE2.CNTVALUEIN2"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN3_to_IDELAYE2.CNTVALUEIN3" output="IDELAYE2.CNTVALUEIN3"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4" name="BLK-TL-IOPAD.IDELAYE2_CNTVALUEIN4_to_IDELAYE2.CNTVALUEIN4" output="IDELAYE2.CNTVALUEIN4"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_C" name="BLK-TL-IOPAD.IDELAYE2_C_to_IDELAYE2.C" output="IDELAYE2.C"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_DATAIN" name="BLK-TL-IOPAD.IDELAYE2_DATAIN_to_IDELAYE2.DATAIN" output="IDELAYE2.DATAIN"/>
        <direct input="IOB33.I" name="IOB33.I_to_IDELAYE2.IDATAIN" output="IDELAYE2.IDATAIN">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="IDELAYE2.IDATAIN"/>
        </direct>
        <direct input="BLK-TL-IOPAD.IDELAYE2_INC" name="BLK-TL-IOPAD.IDELAYE2_INC_to_IDELAYE2.INC" output="IDELAYE2.INC"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN" name="BLK-TL-IOPAD.IDELAYE2_LDPIPEEN_to_IDELAYE2.LDPIPEEN" output="IDELAYE2.LDPIPEEN"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_LD" name="BLK-TL-IOPAD.IDELAYE2_LD_to_IDELAYE2.LD" output="IDELAYE2.LD"/>
        <direct input="BLK-TL-IOPAD.IDELAYE2_REGRST" name="BLK-TL-IOPAD.IDELAYE2_REGRST_to_IDELAYE2.REGRST" output="IDELAYE2.REGRST"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_BITSLIP" name="BLK-TL-IOPAD.ILOGICE3_BITSLIP_to_ILOGICE3.BITSLIP" output="ILOGICE3.BITSLIP"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CE1" name="BLK-TL-IOPAD.ILOGICE3_CE1_to_ILOGICE3.CE1" output="ILOGICE3.CE1"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CE2" name="BLK-TL-IOPAD.ILOGICE3_CE2_to_ILOGICE3.CE2" output="ILOGICE3.CE2"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLKB" name="BLK-TL-IOPAD.ILOGICE3_CLKB_to_ILOGICE3.CLKB" output="ILOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLKDIVP" name="BLK-TL-IOPAD.ILOGICE3_CLKDIVP_to_ILOGICE3.CLKDIVP" output="ILOGICE3.CLKDIVP"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLKDIV" name="BLK-TL-IOPAD.ILOGICE3_CLKDIV_to_ILOGICE3.CLKDIV" output="ILOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_CLK" name="BLK-TL-IOPAD.ILOGICE3_CLK_to_ILOGICE3.CLK" output="ILOGICE3.CLK"/>
        <direct input="IDELAYE2.DATAOUT" name="IDELAYE2.DATAOUT_to_ILOGICE3.DDLY" output="ILOGICE3.DDLY">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
        </direct>
        <direct input="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL" name="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVPSEL_to_ILOGICE3.DYNCLKDIVPSEL" output="ILOGICE3.DYNCLKDIVPSEL"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL" name="BLK-TL-IOPAD.ILOGICE3_DYNCLKDIVSEL_to_ILOGICE3.DYNCLKDIVSEL" output="ILOGICE3.DYNCLKDIVSEL"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL" name="BLK-TL-IOPAD.ILOGICE3_DYNCLKSEL_to_ILOGICE3.DYNCLKSEL" output="ILOGICE3.DYNCLKSEL"/>
        <direct input="IOB33.I" name="IOB33.I_to_ILOGICE3.D" output="ILOGICE3.D">
          <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD" in_port="IOB33.I" out_port="ILOGICE3.D"/>
        </direct>
        <direct input="BLK-TL-IOPAD.ILOGICE3_OCLKB" name="BLK-TL-IOPAD.ILOGICE3_OCLKB_to_ILOGICE3.OCLKB" output="ILOGICE3.OCLKB"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_OCLK" name="BLK-TL-IOPAD.ILOGICE3_OCLK_to_ILOGICE3.OCLK" output="ILOGICE3.OCLK"/>
        <direct input="OLOGICE3.OFB" name="OLOGICE3.OFB_to_ILOGICE3.OFB" output="ILOGICE3.OFB"/>
        <direct input="BLK-TL-IOPAD.ILOGICE3_SR" name="BLK-TL-IOPAD.ILOGICE3_SR_to_ILOGICE3.SR" output="ILOGICE3.SR"/>
        <direct input="OLOGICE3.TFB" name="OLOGICE3.TFB_to_ILOGICE3.TFB" output="ILOGICE3.TFB"/>
        <direct input="BLK-TL-IOPAD.IOB33_IBUFDISABLE" name="BLK-TL-IOPAD.IOB33_IBUFDISABLE_to_IOB33.IBUFDISABLE" output="IOB33.IBUFDISABLE"/>
        <direct input="BLK-TL-IOPAD.IOB33_INTERMDISABLE" name="BLK-TL-IOPAD.IOB33_INTERMDISABLE_to_IOB33.INTERMDISABLE" output="IOB33.INTERMDISABLE"/>
        <direct input="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN" name="BLK-TL-IOPAD.IOB33_KEEPER_INT_EN_to_IOB33.KEEPER_INT_EN" output="IOB33.KEEPER_INT_EN"/>
        <direct input="OLOGICE3.OQ" name="OLOGICE3.OQ_to_IOB33.O" output="IOB33.O">
          <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
          <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD" in_port="OLOGICE3.OQ" out_port="IOB33.O"/>
        </direct>
        <direct input="BLK-TL-IOPAD.IOB33_PD_INT_EN" name="BLK-TL-IOPAD.IOB33_PD_INT_EN_to_IOB33.PD_INT_EN" output="IOB33.PD_INT_EN"/>
        <direct input="BLK-TL-IOPAD.IOB33_PU_INT_EN" name="BLK-TL-IOPAD.IOB33_PU_INT_EN_to_IOB33.PU_INT_EN" output="IOB33.PU_INT_EN"/>
        <direct input="OLOGICE3.TQ" name="OLOGICE3.TQ_to_IOB33.T" output="IOB33.T">
          <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
          <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD" in_port="OLOGICE3.TQ" out_port="IOB33.T"/>
        </direct>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKB" name="BLK-TL-IOPAD.OLOGICE3_CLKB_to_OLOGICE3.CLKB" output="OLOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIVB" name="BLK-TL-IOPAD.OLOGICE3_CLKDIVB_to_OLOGICE3.CLKDIVB" output="OLOGICE3.CLKDIVB"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB" name="BLK-TL-IOPAD.OLOGICE3_CLKDIVFB_to_OLOGICE3.CLKDIVFB" output="OLOGICE3.CLKDIVFB"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIVF" name="BLK-TL-IOPAD.OLOGICE3_CLKDIVF_to_OLOGICE3.CLKDIVF" output="OLOGICE3.CLKDIVF"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLKDIV" name="BLK-TL-IOPAD.OLOGICE3_CLKDIV_to_OLOGICE3.CLKDIV" output="OLOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_CLK" name="BLK-TL-IOPAD.OLOGICE3_CLK_to_OLOGICE3.CLK" output="OLOGICE3.CLK"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D1" name="BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1" output="OLOGICE3.D1"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D2" name="BLK-TL-IOPAD.OLOGICE3_D2_to_OLOGICE3.D2" output="OLOGICE3.D2"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D3" name="BLK-TL-IOPAD.OLOGICE3_D3_to_OLOGICE3.D3" output="OLOGICE3.D3"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D4" name="BLK-TL-IOPAD.OLOGICE3_D4_to_OLOGICE3.D4" output="OLOGICE3.D4"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D5" name="BLK-TL-IOPAD.OLOGICE3_D5_to_OLOGICE3.D5" output="OLOGICE3.D5"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D6" name="BLK-TL-IOPAD.OLOGICE3_D6_to_OLOGICE3.D6" output="OLOGICE3.D6"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D7" name="BLK-TL-IOPAD.OLOGICE3_D7_to_OLOGICE3.D7" output="OLOGICE3.D7"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_D8" name="BLK-TL-IOPAD.OLOGICE3_D8_to_OLOGICE3.D8" output="OLOGICE3.D8"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_OCE" name="BLK-TL-IOPAD.OLOGICE3_OCE_to_OLOGICE3.OCE" output="OLOGICE3.OCE"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_SR" name="BLK-TL-IOPAD.OLOGICE3_SR_to_OLOGICE3.SR" output="OLOGICE3.SR"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T1" name="BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1" output="OLOGICE3.T1"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T2" name="BLK-TL-IOPAD.OLOGICE3_T2_to_OLOGICE3.T2" output="OLOGICE3.T2"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T3" name="BLK-TL-IOPAD.OLOGICE3_T3_to_OLOGICE3.T3" output="OLOGICE3.T3"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_T4" name="BLK-TL-IOPAD.OLOGICE3_T4_to_OLOGICE3.T4" output="OLOGICE3.T4"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_TBYTEIN" name="BLK-TL-IOPAD.OLOGICE3_TBYTEIN_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="BLK-TL-IOPAD.OLOGICE3_TCE" name="BLK-TL-IOPAD.OLOGICE3_TCE_to_OLOGICE3.TCE" output="OLOGICE3.TCE"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IOPAD_M">
      <clock name="ILOGICE3_CLK" num_pins="1"/>
      <clock name="ILOGICE3_CLKB" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIV" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIVP" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVPSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKSEL" num_pins="1"/>
      <clock name="ILOGICE3_OCLK" num_pins="1"/>
      <clock name="ILOGICE3_OCLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLK" num_pins="1"/>
      <clock name="OLOGICE3_CLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIV" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVF" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVFB" num_pins="1"/>
      <input name="IDELAYE2_C" num_pins="1"/>
      <input name="IDELAYE2_CE" num_pins="1"/>
      <input name="IDELAYE2_CINVCTRL" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN0" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN1" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN2" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN3" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN4" num_pins="1"/>
      <input name="IDELAYE2_DATAIN" num_pins="1"/>
      <input name="IDELAYE2_IFDLY0" num_pins="1"/>
      <input name="IDELAYE2_IFDLY1" num_pins="1"/>
      <input name="IDELAYE2_IFDLY2" num_pins="1"/>
      <input name="IDELAYE2_INC" num_pins="1"/>
      <input name="IDELAYE2_LD" num_pins="1"/>
      <input name="IDELAYE2_LDPIPEEN" num_pins="1"/>
      <input name="IDELAYE2_REGRST" num_pins="1"/>
      <input name="ILOGICE3_BITSLIP" num_pins="1"/>
      <input name="ILOGICE3_CE1" num_pins="1"/>
      <input name="ILOGICE3_CE2" num_pins="1"/>
      <input name="ILOGICE3_SR" num_pins="1"/>
      <input name="IOB33M_DIFFI_IN" num_pins="1"/>
      <input name="IOB33M_IBUFDISABLE" num_pins="1"/>
      <input name="IOB33M_INTERMDISABLE" num_pins="1"/>
      <input name="IOB33M_KEEPER_INT_EN" num_pins="1"/>
      <input name="IOB33M_PD_INT_EN" num_pins="1"/>
      <input name="IOB33M_PU_INT_EN" num_pins="1"/>
      <input name="OLOGICE3_D1" num_pins="1"/>
      <input name="OLOGICE3_D2" num_pins="1"/>
      <input name="OLOGICE3_D3" num_pins="1"/>
      <input name="OLOGICE3_D4" num_pins="1"/>
      <input name="OLOGICE3_D5" num_pins="1"/>
      <input name="OLOGICE3_D6" num_pins="1"/>
      <input name="OLOGICE3_D7" num_pins="1"/>
      <input name="OLOGICE3_D8" num_pins="1"/>
      <input name="OLOGICE3_OCE" num_pins="1"/>
      <input name="OLOGICE3_SHIFTIN1" num_pins="1"/>
      <input name="OLOGICE3_SHIFTIN2" num_pins="1"/>
      <input name="OLOGICE3_SR" num_pins="1"/>
      <input name="OLOGICE3_T1" num_pins="1"/>
      <input name="OLOGICE3_T2" num_pins="1"/>
      <input name="OLOGICE3_T3" num_pins="1"/>
      <input name="OLOGICE3_T4" num_pins="1"/>
      <input name="OLOGICE3_TBYTEIN" num_pins="1"/>
      <input name="OLOGICE3_TCE" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT0" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT1" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT2" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT3" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT4" num_pins="1"/>
      <output name="ILOGICE3_O" num_pins="1"/>
      <output name="ILOGICE3_Q1" num_pins="1"/>
      <output name="ILOGICE3_Q2" num_pins="1"/>
      <output name="ILOGICE3_Q3" num_pins="1"/>
      <output name="ILOGICE3_Q4" num_pins="1"/>
      <output name="ILOGICE3_Q5" num_pins="1"/>
      <output name="ILOGICE3_Q6" num_pins="1"/>
      <output name="ILOGICE3_Q7" num_pins="1"/>
      <output name="ILOGICE3_Q8" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="IOB33M_DIFFO_OUT" num_pins="1"/>
      <output name="IOB33M_O_OUT" num_pins="1"/>
      <output name="IOB33M_PADOUT" num_pins="1"/>
      <output name="IOB33M_T_OUT" num_pins="1"/>
      <output name="OLOGICE3_IOCLKGLITCH" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="OLOGICE3_TBYTEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYE2_VPR" name="IDELAYE2" num_pb="1">
        <clock name="C" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CINVCTRL" num_pins="1"/>
        <input name="CNTVALUEIN0" num_pins="1"/>
        <input name="CNTVALUEIN1" num_pins="1"/>
        <input name="CNTVALUEIN2" num_pins="1"/>
        <input name="CNTVALUEIN3" num_pins="1"/>
        <input name="CNTVALUEIN4" num_pins="1"/>
        <input name="DATAIN" num_pins="1"/>
        <input name="IDATAIN" num_pins="1"/>
        <input name="INC" num_pins="1"/>
        <input name="LD" num_pins="1"/>
        <input name="LDPIPEEN" num_pins="1"/>
        <input name="REGRST" num_pins="1"/>
        <output name="CNTVALUEOUT0" num_pins="1"/>
        <output name="CNTVALUEOUT1" num_pins="1"/>
        <output name="CNTVALUEOUT2" num_pins="1"/>
        <output name="CNTVALUEOUT3" num_pins="1"/>
        <output name="CNTVALUEOUT4" num_pins="1"/>
        <output name="DATAOUT" num_pins="1"/>
        <T_setup clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{IDELAY}</meta>
          <meta name="fasm_params">
      IN_USE = IN_USE
      IDELAY_VALUE[4:0] = IDELAY_VALUE

      ZIDELAY_VALUE[4:0] = ZIDELAY_VALUE

      IS_DATAIN_INVERTED = IS_DATAIN_INVERTED
      IS_IDATAIN_INVERTED = IS_IDATAIN_INVERTED

      PIPE_SEL = PIPE_SEL
      CINVCTRL_SEL = CINVCTRL_SEL

      HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE

      IDELAY_TYPE_FIXED = IDELAY_TYPE_FIXED
      IDELAY_TYPE_VAR_LOAD = IDELAY_TYPE_VAR_LOAD
      IDELAY_TYPE_VARIABLE = IDELAY_TYPE_VARIABLE

      DELAY_SRC_DATAIN = DELAY_SRC_DATAIN
      DELAY_SRC_IDATAIN = DELAY_SRC_IDATAIN
    </meta>
        </metadata>
      </pb_type>
      <pb_type name="ILOGICE3" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <clock name="CLKB" num_pins="1"/>
        <clock name="CLKDIV" num_pins="1"/>
        <clock name="CLKDIVP" num_pins="1"/>
        <clock name="OCLK" num_pins="1"/>
        <clock name="OCLKB" num_pins="1"/>
        <input name="BITSLIP" num_pins="1"/>
        <input name="CE1" num_pins="1"/>
        <input name="CE2" num_pins="1"/>
        <input name="D" num_pins="1"/>
        <input name="DDLY" num_pins="1"/>
        <input name="DYNCLKDIVPSEL" num_pins="1"/>
        <input name="DYNCLKDIVSEL" num_pins="1"/>
        <input name="DYNCLKSEL" num_pins="1"/>
        <input name="OFB" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="TFB" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Q1" num_pins="1"/>
        <output name="Q2" num_pins="1"/>
        <output name="Q3" num_pins="1"/>
        <output name="Q4" num_pins="1"/>
        <output name="Q5" num_pins="1"/>
        <output name="Q6" num_pins="1"/>
        <output name="Q7" num_pins="1"/>
        <output name="Q8" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <mode name="PASS_THROUGH">
          <interconnect>
            <direct input="ILOGICE3.D" name="D_O" output="ILOGICE3.O">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.D : ZINV_D
          </meta>
              </metadata>
            </direct>
          </interconnect>
        </mode>
        <mode name="ISERDES_NO_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_NO_IDELAY_VPR" name="ISERDESE2_NO_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.D" max="1.2900000000000002e-10" out_port="ISERDESE2_NO_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.D" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="-3.500000000000001e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="1.43e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <!-- TODO: Some features are named after the IFF site, but do enable functionalities for the ISERDES -->
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">

          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_NO_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_NO_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_NO_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_NO_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_NO_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_NO_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_NO_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_NO_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_NO_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_NO_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_NO_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_NO_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_NO_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_NO_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_NO_IDELAY.CLK"/>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_NO_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.D" name="D" output="ISERDESE2_NO_IDELAY.D">
              <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
            </direct>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_NO_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_NO_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_NO_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_NO_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_NO_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_NO_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_NO_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ISERDES_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_IDELAY_VPR" name="ISERDESE2_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="DDLY" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_IDELAY.DDLY" max="1.3800000000000001e-10" out_port="ISERDESE2_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.DDLY" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="-3.4000000000000005e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="1.42e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">
          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_IDELAY.CLK"/>
            <direct input="ILOGICE3.DDLY" name="DDLY" output="ISERDESE2_IDELAY.DDLY">
              <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
            </direct>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ILOGIC">
          <pb_type blif_model=".subckt IDDR_VPR" name="IFF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <clock name="CKB" num_pins="1"/>
            <input name="CE" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <T_setup clock="CK" port="IFF.D" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.D" value="2.2e-11"/>
            <T_setup clock="CK" port="IFF.CE" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.CE" value="2.2e-11"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q1" min="1.87e-10"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q2" min="1.87e-10"/>
            <metadata>
              <meta name="fasm_features">
          IDDR_OR_ISERDES.IN_USE
        </meta>
              <meta name="fasm_params">
          ZINV_D = ZINV_D
          IFF.ZINV_C = ZINV_C
          IFF.SRTYPE.SYNC = SRTYPE_SYNC
          IFF.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE = OPPOSITE_EDGE
          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4
          IFF.ZSRVAL_Q1 = ZSRVAL_Q12
          IFF.ZSRVAL_Q2 = ZSRVAL_Q12
          IFF.ZSRVAL_Q3 = ZSRVAL_Q34
          IFF.ZSRVAL_Q4 = ZSRVAL_Q34
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- Input connections -->
            <!-- Output connections -->
            <!-- NOTE: There is a connection from ILOGICE3.D/ILOGICE3.DDLY bypassing
           the IDDR but it goes through an inverter controlled by it. Hence it
           is disabled -->
            <direct input="ILOGICE3.CE1" name="ILOGICE3.CE1_to_IFF.CE" output="IFF.CE"/>
            <direct input="ILOGICE3.CLKB" name="ILOGICE3.CLKB_to_IFF.CKB" output="IFF.CKB"/>
            <direct input="ILOGICE3.CLK" name="ILOGICE3.CLK_to_IFF.CK" output="IFF.CK"/>
            <mux input="ILOGICE3.DDLY ILOGICE3.D" name="IFFDELMUX" output="IFF.D">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.DDLY : IFFDELMUXE3.P0
            ILOGICE3.D : NULL
          </meta>
              </metadata>
              <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.D" out_port="IFF.D"/>
              <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="ILOGICE3.DDLY" out_port="IFF.D"/>
            </mux>
            <direct input="ILOGICE3.SR" name="ILOGICE3.SR_to_IFF.SR" output="IFF.SR"/>
            <direct input="IFF.Q1" name="IFF.Q1_to_ILOGICE3.Q1" output="ILOGICE3.Q1"/>
            <direct input="IFF.Q2" name="IFF.Q2_to_ILOGICE3.Q2" output="ILOGICE3.Q2"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{ILOGIC}</meta>
        </metadata>
      </pb_type>
      <pb_type name="IOB33M" num_pb="1">
        <input name="DIFFI_IN" num_pins="1"/>
        <input name="IBUFDISABLE" num_pins="1"/>
        <input name="INTERMDISABLE" num_pins="1"/>
        <input name="KEEPER_INT_EN" num_pins="1"/>
        <input name="O" num_pins="1"/>
        <input name="PD_INT_EN" num_pins="1"/>
        <input name="PU_INT_EN" num_pins="1"/>
        <input name="T" num_pins="1"/>
        <output name="DIFFO_OUT" num_pins="1"/>
        <output name="I" num_pins="1"/>
        <output name="O_OUT" num_pins="1"/>
        <output name="PADOUT" num_pins="1"/>
        <output name="T_OUT" num_pins="1"/>
        <pb_type name="IOB33_MODES" num_pb="1">
          <input name="DIFFI_IN" num_pins="1"/>
          <input name="IBUFDISABLE" num_pins="1"/>
          <input name="INTERMDISABLE" num_pins="1"/>
          <input name="KEEPER_INT_EN" num_pins="1"/>
          <input name="O" num_pins="1"/>
          <input name="PD_INT_EN" num_pins="1"/>
          <input name="PU_INT_EN" num_pins="1"/>
          <input name="T" num_pins="1"/>
          <output name="DIFFO_OUT" num_pins="1"/>
          <output name="I" num_pins="1"/>
          <output name="O_OUT" num_pins="1"/>
          <output name="PADOUT" num_pins="1"/>
          <output name="T_OUT" num_pins="1"/>
          <mode name="NO_IBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="I" output="IOB33_MODES.I">
                <metadata>
                  <meta name="fasm_mux">
          inpad.inpad : LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.IN_ONLY,LVCMOS25_LVCMOS33_LVTTL.IN,PULLTYPE.NONE
        </meta>
                </metadata>
                <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="NO_OBUF">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="O" output="outpad.outpad">
                <metadata>
                  <meta name="fasm_mux">
          IOB33_MODES.O : PULLTYPE.NONE,LVCMOS33_LVTTL.DRIVE.I12_I16,LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
        </meta>
                </metadata>
                <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IBUF">
            <pb_type blif_model=".subckt IBUF_VPR" name="IBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IBUF_VPR.I" max="10e-12" out_port="IBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.IN_ONLY = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpat.inpad_to_IBUF_VPR.I" output="IBUF_VPR.I">
                <pack_pattern in_port="inpad.inpad" name="inpad_to_IBUF" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
              </direct>
              <direct input="IBUF_VPR.O" name="IBUF_VPR.O_to_IOB33_MODES.I" output="IOB33_MODES.I">
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFT">
            <pb_type blif_model=".subckt OBUFT_VPR" name="OBUFT_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="OBUFT_VPR.I" max="10e-12" out_port="OBUFT_VPR.O"/>
              <delay_constant in_port="OBUFT_VPR.T" max="10e-12" out_port="OBUFT_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="IOB33_MODES.O_to_OBUFT_VPR.I" output="OBUFT_VPR.I">
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="IOB33_MODES.T_to_OBUFT_VPR.T" output="OBUFT_VPR.T">
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
              </direct>
              <direct input="OBUFT_VPR.O" name="OBUFT_VPR.O_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="OBUFT_VPR.O" name="OBUFT_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUF_VPR" name="IOBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IOBUF_VPR.I" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.T" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUF_VPR.O" name="I_to_IOBUF_VPR.O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="inpad.inpad" name="inpad.inpad_to_IOBUF_VPR.IOPAD_$inp" output="IOBUF_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUF_VPR_to_PAD" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="O_to_IOBUF_VPR.I" output="IOBUF_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="IOBUF_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T_to_IOBUF_VPR.T" output="IOBUF_VPR.T"/>
              <direct input="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR.IOPAD_$out_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFTDS_M">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt OBUFTDS_M_VPR" name="OBUFTDS_M_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="OBUFTDS_M_VPR.I" max="10e-12" out_port="OBUFTDS_M_VPR.OB"/>
              <delay_constant in_port="OBUFTDS_M_VPR.T" max="10e-12" out_port="OBUFTDS_M_VPR.OB"/>
              <delay_constant in_port="OBUFTDS_M_VPR.I" max="10e-12" out_port="OBUFTDS_M_VPR.O"/>
              <delay_constant in_port="OBUFTDS_M_VPR.T" max="10e-12" out_port="OBUFTDS_M_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="OBUFTDS_M_VPR.OB" name="OB" output="IOB33_MODES.DIFFO_OUT"/>
              <direct input="IOB33_MODES.O" name="I" output="OBUFTDS_M_VPR.I">
                <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFTDS_M_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="OBUFTDS_M_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T" output="OBUFTDS_M_VPR.T">
                <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.T" out_port="OBUFTDS_M_VPR.T"/>
              </direct>
              <direct input="OBUFTDS_M_VPR.O" name="O" output="outpad.outpad">
                <pack_pattern in_port="OBUFTDS_M_VPR.O" name="OBUFTDS_M_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OBUFTDS_M_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OBUFTDS_M_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUFDS_M">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUFDS_M_VPR" name="IOBUFDS_M_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IB" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="IOBUFDS_M_VPR.I" max="10e-12" out_port="IOBUFDS_M_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUFDS_M_VPR.T" max="10e-12" out_port="IOBUFDS_M_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUFDS_M_VPR.I" max="10e-12" out_port="IOBUFDS_M_VPR.OB"/>
              <delay_constant in_port="IOBUFDS_M_VPR.T" max="10e-12" out_port="IOBUFDS_M_VPR.OB"/>
              <delay_constant in_port="IOBUFDS_M_VPR.IB" max="10e-12" out_port="IOBUFDS_M_VPR.O"/>
              <delay_constant in_port="IOBUFDS_M_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUFDS_M_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            SSTL135_SSTL15.IN_DIFF = SSTL135_SSTL15_IN_DIFF
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUFDS_M_VPR.OB" name="OB" output="IOB33_MODES.DIFFO_OUT"/>
              <direct input="IOBUFDS_M_VPR.O" name="O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="IOB33_MODES.DIFFI_IN" name="IB" output="IOBUFDS_M_VPR.IB"/>
              <direct input="inpad.inpad" name="IOPAD_$inp" output="IOBUFDS_M_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUFDS_M_VPR_to_PAD" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="inpad.inpad" out_port="IOBUFDS_M_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="I" output="IOBUFDS_M_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.O" out_port="IOBUFDS_M_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T" output="IOBUFDS_M_VPR.T"/>
              <direct input="IOBUFDS_M_VPR.IOPAD_$out" name="IOPAD_$out" output="outpad.outpad">
                <pack_pattern in_port="IOBUFDS_M_VPR.IOPAD_$out" name="IOBUFDS_M_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOBUFDS_M_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <direct input="IOB33_MODES.DIFFO_OUT" name="DIFFO_OUT" output="IOB33M.DIFFO_OUT"/>
          <direct input="IOB33_MODES.I" name="I" output="IOB33M.I">
            <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33_MODES.I" out_port="IOB33M.I"/>
          </direct>
          <direct input="IOB33_MODES.O_OUT" name="O_OUT" output="IOB33M.O_OUT"/>
          <direct input="IOB33_MODES.PADOUT" name="PADOUT" output="IOB33M.PADOUT"/>
          <direct input="IOB33_MODES.T_OUT" name="T_OUT" output="IOB33M.T_OUT"/>
          <direct input="IOB33M.DIFFI_IN" name="DIFFI_IN" output="IOB33_MODES.DIFFI_IN"/>
          <direct input="IOB33M.IBUFDISABLE" name="IBUFDISABLE" output="IOB33_MODES.IBUFDISABLE"/>
          <direct input="IOB33M.INTERMDISABLE" name="INTERMDISABLE" output="IOB33_MODES.INTERMDISABLE"/>
          <direct input="IOB33M.KEEPER_INT_EN" name="KEEPER_INT_EN" output="IOB33_MODES.KEEPER_INT_EN"/>
          <direct input="IOB33M.O" name="O" output="IOB33_MODES.O">
            <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.O" out_port="IOB33_MODES.O"/>
          </direct>
          <direct input="IOB33M.PD_INT_EN" name="PD_INT_EN" output="IOB33_MODES.PD_INT_EN"/>
          <direct input="IOB33M.PU_INT_EN" name="PU_INT_EN" output="IOB33_MODES.PU_INT_EN"/>
          <direct input="IOB33M.T" name="T" output="IOB33_MODES.T">
            <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.T" out_port="IOB33_MODES.T"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="fasm_prefix">{IOB_TILE}.{IOB}</meta>
        </metadata>
      </pb_type>
      <pb_type name="OLOGICE3" num_pb="1">
        <input name="CLK" num_pins="1"/>
        <input name="CLKB" num_pins="1"/>
        <input name="CLKDIV" num_pins="1"/>
        <input name="CLKDIVB" num_pins="1"/>
        <input name="CLKDIVF" num_pins="1"/>
        <input name="CLKDIVFB" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="D7" num_pins="1"/>
        <input name="D8" num_pins="1"/>
        <input name="OCE" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="T1" num_pins="1"/>
        <input name="T2" num_pins="1"/>
        <input name="T3" num_pins="1"/>
        <input name="T4" num_pins="1"/>
        <input name="TBYTEIN" num_pins="1"/>
        <input name="TCE" num_pins="1"/>
        <output name="IOCLKGLITCH" num_pins="1"/>
        <output name="OFB" num_pins="1"/>
        <output name="OQ" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <output name="TBYTEOUT" num_pins="1"/>
        <output name="TFB" num_pins="1"/>
        <output name="TQ" num_pins="1"/>
        <mode name="OLOGIC">
          <!-- ODDR for T or passthrough -->
          <pb_type name="OLOGIC_TFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_TFF.T1" name="T1_to_TQ" output="OLOGIC_TFF.TQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_TFF.T1 : ZINV_T1,OSERDES.DATA_RATE_TQ.BUF
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="T_INV">
              <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
                <input name="TI" num_pins="1"/>
                <output name="TO" num_pins="1"/>
                <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.BUF
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="T_INV.TO" name="TO" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                </direct>
                <direct input="OLOGIC_TFF.T1" name="TI" output="T_INV.TI"/>
              </interconnect>
            </mode>
            <mode name="ODDR_TQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_TQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_TQ.CE" value="5.05e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.CE" value="-6.800000000000001e-11"/>
                <T_setup clock="CK" port="ODDR_TQ.D1" value="8.85e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D1" value="-3.02e-10"/>
                <T_setup clock="CK" port="ODDR_TQ.D2" value="7.880000000000001e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D2" value="-3.02e-10"/>
                <T_clock_to_Q clock="CK" max="5.520000000000001e-10" port="ODDR_TQ.Q" min="1.92e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.DDR
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              ZINV_T1 = ZINV_D1
              ZINV_T2 = ZINV_D2
              OSERDES.TSRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_TQ = ZINIT_Q
              ZSRVAL_TQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_TFF.TCE" name="OLOGIC_TFF.TCE_to_ODDR.CE" output="ODDR_TQ.CE"/>
                <direct input="OLOGIC_TFF.CLK" name="OLOGIC_TFF.CLK_to_ODDR.CK" output="ODDR_TQ.CK"/>
                <direct input="OLOGIC_TFF.T1" name="OLOGIC_TFF.T1_to_ODDR.D1" output="ODDR_TQ.D1"/>
                <direct input="OLOGIC_TFF.T2" name="OLOGIC_TFF.T2_to_ODDR.D2" output="ODDR_TQ.D2"/>
                <direct input="OLOGIC_TFF.SR" name="OLOGIC_TFF.SR_to_ODDR.SR" output="ODDR_TQ.SR"/>
                <direct input="ODDR_TQ.Q" name="ODDR.Q_to_OLOGIC_TFF.TQ" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="ODDR_TQ.Q" out_port="OLOGIC_TFF.TQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <!-- ODDR for D or passthrough -->
          <pb_type name="OLOGIC_OFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_OFF.D1" name="D1_to_OQ" output="OLOGIC_OFF.OQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_OFF.D1 : OMUX.D1,OQUSED
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="ODDR_OQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_OQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_OQ.CE" value="4.82e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.CE" value="-1.24e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D1" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D1" value="-1.6400000000000003e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D2" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D2" value="-1.6400000000000003e-10"/>
                <T_clock_to_Q clock="CK" max="4.72e-10" port="ODDR_OQ.Q" min="1.77e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OQUSED
              OSERDES.DATA_RATE_OQ.DDR
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              IS_D1_INVERTED = INV_D1
              IS_D2_INVERTED = INV_D2
              OSERDES.SRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_OQ = ZINIT_Q
              ZSRVAL_OQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_OFF.OCE" name="OLOGIC_OFF.OCE_to_ODDR.CE" output="ODDR_OQ.CE"/>
                <direct input="OLOGIC_OFF.CLK" name="OLOGIC_OFF.CLK_to_ODDR.CK" output="ODDR_OQ.CK"/>
                <direct input="OLOGIC_OFF.D1" name="OLOGIC_OFF.D1_to_ODDR.D1" output="ODDR_OQ.D1"/>
                <direct input="OLOGIC_OFF.D2" name="OLOGIC_OFF.D2_to_ODDR.D2" output="ODDR_OQ.D2"/>
                <direct input="OLOGIC_OFF.SR" name="OLOGIC_OFF.SR_to_ODDR.SR" output="ODDR_OQ.SR"/>
                <direct input="ODDR_OQ.Q" name="ODDR.Q_to_OLOGIC_OFF.OQ" output="OLOGIC_OFF.OQ">
                  <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct input="OLOGIC_OFF.OFB" name="OLOGIC_OFF.OFB_to_OLOGICE3.OFB" output="OLOGICE3.OFB"/>
            <direct input="OLOGIC_OFF.OQ" name="OLOGIC_OFF.OQ_to_OLOGICE3.OQ" output="OLOGICE3.OQ">
              <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OLOGIC_TFF.TFB" name="OLOGIC_TFF.TFB_to_OLOGICE3.TFB" output="OLOGICE3.TFB"/>
            <direct input="OLOGIC_TFF.TQ" name="OLOGIC_TFF.TQ_to_OLOGICE3.TQ" output="OLOGICE3.TQ">
              <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
            </direct>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_OFF.CLK" output="OLOGIC_OFF.CLK"/>
            <direct input="OLOGICE3.D1" name="OLOGICE3.D1_to_OLOGIC_OFF.D1" output="OLOGIC_OFF.D1"/>
            <direct input="OLOGICE3.D2" name="OLOGICE3.D2_to_OLOGIC_OFF.D2" output="OLOGIC_OFF.D2"/>
            <direct input="OLOGICE3.OCE" name="OLOGICE3.OCE_to_OLOGIC_OFF.OCE" output="OLOGIC_OFF.OCE"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_OFF.SR" output="OLOGIC_OFF.SR"/>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_TFF.CLK" output="OLOGIC_TFF.CLK"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_TFF.SR" output="OLOGIC_TFF.SR"/>
            <direct input="OLOGICE3.T1" name="OLOGICE3.T1_to_OLOGIC_TFF.T1" output="OLOGIC_TFF.T1"/>
            <direct input="OLOGICE3.T2" name="OLOGICE3.T2_to_OLOGIC_TFF.T2" output="OLOGIC_TFF.T2"/>
            <direct input="OLOGICE3.TCE" name="OLOGICE3.TCE_to_OLOGIC_TFF.TCE" output="OLOGIC_TFF.TCE"/>
          </interconnect>
        </mode>
        <mode name="OSERDES">
          <pb_type blif_model=".subckt OSERDESE2_VPR" name="OSERDESE2" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="D3" num_pins="1"/>
            <input name="D4" num_pins="1"/>
            <input name="D5" num_pins="1"/>
            <input name="D6" num_pins="1"/>
            <input name="D7" num_pins="1"/>
            <input name="D8" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="T3" num_pins="1"/>
            <input name="T4" num_pins="1"/>
            <input name="TBYTEIN" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="IOCLKGLITCH" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <output name="TBYTEOUT" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <delay_constant in_port="OSERDESE2.T1" max="0.0" out_port="OSERDESE2.TBYTEOUT" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OFB" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OQ" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TFB" min="1.92e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TQ" min="1.92e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="5.67e-10" port="OSERDESE2.IOCLKGLITCH" min="1.9600000000000002e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D1" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D1" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D2" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D2" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D3" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D3" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D4" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D4" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D5" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D5" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D6" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D6" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D7" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D7" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D8" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D8" value="-7.3e-11"/>
            <T_clock_to_Q clock="CLKDIV" max="0.0" port="OSERDESE2.T1" min="0.0"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T1" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T1" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T2" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T2" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T3" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T3" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T4" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T4" value="-1.85e-10"/>
            <T_setup clock="CLK" port="OSERDESE2.OCE" value="5.04e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.OCE" value="-5.9e-11"/>
            <T_setup clock="CLK" port="OSERDESE2.TCE" value="5.05e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.TCE" value="-6.800000000000001e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.RST" value="8.490000000000001e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.RST" value="-4.000000000000001e-12"/>
            <metadata>
              <meta name="fasm_features">
          OSERDES.IN_USE
          OSERDES.SRTYPE.SYNC
          OSERDES.TSRTYPE.SYNC
          ODDR.DDR_CLK_EDGE.SAME_EDGE
          OQUSED
        </meta>
              <meta name="fasm_params">
          OSERDES.SERDES_MODE.SLAVE = SERDES_MODE_SLAVE

          OSERDES.TRISTATE_WIDTH.W4 = TRISTATE_WIDTH_W4

          OSERDES.DATA_RATE_OQ.DDR = DATA_RATE_OQ_DDR
          OSERDES.DATA_RATE_OQ.SDR = DATA_RATE_OQ_SDR
          OSERDES.DATA_RATE_TQ.BUF = DATA_RATE_TQ_BUF
          OSERDES.DATA_RATE_TQ.DDR = DATA_RATE_TQ_DDR
          OSERDES.DATA_RATE_TQ.SDR = DATA_RATE_TQ_SDR

          OSERDES.DATA_WIDTH.DDR.W6_8 = DATA_WIDTH_DDR_W6_8
          OSERDES.DATA_WIDTH.SDR.W2_4_5_6 = DATA_WIDTH_SDR_W2_4_5_6

          OSERDES.DATA_WIDTH.W2 = DATA_WIDTH_W2
          OSERDES.DATA_WIDTH.W3 = DATA_WIDTH_W3
          OSERDES.DATA_WIDTH.W4 = DATA_WIDTH_W4
          OSERDES.DATA_WIDTH.W5 = DATA_WIDTH_W5
          OSERDES.DATA_WIDTH.W6 = DATA_WIDTH_W6
          OSERDES.DATA_WIDTH.W7 = DATA_WIDTH_W7
          OSERDES.DATA_WIDTH.W8 = DATA_WIDTH_W8

          ZINIT_OQ = ZINIT_OQ
          ZINIT_TQ = ZINIT_TQ
          ZINV_CLK = ZINV_CLK
          ZSRVAL_OQ = ZSRVAL_OQ
          ZSRVAL_TQ = ZSRVAL_TQ

          ZINV_T1 = ZINV_T1
          ZINV_T2 = ZINV_T2
          ZINV_T3 = ZINV_T3
          ZINV_T4 = ZINV_T4

          IS_D1_INVERTED = IS_D1_INVERTED
          IS_D2_INVERTED = IS_D2_INVERTED
          IS_D3_INVERTED = IS_D3_INVERTED
          IS_D4_INVERTED = IS_D4_INVERTED
          IS_D5_INVERTED = IS_D5_INVERTED
          IS_D6_INVERTED = IS_D6_INVERTED
          IS_D7_INVERTED = IS_D7_INVERTED
          IS_D8_INVERTED = IS_D8_INVERTED
        </meta>
            </metadata>
          </pb_type>
          <!-- This is a model of the inverter for T signal. It is used when the T
         net bypasses the OSERDES and is connected to const0. In that case
         the route actually goes to const1 and this inverter is used.

         Note that there are no fasm features emitted. That's because not
         emitting the ZINV_T1 feature enables the inversion.

         When the T signal is connected to the OSERDES then the inversion is
         controlled by its parameter. -->
          <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
            <input name="TI" num_pins="1"/>
            <output name="TO" num_pins="1"/>
            <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
          </pb_type>
          <interconnect>
            <!-- This is a routing mux that allows the T signal to bypass the OSERDES
           when it is in "TQ BUF" mode. This is used when the T connection is
           routed to const0, see the comment on the "T_INV" pb_type above.

           When T is connected to const0 it is being actually routed to cons1
           through the T_INV inverter and the T1 input pin. When it is connected
           to the OSERDES it is routed to the TQ output of it. -->
            <direct input="OSERDESE2.IOCLKGLITCH" name="IOCLKGLITCH" output="OLOGICE3.IOCLKGLITCH"/>
            <direct input="OSERDESE2.OFB" name="OFB" output="OLOGICE3.OFB"/>
            <direct input="OSERDESE2.OQ" name="OQ" output="OLOGICE3.OQ">
              <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OSERDESE2.SHIFTOUT1" name="SHIFTOUT1" output="OLOGICE3.SHIFTOUT1"/>
            <direct input="OSERDESE2.SHIFTOUT2" name="SHIFTOUT2" output="OLOGICE3.SHIFTOUT2"/>
            <direct input="OSERDESE2.TBYTEOUT" name="TBYTEOUT" output="OLOGICE3.TBYTEOUT"/>
            <direct input="OSERDESE2.TFB" name="TFB" output="OLOGICE3.TFB"/>
            <mux input="OSERDESE2.TQ T_INV.TO" name="TQ" output="OLOGICE3.TQ">
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
            </mux>
            <direct input="OLOGICE3.CLKDIV" name="CLKDIV" output="OSERDESE2.CLKDIV"/>
            <direct input="OLOGICE3.CLK" name="CLK" output="OSERDESE2.CLK"/>
            <direct input="OLOGICE3.D1" name="D1" output="OSERDESE2.D1"/>
            <direct input="OLOGICE3.D2" name="D2" output="OSERDESE2.D2"/>
            <direct input="OLOGICE3.D3" name="D3" output="OSERDESE2.D3"/>
            <direct input="OLOGICE3.D4" name="D4" output="OSERDESE2.D4"/>
            <direct input="OLOGICE3.D5" name="D5" output="OSERDESE2.D5"/>
            <direct input="OLOGICE3.D6" name="D6" output="OSERDESE2.D6"/>
            <direct input="OLOGICE3.D7" name="D7" output="OSERDESE2.D7"/>
            <direct input="OLOGICE3.D8" name="D8" output="OSERDESE2.D8"/>
            <direct input="OLOGICE3.OCE" name="OCE" output="OSERDESE2.OCE"/>
            <direct input="OLOGICE3.SR" name="SR" output="OSERDESE2.RST"/>
            <direct input="OLOGICE3.SHIFTIN1" name="SHIFTIN1" output="OSERDESE2.SHIFTIN1"/>
            <direct input="OLOGICE3.SHIFTIN2" name="SHIFTIN2" output="OSERDESE2.SHIFTIN2"/>
            <direct input="OLOGICE3.T1" name="T1" output="OSERDESE2.T1"/>
            <direct input="OLOGICE3.T2" name="T2" output="OSERDESE2.T2"/>
            <direct input="OLOGICE3.T3" name="T3" output="OSERDESE2.T3"/>
            <direct input="OLOGICE3.T4" name="T4" output="OSERDESE2.T4"/>
            <direct input="OLOGICE3.TBYTEIN" name="TBYTEIN" output="OSERDESE2.TBYTEIN"/>
            <direct input="OLOGICE3.TCE" name="TCE" output="OSERDESE2.TCE"/>
            <direct input="OLOGICE3.T1" name="T1_to_T_INV.TI" output="T_INV.TI"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{OLOGIC}</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="IDELAYE2.CNTVALUEOUT0" name="IDELAYE2.CNTVALUEOUT0_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT0"/>
        <direct input="IDELAYE2.CNTVALUEOUT1" name="IDELAYE2.CNTVALUEOUT1_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT1"/>
        <direct input="IDELAYE2.CNTVALUEOUT2" name="IDELAYE2.CNTVALUEOUT2_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT2"/>
        <direct input="IDELAYE2.CNTVALUEOUT3" name="IDELAYE2.CNTVALUEOUT3_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT3"/>
        <direct input="IDELAYE2.CNTVALUEOUT4" name="IDELAYE2.CNTVALUEOUT4_to_BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4" output="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEOUT4"/>
        <direct input="ILOGICE3.O" name="ILOGICE3.O_to_BLK-TL-IOPAD_M.ILOGICE3_O" output="BLK-TL-IOPAD_M.ILOGICE3_O"/>
        <direct input="ILOGICE3.Q1" name="ILOGICE3.Q1_to_BLK-TL-IOPAD_M.ILOGICE3_Q1" output="BLK-TL-IOPAD_M.ILOGICE3_Q1"/>
        <direct input="ILOGICE3.Q2" name="ILOGICE3.Q2_to_BLK-TL-IOPAD_M.ILOGICE3_Q2" output="BLK-TL-IOPAD_M.ILOGICE3_Q2"/>
        <direct input="ILOGICE3.Q3" name="ILOGICE3.Q3_to_BLK-TL-IOPAD_M.ILOGICE3_Q3" output="BLK-TL-IOPAD_M.ILOGICE3_Q3"/>
        <direct input="ILOGICE3.Q4" name="ILOGICE3.Q4_to_BLK-TL-IOPAD_M.ILOGICE3_Q4" output="BLK-TL-IOPAD_M.ILOGICE3_Q4"/>
        <direct input="ILOGICE3.Q5" name="ILOGICE3.Q5_to_BLK-TL-IOPAD_M.ILOGICE3_Q5" output="BLK-TL-IOPAD_M.ILOGICE3_Q5"/>
        <direct input="ILOGICE3.Q6" name="ILOGICE3.Q6_to_BLK-TL-IOPAD_M.ILOGICE3_Q6" output="BLK-TL-IOPAD_M.ILOGICE3_Q6"/>
        <direct input="ILOGICE3.Q7" name="ILOGICE3.Q7_to_BLK-TL-IOPAD_M.ILOGICE3_Q7" output="BLK-TL-IOPAD_M.ILOGICE3_Q7"/>
        <direct input="ILOGICE3.Q8" name="ILOGICE3.Q8_to_BLK-TL-IOPAD_M.ILOGICE3_Q8" output="BLK-TL-IOPAD_M.ILOGICE3_Q8"/>
        <direct input="ILOGICE3.SHIFTOUT1" name="ILOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT1"/>
        <direct input="ILOGICE3.SHIFTOUT2" name="ILOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_M.ILOGICE3_SHIFTOUT2"/>
        <direct input="IOB33M.DIFFO_OUT" name="IOB33M.DIFFO_OUT_to_BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT" output="BLK-TL-IOPAD_M.IOB33M_DIFFO_OUT"/>
        <direct input="IOB33M.O_OUT" name="IOB33M.O_OUT_to_BLK-TL-IOPAD_M.IOB33M_O_OUT" output="BLK-TL-IOPAD_M.IOB33M_O_OUT"/>
        <direct input="IOB33M.PADOUT" name="IOB33M.PADOUT_to_BLK-TL-IOPAD_M.IOB33M_PADOUT" output="BLK-TL-IOPAD_M.IOB33M_PADOUT"/>
        <direct input="IOB33M.T_OUT" name="IOB33M.T_OUT_to_BLK-TL-IOPAD_M.IOB33M_T_OUT" output="BLK-TL-IOPAD_M.IOB33M_T_OUT"/>
        <direct input="OLOGICE3.IOCLKGLITCH" name="OLOGICE3.IOCLKGLITCH_to_BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH" output="BLK-TL-IOPAD_M.OLOGICE3_IOCLKGLITCH"/>
        <direct input="OLOGICE3.SHIFTOUT1" name="OLOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT1"/>
        <direct input="OLOGICE3.SHIFTOUT2" name="OLOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_M.OLOGICE3_SHIFTOUT2"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT" output="BLK-TL-IOPAD_M.OLOGICE3_TBYTEOUT"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CE" name="BLK-TL-IOPAD_M.IDELAYE2_CE_to_IDELAYE2.CE" output="IDELAYE2.CE"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL" name="BLK-TL-IOPAD_M.IDELAYE2_CINVCTRL_to_IDELAYE2.CINVCTRL" output="IDELAYE2.CINVCTRL"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN0_to_IDELAYE2.CNTVALUEIN0" output="IDELAYE2.CNTVALUEIN0"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN1_to_IDELAYE2.CNTVALUEIN1" output="IDELAYE2.CNTVALUEIN1"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN2_to_IDELAYE2.CNTVALUEIN2" output="IDELAYE2.CNTVALUEIN2"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN3_to_IDELAYE2.CNTVALUEIN3" output="IDELAYE2.CNTVALUEIN3"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4" name="BLK-TL-IOPAD_M.IDELAYE2_CNTVALUEIN4_to_IDELAYE2.CNTVALUEIN4" output="IDELAYE2.CNTVALUEIN4"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_C" name="BLK-TL-IOPAD_M.IDELAYE2_C_to_IDELAYE2.C" output="IDELAYE2.C"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_DATAIN" name="BLK-TL-IOPAD_M.IDELAYE2_DATAIN_to_IDELAYE2.DATAIN" output="IDELAYE2.DATAIN"/>
        <direct input="IOB33M.I" name="IOB33M.I_to_IDELAYE2.IDATAIN" output="IDELAYE2.IDATAIN">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="IDELAYE2.IDATAIN"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_INC" name="BLK-TL-IOPAD_M.IDELAYE2_INC_to_IDELAYE2.INC" output="IDELAYE2.INC"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN" name="BLK-TL-IOPAD_M.IDELAYE2_LDPIPEEN_to_IDELAYE2.LDPIPEEN" output="IDELAYE2.LDPIPEEN"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_LD" name="BLK-TL-IOPAD_M.IDELAYE2_LD_to_IDELAYE2.LD" output="IDELAYE2.LD"/>
        <direct input="BLK-TL-IOPAD_M.IDELAYE2_REGRST" name="BLK-TL-IOPAD_M.IDELAYE2_REGRST_to_IDELAYE2.REGRST" output="IDELAYE2.REGRST"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP" name="BLK-TL-IOPAD_M.ILOGICE3_BITSLIP_to_ILOGICE3.BITSLIP" output="ILOGICE3.BITSLIP"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CE1" name="BLK-TL-IOPAD_M.ILOGICE3_CE1_to_ILOGICE3.CE1" output="ILOGICE3.CE1"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CE2" name="BLK-TL-IOPAD_M.ILOGICE3_CE2_to_ILOGICE3.CE2" output="ILOGICE3.CE2"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLKB" name="BLK-TL-IOPAD_M.ILOGICE3_CLKB_to_ILOGICE3.CLKB" output="ILOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP" name="BLK-TL-IOPAD_M.ILOGICE3_CLKDIVP_to_ILOGICE3.CLKDIVP" output="ILOGICE3.CLKDIVP"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV" name="BLK-TL-IOPAD_M.ILOGICE3_CLKDIV_to_ILOGICE3.CLKDIV" output="ILOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_CLK" name="BLK-TL-IOPAD_M.ILOGICE3_CLK_to_ILOGICE3.CLK" output="ILOGICE3.CLK"/>
        <direct input="IDELAYE2.DATAOUT" name="IDELAYE2.DATAOUT_to_ILOGICE3.DDLY" output="ILOGICE3.DDLY">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL" name="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVPSEL_to_ILOGICE3.DYNCLKDIVPSEL" output="ILOGICE3.DYNCLKDIVPSEL"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL" name="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKDIVSEL_to_ILOGICE3.DYNCLKDIVSEL" output="ILOGICE3.DYNCLKDIVSEL"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL" name="BLK-TL-IOPAD_M.ILOGICE3_DYNCLKSEL_to_ILOGICE3.DYNCLKSEL" output="ILOGICE3.DYNCLKSEL"/>
        <direct input="IOB33M.I" name="IOB33M.I_to_ILOGICE3.D" output="ILOGICE3.D">
          <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="IOB33M.I" out_port="ILOGICE3.D"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_OCLKB" name="BLK-TL-IOPAD_M.ILOGICE3_OCLKB_to_ILOGICE3.OCLKB" output="ILOGICE3.OCLKB"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_OCLK" name="BLK-TL-IOPAD_M.ILOGICE3_OCLK_to_ILOGICE3.OCLK" output="ILOGICE3.OCLK"/>
        <direct input="OLOGICE3.OFB" name="OLOGICE3.OFB_to_ILOGICE3.OFB" output="ILOGICE3.OFB"/>
        <direct input="BLK-TL-IOPAD_M.ILOGICE3_SR" name="BLK-TL-IOPAD_M.ILOGICE3_SR_to_ILOGICE3.SR" output="ILOGICE3.SR"/>
        <direct input="OLOGICE3.TFB" name="OLOGICE3.TFB_to_ILOGICE3.TFB" output="ILOGICE3.TFB"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN" name="BLK-TL-IOPAD_M.IOB33M_DIFFI_IN_to_IOB33M.DIFFI_IN" output="IOB33M.DIFFI_IN"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE" name="BLK-TL-IOPAD_M.IOB33M_IBUFDISABLE_to_IOB33M.IBUFDISABLE" output="IOB33M.IBUFDISABLE"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE" name="BLK-TL-IOPAD_M.IOB33M_INTERMDISABLE_to_IOB33M.INTERMDISABLE" output="IOB33M.INTERMDISABLE"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN" name="BLK-TL-IOPAD_M.IOB33M_KEEPER_INT_EN_to_IOB33M.KEEPER_INT_EN" output="IOB33M.KEEPER_INT_EN"/>
        <direct input="OLOGICE3.OQ" name="OLOGICE3.OQ_to_IOB33M.O" output="IOB33M.O">
          <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
          <pack_pattern name="OSERDES_to_IOBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.OQ" out_port="IOB33M.O"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN" name="BLK-TL-IOPAD_M.IOB33M_PD_INT_EN_to_IOB33M.PD_INT_EN" output="IOB33M.PD_INT_EN"/>
        <direct input="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN" name="BLK-TL-IOPAD_M.IOB33M_PU_INT_EN_to_IOB33M.PU_INT_EN" output="IOB33M.PU_INT_EN"/>
        <direct input="OLOGICE3.TQ" name="OLOGICE3.TQ_to_IOB33M.T" output="IOB33M.T">
          <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUFDS_BLK-TL-IOPAD_M" in_port="OLOGICE3.TQ" out_port="IOB33M.T"/>
        </direct>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKB" name="BLK-TL-IOPAD_M.OLOGICE3_CLKB_to_OLOGICE3.CLKB" output="OLOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVB_to_OLOGICE3.CLKDIVB" output="OLOGICE3.CLKDIVB"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVFB_to_OLOGICE3.CLKDIVFB" output="OLOGICE3.CLKDIVFB"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIVF_to_OLOGICE3.CLKDIVF" output="OLOGICE3.CLKDIVF"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV" name="BLK-TL-IOPAD_M.OLOGICE3_CLKDIV_to_OLOGICE3.CLKDIV" output="OLOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_CLK" name="BLK-TL-IOPAD_M.OLOGICE3_CLK_to_OLOGICE3.CLK" output="OLOGICE3.CLK"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D1" name="BLK-TL-IOPAD_M.OLOGICE3_D1_to_OLOGICE3.D1" output="OLOGICE3.D1"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D2" name="BLK-TL-IOPAD_M.OLOGICE3_D2_to_OLOGICE3.D2" output="OLOGICE3.D2"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D3" name="BLK-TL-IOPAD_M.OLOGICE3_D3_to_OLOGICE3.D3" output="OLOGICE3.D3"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D4" name="BLK-TL-IOPAD_M.OLOGICE3_D4_to_OLOGICE3.D4" output="OLOGICE3.D4"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D5" name="BLK-TL-IOPAD_M.OLOGICE3_D5_to_OLOGICE3.D5" output="OLOGICE3.D5"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D6" name="BLK-TL-IOPAD_M.OLOGICE3_D6_to_OLOGICE3.D6" output="OLOGICE3.D6"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D7" name="BLK-TL-IOPAD_M.OLOGICE3_D7_to_OLOGICE3.D7" output="OLOGICE3.D7"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_D8" name="BLK-TL-IOPAD_M.OLOGICE3_D8_to_OLOGICE3.D8" output="OLOGICE3.D8"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_OCE" name="BLK-TL-IOPAD_M.OLOGICE3_OCE_to_OLOGICE3.OCE" output="OLOGICE3.OCE"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1" name="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN1_to_OLOGICE3.SHIFTIN1" output="OLOGICE3.SHIFTIN1"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2" name="BLK-TL-IOPAD_M.OLOGICE3_SHIFTIN2_to_OLOGICE3.SHIFTIN2" output="OLOGICE3.SHIFTIN2"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_SR" name="BLK-TL-IOPAD_M.OLOGICE3_SR_to_OLOGICE3.SR" output="OLOGICE3.SR"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T1" name="BLK-TL-IOPAD_M.OLOGICE3_T1_to_OLOGICE3.T1" output="OLOGICE3.T1"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T2" name="BLK-TL-IOPAD_M.OLOGICE3_T2_to_OLOGICE3.T2" output="OLOGICE3.T2"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T3" name="BLK-TL-IOPAD_M.OLOGICE3_T3_to_OLOGICE3.T3" output="OLOGICE3.T3"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_T4" name="BLK-TL-IOPAD_M.OLOGICE3_T4_to_OLOGICE3.T4" output="OLOGICE3.T4"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN" name="BLK-TL-IOPAD_M.OLOGICE3_TBYTEIN_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="BLK-TL-IOPAD_M.OLOGICE3_TCE" name="BLK-TL-IOPAD_M.OLOGICE3_TCE_to_OLOGICE3.TCE" output="OLOGICE3.TCE"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-IOPAD_S">
      <clock name="ILOGICE3_CLK" num_pins="1"/>
      <clock name="ILOGICE3_CLKB" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIV" num_pins="1"/>
      <clock name="ILOGICE3_CLKDIVP" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVPSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKDIVSEL" num_pins="1"/>
      <clock name="ILOGICE3_DYNCLKSEL" num_pins="1"/>
      <clock name="ILOGICE3_OCLK" num_pins="1"/>
      <clock name="ILOGICE3_OCLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLK" num_pins="1"/>
      <clock name="OLOGICE3_CLKB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIV" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVB" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVF" num_pins="1"/>
      <clock name="OLOGICE3_CLKDIVFB" num_pins="1"/>
      <input name="IDELAYE2_C" num_pins="1"/>
      <input name="IDELAYE2_CE" num_pins="1"/>
      <input name="IDELAYE2_CINVCTRL" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN0" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN1" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN2" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN3" num_pins="1"/>
      <input name="IDELAYE2_CNTVALUEIN4" num_pins="1"/>
      <input name="IDELAYE2_DATAIN" num_pins="1"/>
      <input name="IDELAYE2_IFDLY0" num_pins="1"/>
      <input name="IDELAYE2_IFDLY1" num_pins="1"/>
      <input name="IDELAYE2_IFDLY2" num_pins="1"/>
      <input name="IDELAYE2_INC" num_pins="1"/>
      <input name="IDELAYE2_LD" num_pins="1"/>
      <input name="IDELAYE2_LDPIPEEN" num_pins="1"/>
      <input name="IDELAYE2_REGRST" num_pins="1"/>
      <input name="ILOGICE3_BITSLIP" num_pins="1"/>
      <input name="ILOGICE3_CE1" num_pins="1"/>
      <input name="ILOGICE3_CE2" num_pins="1"/>
      <input name="ILOGICE3_SHIFTIN1" num_pins="1"/>
      <input name="ILOGICE3_SHIFTIN2" num_pins="1"/>
      <input name="ILOGICE3_SR" num_pins="1"/>
      <input name="IOB33S_DIFFI_IN" num_pins="1"/>
      <input name="IOB33S_DIFFO_IN" num_pins="1"/>
      <input name="IOB33S_DIFF_TERM_INT_EN" num_pins="1"/>
      <input name="IOB33S_IBUFDISABLE" num_pins="1"/>
      <input name="IOB33S_INTERMDISABLE" num_pins="1"/>
      <input name="IOB33S_KEEPER_INT_EN" num_pins="1"/>
      <input name="IOB33S_O_IN" num_pins="1"/>
      <input name="IOB33S_PD_INT_EN" num_pins="1"/>
      <input name="IOB33S_PU_INT_EN" num_pins="1"/>
      <input name="IOB33S_T_IN" num_pins="1"/>
      <input name="OLOGICE3_D1" num_pins="1"/>
      <input name="OLOGICE3_D2" num_pins="1"/>
      <input name="OLOGICE3_D3" num_pins="1"/>
      <input name="OLOGICE3_D4" num_pins="1"/>
      <input name="OLOGICE3_D5" num_pins="1"/>
      <input name="OLOGICE3_D6" num_pins="1"/>
      <input name="OLOGICE3_D7" num_pins="1"/>
      <input name="OLOGICE3_D8" num_pins="1"/>
      <input name="OLOGICE3_OCE" num_pins="1"/>
      <input name="OLOGICE3_SR" num_pins="1"/>
      <input name="OLOGICE3_T1" num_pins="1"/>
      <input name="OLOGICE3_T2" num_pins="1"/>
      <input name="OLOGICE3_T3" num_pins="1"/>
      <input name="OLOGICE3_T4" num_pins="1"/>
      <input name="OLOGICE3_TBYTEIN" num_pins="1"/>
      <input name="OLOGICE3_TCE" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT0" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT1" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT2" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT3" num_pins="1"/>
      <output name="IDELAYE2_CNTVALUEOUT4" num_pins="1"/>
      <output name="ILOGICE3_O" num_pins="1"/>
      <output name="ILOGICE3_Q1" num_pins="1"/>
      <output name="ILOGICE3_Q2" num_pins="1"/>
      <output name="ILOGICE3_Q3" num_pins="1"/>
      <output name="ILOGICE3_Q4" num_pins="1"/>
      <output name="ILOGICE3_Q5" num_pins="1"/>
      <output name="ILOGICE3_Q6" num_pins="1"/>
      <output name="ILOGICE3_Q7" num_pins="1"/>
      <output name="ILOGICE3_Q8" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="ILOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="IOB33S_DIFFO_OUT" num_pins="1"/>
      <output name="IOB33S_O_OUT" num_pins="1"/>
      <output name="IOB33S_PADOUT" num_pins="1"/>
      <output name="IOB33S_T_OUT" num_pins="1"/>
      <output name="OLOGICE3_IOCLKGLITCH" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT1" num_pins="1"/>
      <output name="OLOGICE3_SHIFTOUT2" num_pins="1"/>
      <output name="OLOGICE3_TBYTEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYE2_VPR" name="IDELAYE2" num_pb="1">
        <clock name="C" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CINVCTRL" num_pins="1"/>
        <input name="CNTVALUEIN0" num_pins="1"/>
        <input name="CNTVALUEIN1" num_pins="1"/>
        <input name="CNTVALUEIN2" num_pins="1"/>
        <input name="CNTVALUEIN3" num_pins="1"/>
        <input name="CNTVALUEIN4" num_pins="1"/>
        <input name="DATAIN" num_pins="1"/>
        <input name="IDATAIN" num_pins="1"/>
        <input name="INC" num_pins="1"/>
        <input name="LD" num_pins="1"/>
        <input name="LDPIPEEN" num_pins="1"/>
        <input name="REGRST" num_pins="1"/>
        <output name="CNTVALUEOUT0" num_pins="1"/>
        <output name="CNTVALUEOUT1" num_pins="1"/>
        <output name="CNTVALUEOUT2" num_pins="1"/>
        <output name="CNTVALUEOUT3" num_pins="1"/>
        <output name="CNTVALUEOUT4" num_pins="1"/>
        <output name="DATAOUT" num_pins="1"/>
        <T_setup clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.CE" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.INC" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.LD" value="10e-12"/>
        <T_setup clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <T_hold clock="C" port="IDELAYE2.REGRST" value="10e-12"/>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{IDELAY}</meta>
          <meta name="fasm_params">
      IN_USE = IN_USE
      IDELAY_VALUE[4:0] = IDELAY_VALUE

      ZIDELAY_VALUE[4:0] = ZIDELAY_VALUE

      IS_DATAIN_INVERTED = IS_DATAIN_INVERTED
      IS_IDATAIN_INVERTED = IS_IDATAIN_INVERTED

      PIPE_SEL = PIPE_SEL
      CINVCTRL_SEL = CINVCTRL_SEL

      HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE

      IDELAY_TYPE_FIXED = IDELAY_TYPE_FIXED
      IDELAY_TYPE_VAR_LOAD = IDELAY_TYPE_VAR_LOAD
      IDELAY_TYPE_VARIABLE = IDELAY_TYPE_VARIABLE

      DELAY_SRC_DATAIN = DELAY_SRC_DATAIN
      DELAY_SRC_IDATAIN = DELAY_SRC_IDATAIN
    </meta>
        </metadata>
      </pb_type>
      <pb_type name="ILOGICE3" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <clock name="CLKB" num_pins="1"/>
        <clock name="CLKDIV" num_pins="1"/>
        <clock name="CLKDIVP" num_pins="1"/>
        <clock name="OCLK" num_pins="1"/>
        <clock name="OCLKB" num_pins="1"/>
        <input name="BITSLIP" num_pins="1"/>
        <input name="CE1" num_pins="1"/>
        <input name="CE2" num_pins="1"/>
        <input name="D" num_pins="1"/>
        <input name="DDLY" num_pins="1"/>
        <input name="DYNCLKDIVPSEL" num_pins="1"/>
        <input name="DYNCLKDIVSEL" num_pins="1"/>
        <input name="DYNCLKSEL" num_pins="1"/>
        <input name="OFB" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="TFB" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Q1" num_pins="1"/>
        <output name="Q2" num_pins="1"/>
        <output name="Q3" num_pins="1"/>
        <output name="Q4" num_pins="1"/>
        <output name="Q5" num_pins="1"/>
        <output name="Q6" num_pins="1"/>
        <output name="Q7" num_pins="1"/>
        <output name="Q8" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <mode name="PASS_THROUGH">
          <interconnect>
            <direct input="ILOGICE3.D" name="D_O" output="ILOGICE3.O">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.D : ZINV_D
          </meta>
              </metadata>
            </direct>
          </interconnect>
        </mode>
        <mode name="ISERDES_NO_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_NO_IDELAY_VPR" name="ISERDESE2_NO_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.D" max="1.2900000000000002e-10" out_port="ISERDESE2_NO_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_NO_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_NO_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_NO_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.D" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_NO_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="-3.500000000000001e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_NO_IDELAY.D" value="1.43e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_NO_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <!-- TODO: Some features are named after the IFF site, but do enable functionalities for the ISERDES -->
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">

          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_NO_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_NO_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_NO_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_NO_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_NO_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_NO_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_NO_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_NO_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_NO_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_NO_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_NO_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_NO_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_NO_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_NO_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_NO_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_NO_IDELAY.CLK"/>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_NO_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_NO_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.D" name="D" output="ISERDESE2_NO_IDELAY.D">
              <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
              <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="ISERDESE2_NO_IDELAY.D"/>
            </direct>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_NO_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_NO_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_NO_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_NO_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_NO_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_NO_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_NO_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ISERDES_IDELAY">
          <pb_type blif_model=".subckt ISERDESE2_IDELAY_VPR" name="ISERDESE2_IDELAY" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKB" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <clock name="OCLK" num_pins="1"/>
            <clock name="OCLKB" num_pins="1"/>
            <input name="BITSLIP" num_pins="1"/>
            <input name="CE1" num_pins="1"/>
            <input name="CE2" num_pins="1"/>
            <input name="DDLY" num_pins="1"/>
            <input name="DYNCLKDIVPSEL" num_pins="1"/>
            <input name="DYNCLKDIVSEL" num_pins="1"/>
            <input name="DYNCLKSEL" num_pins="1"/>
            <input name="OFB" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="TFB" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <output name="Q3" num_pins="1"/>
            <output name="Q4" num_pins="1"/>
            <output name="Q5" num_pins="1"/>
            <output name="Q6" num_pins="1"/>
            <output name="Q7" num_pins="1"/>
            <output name="Q8" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <delay_constant in_port="ISERDESE2_IDELAY.DDLY" max="1.3800000000000001e-10" out_port="ISERDESE2_IDELAY.O" min="4.7000000000000006e-11"/>
            <delay_constant in_port="ISERDESE2_IDELAY.OFB" max="3.7600000000000005e-10" out_port="ISERDESE2_IDELAY.O" min="1.25e-10"/>
            <delay_constant in_port="ISERDESE2_IDELAY.TFB" max="4.57e-10" out_port="ISERDESE2_IDELAY.O" min="1.42e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q1" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q2" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q3" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q4" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q5" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q6" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q7" min="1.77e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="6.53e-10" port="ISERDESE2_IDELAY.Q8" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.DDLY" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="0.0" port="ISERDESE2_IDELAY.OFB" min="0.0"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.OFB" value="2.0300000000000002e-10"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.OFB" value="-6.400000000000001e-11"/>
            <T_setup clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="-3.4000000000000005e-11"/>
            <T_hold clock="CLK" port="ISERDESE2_IDELAY.DDLY" value="1.42e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.9000000000000002e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.BITSLIP" value="1.47e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="-8.8e-11"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE1" value="2.95e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="-1.1200000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.CE2" value="3.46e-10"/>
            <T_setup clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="5.170000000000001e-10"/>
            <T_hold clock="CLKDIV" port="ISERDESE2_IDELAY.RST" value="-1.74e-10"/>
            <metadata>
              <meta name="fasm_features">
          ISERDES.IN_USE
          IDDR_OR_ISERDES.IN_USE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE
          IFF.SRTYPE.SYNC
          ISERDES.MODE.MASTER
        </meta>
              <meta name="fasm_params">
          ISERDES.MEMORY_DDR3.DDR.W4 = MEMORY_DDR3_4
          ISERDES.MEMORY.DDR.W4 = MEMORY_DDR_4
          ISERDES.MEMORY_QDR.DDR.W4 = MEMORY_QDR_4

          ISERDES.NETWORKING.SDR.W2 = NETWORKING_SDR_2
          ISERDES.NETWORKING.SDR.W3 = NETWORKING_SDR_3
          ISERDES.NETWORKING.SDR.W4 = NETWORKING_SDR_4
          ISERDES.NETWORKING.SDR.W5 = NETWORKING_SDR_5
          ISERDES.NETWORKING.SDR.W6 = NETWORKING_SDR_6
          ISERDES.NETWORKING.SDR.W7 = NETWORKING_SDR_7
          ISERDES.NETWORKING.SDR.W8 = NETWORKING_SDR_8

          ISERDES.NETWORKING.DDR.W4 = NETWORKING_DDR_4
          ISERDES.NETWORKING.DDR.W6 = NETWORKING_DDR_6
          ISERDES.NETWORKING.DDR.W8 = NETWORKING_DDR_8
          ISERDES.NETWORKING.DDR.W10 = NETWORKING_DDR_10
          ISERDES.NETWORKING.DDR.W14 = NETWORKING_DDR_14

          ISERDES.OVERSAMPLE.DDR.W4 = OVERSAMPLE_DDR_4

          ISERDES.NUM_CE.N1 = NUM_CE_N1
          ISERDES.NUM_CE.N2 = NUM_CE_N2

          IFFDELMUXE3.P0 = IOBDELAY_IFD
          IDELMUXE3.P0 = IOBDELAY_IBUF

          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4

          IFF.ZSRVAL_Q1 = ZSRVAL_Q1
          IFF.ZSRVAL_Q2 = ZSRVAL_Q2
          IFF.ZSRVAL_Q3 = ZSRVAL_Q3
          IFF.ZSRVAL_Q4 = ZSRVAL_Q4

          IFF.ZINV_C = ZINV_C

          ZINV_D = ZINV_D
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <direct input="ISERDESE2_IDELAY.O" name="O" output="ILOGICE3.O"/>
            <direct input="ISERDESE2_IDELAY.Q1" name="Q1" output="ILOGICE3.Q1"/>
            <direct input="ISERDESE2_IDELAY.Q2" name="Q2" output="ILOGICE3.Q2"/>
            <direct input="ISERDESE2_IDELAY.Q3" name="Q3" output="ILOGICE3.Q3"/>
            <direct input="ISERDESE2_IDELAY.Q4" name="Q4" output="ILOGICE3.Q4"/>
            <direct input="ISERDESE2_IDELAY.Q5" name="Q5" output="ILOGICE3.Q5"/>
            <direct input="ISERDESE2_IDELAY.Q6" name="Q6" output="ILOGICE3.Q6"/>
            <direct input="ISERDESE2_IDELAY.Q7" name="Q7" output="ILOGICE3.Q7"/>
            <direct input="ISERDESE2_IDELAY.Q8" name="Q8" output="ILOGICE3.Q8"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT1" name="SHIFTOUT1" output="ILOGICE3.SHIFTOUT1"/>
            <direct input="ISERDESE2_IDELAY.SHIFTOUT2" name="SHIFTOUT2" output="ILOGICE3.SHIFTOUT2"/>
            <direct input="ILOGICE3.BITSLIP" name="BITSLIP" output="ISERDESE2_IDELAY.BITSLIP"/>
            <direct input="ILOGICE3.CE1" name="CE1" output="ISERDESE2_IDELAY.CE1"/>
            <direct input="ILOGICE3.CE2" name="CE2" output="ISERDESE2_IDELAY.CE2"/>
            <direct input="ILOGICE3.CLKB" name="CLKB" output="ISERDESE2_IDELAY.CLKB"/>
            <direct input="ILOGICE3.CLKDIV" name="CLKDIV" output="ISERDESE2_IDELAY.CLKDIV"/>
            <direct input="ILOGICE3.CLK" name="CLK" output="ISERDESE2_IDELAY.CLK"/>
            <direct input="ILOGICE3.DDLY" name="DDLY" output="ISERDESE2_IDELAY.DDLY">
              <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
              <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="ISERDESE2_IDELAY.DDLY"/>
            </direct>
            <direct input="ILOGICE3.DYNCLKDIVPSEL" name="DYNCLKDIVPSEL" output="ISERDESE2_IDELAY.DYNCLKDIVPSEL"/>
            <direct input="ILOGICE3.DYNCLKDIVSEL" name="DYNCLKDIVSEL" output="ISERDESE2_IDELAY.DYNCLKDIVSEL"/>
            <direct input="ILOGICE3.DYNCLKSEL" name="DYNCLKSEL" output="ISERDESE2_IDELAY.DYNCLKSEL"/>
            <direct input="ILOGICE3.OCLKB" name="OCLKB" output="ISERDESE2_IDELAY.OCLKB"/>
            <direct input="ILOGICE3.OCLK" name="OCLK" output="ISERDESE2_IDELAY.OCLK"/>
            <direct input="ILOGICE3.OFB" name="OFB" output="ISERDESE2_IDELAY.OFB"/>
            <direct input="ILOGICE3.SR" name="SR" output="ISERDESE2_IDELAY.RST"/>
            <direct input="ILOGICE3.SHIFTIN1" name="SHIFTIN1" output="ISERDESE2_IDELAY.SHIFTIN1"/>
            <direct input="ILOGICE3.SHIFTIN2" name="SHIFTIN2" output="ISERDESE2_IDELAY.SHIFTIN2"/>
            <direct input="ILOGICE3.TFB" name="TFB" output="ISERDESE2_IDELAY.TFB"/>
          </interconnect>
        </mode>
        <mode name="ILOGIC">
          <pb_type blif_model=".subckt IDDR_VPR" name="IFF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <clock name="CKB" num_pins="1"/>
            <input name="CE" num_pins="1"/>
            <input name="D" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="Q1" num_pins="1"/>
            <output name="Q2" num_pins="1"/>
            <T_setup clock="CK" port="IFF.D" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.D" value="2.2e-11"/>
            <T_setup clock="CK" port="IFF.CE" value="1.05e-10"/>
            <T_hold clock="CK" port="IFF.CE" value="2.2e-11"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q1" min="1.87e-10"/>
            <T_clock_to_Q clock="CK" max="5.73e-10" port="IFF.Q2" min="1.87e-10"/>
            <metadata>
              <meta name="fasm_features">
          IDDR_OR_ISERDES.IN_USE
        </meta>
              <meta name="fasm_params">
          ZINV_D = ZINV_D
          IFF.ZINV_C = ZINV_C
          IFF.SRTYPE.SYNC = SRTYPE_SYNC
          IFF.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
          IFF.DDR_CLK_EDGE.OPPOSITE_EDGE = OPPOSITE_EDGE
          IFF.ZINIT_Q1 = ZINIT_Q1
          IFF.ZINIT_Q2 = ZINIT_Q2
          IFF.ZINIT_Q3 = ZINIT_Q3
          IFF.ZINIT_Q4 = ZINIT_Q4
          IFF.ZSRVAL_Q1 = ZSRVAL_Q12
          IFF.ZSRVAL_Q2 = ZSRVAL_Q12
          IFF.ZSRVAL_Q3 = ZSRVAL_Q34
          IFF.ZSRVAL_Q4 = ZSRVAL_Q34
        </meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- Input connections -->
            <!-- Output connections -->
            <!-- NOTE: There is a connection from ILOGICE3.D/ILOGICE3.DDLY bypassing
           the IDDR but it goes through an inverter controlled by it. Hence it
           is disabled -->
            <direct input="ILOGICE3.CE1" name="ILOGICE3.CE1_to_IFF.CE" output="IFF.CE"/>
            <direct input="ILOGICE3.CLKB" name="ILOGICE3.CLKB_to_IFF.CKB" output="IFF.CKB"/>
            <direct input="ILOGICE3.CLK" name="ILOGICE3.CLK_to_IFF.CK" output="IFF.CK"/>
            <mux input="ILOGICE3.DDLY ILOGICE3.D" name="IFFDELMUX" output="IFF.D">
              <metadata>
                <meta name="fasm_mux">
            ILOGICE3.DDLY : IFFDELMUXE3.P0
            ILOGICE3.D : NULL
          </meta>
              </metadata>
              <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.D" out_port="IFF.D"/>
              <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="ILOGICE3.DDLY" out_port="IFF.D"/>
            </mux>
            <direct input="ILOGICE3.SR" name="ILOGICE3.SR_to_IFF.SR" output="IFF.SR"/>
            <direct input="IFF.Q1" name="IFF.Q1_to_ILOGICE3.Q1" output="ILOGICE3.Q1"/>
            <direct input="IFF.Q2" name="IFF.Q2_to_ILOGICE3.Q2" output="ILOGICE3.Q2"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{ILOGIC}</meta>
        </metadata>
      </pb_type>
      <pb_type name="IOB33S" num_pb="1">
        <input name="DIFFI_IN" num_pins="1"/>
        <input name="DIFFO_IN" num_pins="1"/>
        <input name="IBUFDISABLE" num_pins="1"/>
        <input name="INTERMDISABLE" num_pins="1"/>
        <input name="KEEPER_INT_EN" num_pins="1"/>
        <input name="O" num_pins="1"/>
        <input name="PD_INT_EN" num_pins="1"/>
        <input name="PU_INT_EN" num_pins="1"/>
        <input name="T" num_pins="1"/>
        <output name="DIFFO_OUT" num_pins="1"/>
        <output name="I" num_pins="1"/>
        <output name="O_OUT" num_pins="1"/>
        <output name="PADOUT" num_pins="1"/>
        <output name="T_OUT" num_pins="1"/>
        <pb_type name="IOB33_MODES" num_pb="1">
          <input name="DIFFI_IN" num_pins="1"/>
          <input name="DIFFO_IN" num_pins="1"/>
          <input name="IBUFDISABLE" num_pins="1"/>
          <input name="INTERMDISABLE" num_pins="1"/>
          <input name="KEEPER_INT_EN" num_pins="1"/>
          <input name="O" num_pins="1"/>
          <input name="PD_INT_EN" num_pins="1"/>
          <input name="PU_INT_EN" num_pins="1"/>
          <input name="T" num_pins="1"/>
          <output name="DIFFO_OUT" num_pins="1"/>
          <output name="I" num_pins="1"/>
          <output name="O_OUT" num_pins="1"/>
          <output name="PADOUT" num_pins="1"/>
          <output name="T_OUT" num_pins="1"/>
          <mode name="NO_IBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="I" output="IOB33_MODES.I">
                <metadata>
                  <meta name="fasm_mux">
          inpad.inpad : LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.IN_ONLY,LVCMOS25_LVCMOS33_LVTTL.IN,PULLTYPE.NONE
        </meta>
                </metadata>
                <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="NO_OBUF">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="O" output="outpad.outpad">
                <metadata>
                  <meta name="fasm_mux">
          IOB33_MODES.O : PULLTYPE.NONE,LVCMOS33_LVTTL.DRIVE.I12_I16,LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
        </meta>
                </metadata>
                <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IBUF">
            <pb_type blif_model=".subckt IBUF_VPR" name="IBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IBUF_VPR.I" max="10e-12" out_port="IBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.IN_ONLY = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="inpad.inpad" name="inpat.inpad_to_IBUF_VPR.I" output="IBUF_VPR.I">
                <pack_pattern in_port="inpad.inpad" name="inpad_to_IBUF" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IBUF_VPR.I"/>
              </direct>
              <direct input="IBUF_VPR.O" name="IBUF_VPR.O_to_IOB33_MODES.I" output="IOB33_MODES.I">
                <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFT">
            <pb_type blif_model=".subckt OBUFT_VPR" name="OBUFT_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="OBUFT_VPR.I" max="10e-12" out_port="OBUFT_VPR.O"/>
              <delay_constant in_port="OBUFT_VPR.T" max="10e-12" out_port="OBUFT_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.O" name="IOB33_MODES.O_to_OBUFT_VPR.I" output="OBUFT_VPR.I">
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="OBUFT_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="IOB33_MODES.T_to_OBUFT_VPR.T" output="OBUFT_VPR.T">
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.T" out_port="OBUFT_VPR.T"/>
              </direct>
              <direct input="OBUFT_VPR.O" name="OBUFT_VPR.O_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="OBUFT_VPR.O" name="OBUFT_to_outpad" out_port="outpad.outpad"/>
                <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OBUFT_VPR.O" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUF">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUF_VPR" name="IOBUF_VPR" num_pb="1">
              <input name="I" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <input name="T" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="IOBUF_VPR.I" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.T" max="10e-12" out_port="IOBUF_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUF_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUF_VPR.O"/>
              <metadata>
                <meta name="fasm_params">
        LVCMOS12.DRIVE.I12 = LVCMOS12_DRIVE_I12
        LVCMOS12.DRIVE.I4 = LVCMOS12_DRIVE_I4
        LVCMOS12_LVCMOS15_LVCMOS18.IN = LVCMOS12_LVCMOS15_LVCMOS18_IN
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL.SLEW.FAST = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST
        LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
        LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
        LVCMOS12_LVCMOS25.DRIVE.I8 = LVCMOS12_LVCMOS25_DRIVE_I8
        LVCMOS15.DRIVE.I12 = LVCMOS15_DRIVE_I12
        LVCMOS15.DRIVE.I8 = LVCMOS15_DRIVE_I8
        LVCMOS15_LVCMOS18_LVCMOS25.DRIVE.I4 = LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4
        LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
        LVCMOS18.DRIVE.I12_I8 = LVCMOS18_DRIVE_I12_I8
        LVCMOS18.DRIVE.I16 = LVCMOS18_DRIVE_I16
        LVCMOS18.DRIVE.I24 = LVCMOS18_DRIVE_I24
        LVCMOS25.DRIVE.I12 = LVCMOS25_DRIVE_I12
        LVCMOS25.DRIVE.I16 = LVCMOS25_DRIVE_I16
        LVCMOS25_LVCMOS33_LVTTL.IN = LVCMOS25_LVCMOS33_LVTTL_IN
        LVCMOS33.DRIVE.I16 = LVCMOS33_DRIVE_I16
        LVCMOS33_LVTTL.DRIVE.I12_I16 = LVCMOS33_LVTTL_DRIVE_I12_I16
        LVCMOS33_LVTTL.DRIVE.I12_I8 = LVCMOS33_LVTTL_DRIVE_I12_I8
        LVCMOS33_LVTTL.DRIVE.I4 = LVCMOS33_LVTTL_DRIVE_I4
        LVTTL.DRIVE.I24 = LVTTL_DRIVE_I24
        SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
        SSTL135_SSTL15.IN = SSTL135_SSTL15_IN
        SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
        IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
        IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
        IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
        PULLTYPE.PULLUP = PULLTYPE_PULLUP
        PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
        PULLTYPE.NONE = PULLTYPE_NONE
        PULLTYPE.KEEPER = PULLTYPE_KEEPER
      </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUF_VPR.O" name="I_to_IOBUF_VPR.O" output="IOB33_MODES.I">
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.O" out_port="IOB33_MODES.I"/>
              </direct>
              <direct input="inpad.inpad" name="inpad.inpad_to_IOBUF_VPR.IOPAD_$inp" output="IOBUF_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUF_VPR_to_PAD" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="inpad.inpad" out_port="IOBUF_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOB33_MODES.O" name="O_to_IOBUF_VPR.I" output="IOBUF_VPR.I">
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.O" out_port="IOBUF_VPR.I"/>
              </direct>
              <direct input="IOB33_MODES.T" name="T_to_IOBUF_VPR.T" output="IOBUF_VPR.T"/>
              <direct input="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR.IOPAD_$out_to_outpad.outpad" output="outpad.outpad">
                <pack_pattern in_port="IOBUF_VPR.IOPAD_$out" name="IOBUF_VPR_to_PAD" out_port="outpad.outpad"/>
                <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
                <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOBUF_VPR.IOPAD_$out" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="OBUFTDS_S">
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt OBUFTDS_S_VPR" name="OBUFTDS_S_VPR" num_pb="1">
              <input name="IB" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="OBUFTDS_S_VPR.IB" max="10e-12" out_port="OBUFTDS_S_VPR.OB"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOB33_MODES.DIFFO_IN" name="DIFFO_IN" output="OBUFTDS_S_VPR.IB"/>
              <direct input="OBUFTDS_S_VPR.OB" name="O" output="outpad.outpad">
                <pack_pattern in_port="OBUFTDS_S_VPR.OB" name="OBUFTDS_S_to_outpad" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
          <mode name="IOBUFDS_S">
            <pb_type blif_model=".input" name="inpad" num_pb="1">
              <output name="inpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">input</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".output" name="outpad" num_pb="1">
              <input name="outpad" num_pins="1"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">output</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt IOBUFDS_S_VPR" name="IOBUFDS_S_VPR" num_pb="1">
              <input name="IB" num_pins="1"/>
              <input name="IOPAD_$inp" num_pins="1"/>
              <output name="IOPAD_$out" num_pins="1"/>
              <output name="OB" num_pins="1"/>
              <delay_constant in_port="IOBUFDS_S_VPR.IB" max="10e-12" out_port="IOBUFDS_S_VPR.IOPAD_$out"/>
              <delay_constant in_port="IOBUFDS_S_VPR.IOPAD_$inp" max="10e-12" out_port="IOBUFDS_S_VPR.OB"/>
              <metadata>
                <meta name="fasm_params">
            LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW = LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW
            LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15.STEPDOWN = LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN
            LVCMOS15_SSTL15.DRIVE.I16_I_FIXED = LVCMOS15_SSTL15_DRIVE_I16_I_FIXED
            SSTL135.DRIVE.I_FIXED = SSTL135_DRIVE_I_FIXED
            SSTL135_SSTL15.IN_DIFF = SSTL135_SSTL15_IN_DIFF
            SSTL135_SSTL15.SLEW.FAST = SSTL135_SSTL15_SLEW_FAST
            IN_TERM.UNTUNED_SPLIT_40 = IN_TERM_UNTUNED_SPLIT_40
            IN_TERM.UNTUNED_SPLIT_50 = IN_TERM_UNTUNED_SPLIT_50
            IN_TERM.UNTUNED_SPLIT_60 = IN_TERM_UNTUNED_SPLIT_60
            PULLTYPE.PULLUP = PULLTYPE_PULLUP
            PULLTYPE.PULLDOWN = PULLTYPE_PULLDOWN
            PULLTYPE.NONE = PULLTYPE_NONE
            PULLTYPE.KEEPER = PULLTYPE_KEEPER
          </meta>
              </metadata>
            </pb_type>
            <interconnect>
              <direct input="IOBUFDS_S_VPR.OB" name="OB" output="IOB33_MODES.PADOUT"/>
              <direct input="IOB33_MODES.DIFFO_IN" name="IB" output="IOBUFDS_S_VPR.IB"/>
              <direct input="inpad.inpad" name="IOPAD_$inp" output="IOBUFDS_S_VPR.IOPAD_$inp">
                <pack_pattern in_port="inpad.inpad" name="IOBUFDS_S_VPR_to_PAD" out_port="IOBUFDS_S_VPR.IOPAD_$inp"/>
              </direct>
              <direct input="IOBUFDS_S_VPR.IOPAD_$out" name="IOPAD_$out" output="outpad.outpad">
                <pack_pattern in_port="IOBUFDS_S_VPR.IOPAD_$out" name="IOBUFDS_S_VPR_to_PAD" out_port="outpad.outpad"/>
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <direct input="IOB33_MODES.DIFFO_OUT" name="DIFFO_OUT" output="IOB33S.DIFFO_OUT"/>
          <direct input="IOB33_MODES.I" name="I" output="IOB33S.I">
            <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
            <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33_MODES.I" out_port="IOB33S.I"/>
          </direct>
          <direct input="IOB33_MODES.O_OUT" name="O_OUT" output="IOB33S.O_OUT"/>
          <direct input="IOB33_MODES.PADOUT" name="PADOUT" output="IOB33S.PADOUT"/>
          <direct input="IOB33_MODES.T_OUT" name="T_OUT" output="IOB33S.T_OUT"/>
          <direct input="IOB33S.DIFFI_IN" name="DIFFI_IN" output="IOB33_MODES.DIFFI_IN"/>
          <direct input="IOB33S.DIFFO_IN" name="DIFFO_IN" output="IOB33_MODES.DIFFO_IN"/>
          <direct input="IOB33S.IBUFDISABLE" name="IBUFDISABLE" output="IOB33_MODES.IBUFDISABLE"/>
          <direct input="IOB33S.INTERMDISABLE" name="INTERMDISABLE" output="IOB33_MODES.INTERMDISABLE"/>
          <direct input="IOB33S.KEEPER_INT_EN" name="KEEPER_INT_EN" output="IOB33_MODES.KEEPER_INT_EN"/>
          <direct input="IOB33S.O" name="O" output="IOB33_MODES.O">
            <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
            <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33S.O" out_port="IOB33_MODES.O"/>
          </direct>
          <direct input="IOB33S.PD_INT_EN" name="PD_INT_EN" output="IOB33_MODES.PD_INT_EN"/>
          <direct input="IOB33S.PU_INT_EN" name="PU_INT_EN" output="IOB33_MODES.PU_INT_EN"/>
          <direct input="IOB33S.T" name="T" output="IOB33_MODES.T">
            <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
            <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="IOB33S.T" out_port="IOB33_MODES.T"/>
          </direct>
        </interconnect>
        <metadata>
          <meta name="fasm_prefix">{IOB_TILE}.{IOB}</meta>
        </metadata>
      </pb_type>
      <pb_type name="OLOGICE3" num_pb="1">
        <input name="CLK" num_pins="1"/>
        <input name="CLKB" num_pins="1"/>
        <input name="CLKDIV" num_pins="1"/>
        <input name="CLKDIVB" num_pins="1"/>
        <input name="CLKDIVF" num_pins="1"/>
        <input name="CLKDIVFB" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="D7" num_pins="1"/>
        <input name="D8" num_pins="1"/>
        <input name="OCE" num_pins="1"/>
        <input name="SHIFTIN1" num_pins="1"/>
        <input name="SHIFTIN2" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="T1" num_pins="1"/>
        <input name="T2" num_pins="1"/>
        <input name="T3" num_pins="1"/>
        <input name="T4" num_pins="1"/>
        <input name="TBYTEIN" num_pins="1"/>
        <input name="TCE" num_pins="1"/>
        <output name="IOCLKGLITCH" num_pins="1"/>
        <output name="OFB" num_pins="1"/>
        <output name="OQ" num_pins="1"/>
        <output name="SHIFTOUT1" num_pins="1"/>
        <output name="SHIFTOUT2" num_pins="1"/>
        <output name="TBYTEOUT" num_pins="1"/>
        <output name="TFB" num_pins="1"/>
        <output name="TQ" num_pins="1"/>
        <mode name="OLOGIC">
          <!-- ODDR for T or passthrough -->
          <pb_type name="OLOGIC_TFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_TFF.T1" name="T1_to_TQ" output="OLOGIC_TFF.TQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_TFF.T1 : ZINV_T1,OSERDES.DATA_RATE_TQ.BUF
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="T_INV">
              <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
                <input name="TI" num_pins="1"/>
                <output name="TO" num_pins="1"/>
                <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.BUF
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="T_INV.TO" name="TO" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="T_INV.TO" out_port="OLOGIC_TFF.TQ"/>
                </direct>
                <direct input="OLOGIC_TFF.T1" name="TI" output="T_INV.TI"/>
              </interconnect>
            </mode>
            <mode name="ODDR_TQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_TQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_TQ.CE" value="5.05e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.CE" value="-6.800000000000001e-11"/>
                <T_setup clock="CK" port="ODDR_TQ.D1" value="8.85e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D1" value="-3.02e-10"/>
                <T_setup clock="CK" port="ODDR_TQ.D2" value="7.880000000000001e-10"/>
                <T_hold clock="CK" port="ODDR_TQ.D2" value="-3.02e-10"/>
                <T_clock_to_Q clock="CK" max="5.520000000000001e-10" port="ODDR_TQ.Q" min="1.92e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OSERDES.DATA_RATE_TQ.DDR
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              ZINV_T1 = ZINV_D1
              ZINV_T2 = ZINV_D2
              OSERDES.TSRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_TQ = ZINIT_Q
              ZSRVAL_TQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_TFF.TCE" name="OLOGIC_TFF.TCE_to_ODDR.CE" output="ODDR_TQ.CE"/>
                <direct input="OLOGIC_TFF.CLK" name="OLOGIC_TFF.CLK_to_ODDR.CK" output="ODDR_TQ.CK"/>
                <direct input="OLOGIC_TFF.T1" name="OLOGIC_TFF.T1_to_ODDR.D1" output="ODDR_TQ.D1"/>
                <direct input="OLOGIC_TFF.T2" name="OLOGIC_TFF.T2_to_ODDR.D2" output="ODDR_TQ.D2"/>
                <direct input="OLOGIC_TFF.SR" name="OLOGIC_TFF.SR_to_ODDR.SR" output="ODDR_TQ.SR"/>
                <direct input="ODDR_TQ.Q" name="ODDR.Q_to_OLOGIC_TFF.TQ" output="OLOGIC_TFF.TQ">
                  <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="ODDR_TQ.Q" out_port="OLOGIC_TFF.TQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <!-- ODDR for D or passthrough -->
          <pb_type name="OLOGIC_OFF" num_pb="1">
            <input name="CLK" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="SR" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <mode name="PASSTHROUGH">
              <interconnect>
                <direct input="OLOGIC_OFF.D1" name="D1_to_OQ" output="OLOGIC_OFF.OQ">
                  <metadata>
                    <meta name="fasm_mux">
                OLOGIC_OFF.D1 : OMUX.D1,OQUSED
              </meta>
                  </metadata>
                </direct>
              </interconnect>
            </mode>
            <mode name="ODDR_OQ">
              <pb_type blif_model=".subckt ODDR_VPR" name="ODDR_OQ" num_pb="1">
                <clock name="CK" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <T_setup clock="CK" port="ODDR_OQ.CE" value="4.82e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.CE" value="-1.24e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D1" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D1" value="-1.6400000000000003e-10"/>
                <T_setup clock="CK" port="ODDR_OQ.D2" value="8.34e-10"/>
                <T_hold clock="CK" port="ODDR_OQ.D2" value="-1.6400000000000003e-10"/>
                <T_clock_to_Q clock="CK" max="4.72e-10" port="ODDR_OQ.Q" min="1.77e-10"/>
                <metadata>
                  <meta name="fasm_features">
              OQUSED
              OSERDES.DATA_RATE_OQ.DDR
            </meta>
                  <meta name="fasm_params">
              ZINV_CLK = ZINV_CLK
              IS_D1_INVERTED = INV_D1
              IS_D2_INVERTED = INV_D2
              OSERDES.SRTYPE.SYNC = SRTYPE_SYNC
              ODDR.DDR_CLK_EDGE.SAME_EDGE = SAME_EDGE
              ZINIT_OQ = ZINIT_Q
              ZSRVAL_OQ = ZSRVAL_Q
            </meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="OLOGIC_OFF.OCE" name="OLOGIC_OFF.OCE_to_ODDR.CE" output="ODDR_OQ.CE"/>
                <direct input="OLOGIC_OFF.CLK" name="OLOGIC_OFF.CLK_to_ODDR.CK" output="ODDR_OQ.CK"/>
                <direct input="OLOGIC_OFF.D1" name="OLOGIC_OFF.D1_to_ODDR.D1" output="ODDR_OQ.D1"/>
                <direct input="OLOGIC_OFF.D2" name="OLOGIC_OFF.D2_to_ODDR.D2" output="ODDR_OQ.D2"/>
                <direct input="OLOGIC_OFF.SR" name="OLOGIC_OFF.SR_to_ODDR.SR" output="ODDR_OQ.SR"/>
                <direct input="ODDR_OQ.Q" name="ODDR.Q_to_OLOGIC_OFF.OQ" output="OLOGIC_OFF.OQ">
                  <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                  <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="ODDR_OQ.Q" out_port="OLOGIC_OFF.OQ"/>
                </direct>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct input="OLOGIC_OFF.OFB" name="OLOGIC_OFF.OFB_to_OLOGICE3.OFB" output="OLOGICE3.OFB"/>
            <direct input="OLOGIC_OFF.OQ" name="OLOGIC_OFF.OQ_to_OLOGICE3.OQ" output="OLOGICE3.OQ">
              <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_OFF.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OLOGIC_TFF.TFB" name="OLOGIC_TFF.TFB_to_OLOGICE3.TFB" output="OLOGICE3.TFB"/>
            <direct input="OLOGIC_TFF.TQ" name="OLOGIC_TFF.TQ_to_OLOGICE3.TQ" output="OLOGICE3.TQ">
              <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
              <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGIC_TFF.TQ" out_port="OLOGICE3.TQ"/>
            </direct>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_OFF.CLK" output="OLOGIC_OFF.CLK"/>
            <direct input="OLOGICE3.D1" name="OLOGICE3.D1_to_OLOGIC_OFF.D1" output="OLOGIC_OFF.D1"/>
            <direct input="OLOGICE3.D2" name="OLOGICE3.D2_to_OLOGIC_OFF.D2" output="OLOGIC_OFF.D2"/>
            <direct input="OLOGICE3.OCE" name="OLOGICE3.OCE_to_OLOGIC_OFF.OCE" output="OLOGIC_OFF.OCE"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_OFF.SR" output="OLOGIC_OFF.SR"/>
            <direct input="OLOGICE3.CLK" name="OLOGICE3.CLK_to_OLOGIC_TFF.CLK" output="OLOGIC_TFF.CLK"/>
            <direct input="OLOGICE3.SR" name="OLOGICE3.SR_to_OLOGIC_TFF.SR" output="OLOGIC_TFF.SR"/>
            <direct input="OLOGICE3.T1" name="OLOGICE3.T1_to_OLOGIC_TFF.T1" output="OLOGIC_TFF.T1"/>
            <direct input="OLOGICE3.T2" name="OLOGICE3.T2_to_OLOGIC_TFF.T2" output="OLOGIC_TFF.T2"/>
            <direct input="OLOGICE3.TCE" name="OLOGICE3.TCE_to_OLOGIC_TFF.TCE" output="OLOGIC_TFF.TCE"/>
          </interconnect>
        </mode>
        <mode name="OSERDES">
          <pb_type blif_model=".subckt OSERDESE2_VPR" name="OSERDESE2" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <clock name="CLKDIV" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="D3" num_pins="1"/>
            <input name="D4" num_pins="1"/>
            <input name="D5" num_pins="1"/>
            <input name="D6" num_pins="1"/>
            <input name="D7" num_pins="1"/>
            <input name="D8" num_pins="1"/>
            <input name="OCE" num_pins="1"/>
            <input name="RST" num_pins="1"/>
            <input name="SHIFTIN1" num_pins="1"/>
            <input name="SHIFTIN2" num_pins="1"/>
            <input name="T1" num_pins="1"/>
            <input name="T2" num_pins="1"/>
            <input name="T3" num_pins="1"/>
            <input name="T4" num_pins="1"/>
            <input name="TBYTEIN" num_pins="1"/>
            <input name="TCE" num_pins="1"/>
            <output name="IOCLKGLITCH" num_pins="1"/>
            <output name="OFB" num_pins="1"/>
            <output name="OQ" num_pins="1"/>
            <output name="SHIFTOUT1" num_pins="1"/>
            <output name="SHIFTOUT2" num_pins="1"/>
            <output name="TBYTEOUT" num_pins="1"/>
            <output name="TFB" num_pins="1"/>
            <output name="TQ" num_pins="1"/>
            <delay_constant in_port="OSERDESE2.T1" max="0.0" out_port="OSERDESE2.TBYTEOUT" min="0.0"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OFB" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="4.72e-10" port="OSERDESE2.OQ" min="1.77e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TFB" min="1.92e-10"/>
            <T_clock_to_Q clock="CLK" max="5.520000000000001e-10" port="OSERDESE2.TQ" min="1.92e-10"/>
            <T_clock_to_Q clock="CLKDIV" max="5.67e-10" port="OSERDESE2.IOCLKGLITCH" min="1.9600000000000002e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D1" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D1" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D2" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D2" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D3" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D3" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D4" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D4" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D5" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D5" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D6" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D6" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D7" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D7" value="-7.3e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.D8" value="6.25e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.D8" value="-7.3e-11"/>
            <T_clock_to_Q clock="CLKDIV" max="0.0" port="OSERDESE2.T1" min="0.0"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T1" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T1" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T2" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T2" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T3" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T3" value="-1.85e-10"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.T4" value="3.85e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.T4" value="-1.85e-10"/>
            <T_setup clock="CLK" port="OSERDESE2.OCE" value="5.04e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.OCE" value="-5.9e-11"/>
            <T_setup clock="CLK" port="OSERDESE2.TCE" value="5.05e-10"/>
            <T_hold clock="CLK" port="OSERDESE2.TCE" value="-6.800000000000001e-11"/>
            <T_setup clock="CLKDIV" port="OSERDESE2.RST" value="8.490000000000001e-10"/>
            <T_hold clock="CLKDIV" port="OSERDESE2.RST" value="-4.000000000000001e-12"/>
            <metadata>
              <meta name="fasm_features">
          OSERDES.IN_USE
          OSERDES.SRTYPE.SYNC
          OSERDES.TSRTYPE.SYNC
          ODDR.DDR_CLK_EDGE.SAME_EDGE
          OQUSED
        </meta>
              <meta name="fasm_params">
          OSERDES.SERDES_MODE.SLAVE = SERDES_MODE_SLAVE

          OSERDES.TRISTATE_WIDTH.W4 = TRISTATE_WIDTH_W4

          OSERDES.DATA_RATE_OQ.DDR = DATA_RATE_OQ_DDR
          OSERDES.DATA_RATE_OQ.SDR = DATA_RATE_OQ_SDR
          OSERDES.DATA_RATE_TQ.BUF = DATA_RATE_TQ_BUF
          OSERDES.DATA_RATE_TQ.DDR = DATA_RATE_TQ_DDR
          OSERDES.DATA_RATE_TQ.SDR = DATA_RATE_TQ_SDR

          OSERDES.DATA_WIDTH.DDR.W6_8 = DATA_WIDTH_DDR_W6_8
          OSERDES.DATA_WIDTH.SDR.W2_4_5_6 = DATA_WIDTH_SDR_W2_4_5_6

          OSERDES.DATA_WIDTH.W2 = DATA_WIDTH_W2
          OSERDES.DATA_WIDTH.W3 = DATA_WIDTH_W3
          OSERDES.DATA_WIDTH.W4 = DATA_WIDTH_W4
          OSERDES.DATA_WIDTH.W5 = DATA_WIDTH_W5
          OSERDES.DATA_WIDTH.W6 = DATA_WIDTH_W6
          OSERDES.DATA_WIDTH.W7 = DATA_WIDTH_W7
          OSERDES.DATA_WIDTH.W8 = DATA_WIDTH_W8

          ZINIT_OQ = ZINIT_OQ
          ZINIT_TQ = ZINIT_TQ
          ZINV_CLK = ZINV_CLK
          ZSRVAL_OQ = ZSRVAL_OQ
          ZSRVAL_TQ = ZSRVAL_TQ

          ZINV_T1 = ZINV_T1
          ZINV_T2 = ZINV_T2
          ZINV_T3 = ZINV_T3
          ZINV_T4 = ZINV_T4

          IS_D1_INVERTED = IS_D1_INVERTED
          IS_D2_INVERTED = IS_D2_INVERTED
          IS_D3_INVERTED = IS_D3_INVERTED
          IS_D4_INVERTED = IS_D4_INVERTED
          IS_D5_INVERTED = IS_D5_INVERTED
          IS_D6_INVERTED = IS_D6_INVERTED
          IS_D7_INVERTED = IS_D7_INVERTED
          IS_D8_INVERTED = IS_D8_INVERTED
        </meta>
            </metadata>
          </pb_type>
          <!-- This is a model of the inverter for T signal. It is used when the T
         net bypasses the OSERDES and is connected to const0. In that case
         the route actually goes to const1 and this inverter is used.

         Note that there are no fasm features emitted. That's because not
         emitting the ZINV_T1 feature enables the inversion.

         When the T signal is connected to the OSERDES then the inversion is
         controlled by its parameter. -->
          <pb_type blif_model=".subckt T_INV" name="T_INV" num_pb="1">
            <input name="TI" num_pins="1"/>
            <output name="TO" num_pins="1"/>
            <delay_constant in_port="T_INV.TI" max="1e-12" out_port="T_INV.TO"/>
          </pb_type>
          <interconnect>
            <!-- This is a routing mux that allows the T signal to bypass the OSERDES
           when it is in "TQ BUF" mode. This is used when the T connection is
           routed to const0, see the comment on the "T_INV" pb_type above.

           When T is connected to const0 it is being actually routed to cons1
           through the T_INV inverter and the T1 input pin. When it is connected
           to the OSERDES it is routed to the TQ output of it. -->
            <direct input="OSERDESE2.IOCLKGLITCH" name="IOCLKGLITCH" output="OLOGICE3.IOCLKGLITCH"/>
            <direct input="OSERDESE2.OFB" name="OFB" output="OLOGICE3.OFB"/>
            <direct input="OSERDESE2.OQ" name="OQ" output="OLOGICE3.OQ">
              <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
              <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="OSERDESE2.OQ" out_port="OLOGICE3.OQ"/>
            </direct>
            <direct input="OSERDESE2.SHIFTOUT1" name="SHIFTOUT1" output="OLOGICE3.SHIFTOUT1"/>
            <direct input="OSERDESE2.SHIFTOUT2" name="SHIFTOUT2" output="OLOGICE3.SHIFTOUT2"/>
            <direct input="OSERDESE2.TBYTEOUT" name="TBYTEOUT" output="OLOGICE3.TBYTEOUT"/>
            <direct input="OSERDESE2.TFB" name="TFB" output="OLOGICE3.TFB"/>
            <mux input="OSERDESE2.TQ T_INV.TO" name="TQ" output="OLOGICE3.TQ">
              <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="T_INV.TO" out_port="OLOGICE3.TQ"/>
            </mux>
            <direct input="OLOGICE3.CLKDIV" name="CLKDIV" output="OSERDESE2.CLKDIV"/>
            <direct input="OLOGICE3.CLK" name="CLK" output="OSERDESE2.CLK"/>
            <direct input="OLOGICE3.D1" name="D1" output="OSERDESE2.D1"/>
            <direct input="OLOGICE3.D2" name="D2" output="OSERDESE2.D2"/>
            <direct input="OLOGICE3.D3" name="D3" output="OSERDESE2.D3"/>
            <direct input="OLOGICE3.D4" name="D4" output="OSERDESE2.D4"/>
            <direct input="OLOGICE3.D5" name="D5" output="OSERDESE2.D5"/>
            <direct input="OLOGICE3.D6" name="D6" output="OSERDESE2.D6"/>
            <direct input="OLOGICE3.D7" name="D7" output="OSERDESE2.D7"/>
            <direct input="OLOGICE3.D8" name="D8" output="OSERDESE2.D8"/>
            <direct input="OLOGICE3.OCE" name="OCE" output="OSERDESE2.OCE"/>
            <direct input="OLOGICE3.SR" name="SR" output="OSERDESE2.RST"/>
            <direct input="OLOGICE3.SHIFTIN1" name="SHIFTIN1" output="OSERDESE2.SHIFTIN1"/>
            <direct input="OLOGICE3.SHIFTIN2" name="SHIFTIN2" output="OSERDESE2.SHIFTIN2"/>
            <direct input="OLOGICE3.T1" name="T1" output="OSERDESE2.T1"/>
            <direct input="OLOGICE3.T2" name="T2" output="OSERDESE2.T2"/>
            <direct input="OLOGICE3.T3" name="T3" output="OSERDESE2.T3"/>
            <direct input="OLOGICE3.T4" name="T4" output="OSERDESE2.T4"/>
            <direct input="OLOGICE3.TBYTEIN" name="TBYTEIN" output="OSERDESE2.TBYTEIN"/>
            <direct input="OLOGICE3.TCE" name="TCE" output="OSERDESE2.TCE"/>
            <direct input="OLOGICE3.T1" name="T1_to_T_INV.TI" output="T_INV.TI"/>
          </interconnect>
        </mode>
        <metadata>
          <meta name="fasm_prefix">{IOI3_TILE}.{OLOGIC}</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="IDELAYE2.CNTVALUEOUT0" name="IDELAYE2.CNTVALUEOUT0_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT0"/>
        <direct input="IDELAYE2.CNTVALUEOUT1" name="IDELAYE2.CNTVALUEOUT1_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT1"/>
        <direct input="IDELAYE2.CNTVALUEOUT2" name="IDELAYE2.CNTVALUEOUT2_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT2"/>
        <direct input="IDELAYE2.CNTVALUEOUT3" name="IDELAYE2.CNTVALUEOUT3_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT3"/>
        <direct input="IDELAYE2.CNTVALUEOUT4" name="IDELAYE2.CNTVALUEOUT4_to_BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4" output="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEOUT4"/>
        <direct input="ILOGICE3.O" name="ILOGICE3.O_to_BLK-TL-IOPAD_S.ILOGICE3_O" output="BLK-TL-IOPAD_S.ILOGICE3_O"/>
        <direct input="ILOGICE3.Q1" name="ILOGICE3.Q1_to_BLK-TL-IOPAD_S.ILOGICE3_Q1" output="BLK-TL-IOPAD_S.ILOGICE3_Q1"/>
        <direct input="ILOGICE3.Q2" name="ILOGICE3.Q2_to_BLK-TL-IOPAD_S.ILOGICE3_Q2" output="BLK-TL-IOPAD_S.ILOGICE3_Q2"/>
        <direct input="ILOGICE3.Q3" name="ILOGICE3.Q3_to_BLK-TL-IOPAD_S.ILOGICE3_Q3" output="BLK-TL-IOPAD_S.ILOGICE3_Q3"/>
        <direct input="ILOGICE3.Q4" name="ILOGICE3.Q4_to_BLK-TL-IOPAD_S.ILOGICE3_Q4" output="BLK-TL-IOPAD_S.ILOGICE3_Q4"/>
        <direct input="ILOGICE3.Q5" name="ILOGICE3.Q5_to_BLK-TL-IOPAD_S.ILOGICE3_Q5" output="BLK-TL-IOPAD_S.ILOGICE3_Q5"/>
        <direct input="ILOGICE3.Q6" name="ILOGICE3.Q6_to_BLK-TL-IOPAD_S.ILOGICE3_Q6" output="BLK-TL-IOPAD_S.ILOGICE3_Q6"/>
        <direct input="ILOGICE3.Q7" name="ILOGICE3.Q7_to_BLK-TL-IOPAD_S.ILOGICE3_Q7" output="BLK-TL-IOPAD_S.ILOGICE3_Q7"/>
        <direct input="ILOGICE3.Q8" name="ILOGICE3.Q8_to_BLK-TL-IOPAD_S.ILOGICE3_Q8" output="BLK-TL-IOPAD_S.ILOGICE3_Q8"/>
        <direct input="ILOGICE3.SHIFTOUT1" name="ILOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT1"/>
        <direct input="ILOGICE3.SHIFTOUT2" name="ILOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_S.ILOGICE3_SHIFTOUT2"/>
        <direct input="IOB33S.DIFFO_OUT" name="IOB33S.DIFFO_OUT_to_BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT" output="BLK-TL-IOPAD_S.IOB33S_DIFFO_OUT"/>
        <direct input="IOB33S.O_OUT" name="IOB33S.O_OUT_to_BLK-TL-IOPAD_S.IOB33S_O_OUT" output="BLK-TL-IOPAD_S.IOB33S_O_OUT"/>
        <direct input="IOB33S.PADOUT" name="IOB33S.PADOUT_to_BLK-TL-IOPAD_S.IOB33S_PADOUT" output="BLK-TL-IOPAD_S.IOB33S_PADOUT"/>
        <direct input="IOB33S.T_OUT" name="IOB33S.T_OUT_to_BLK-TL-IOPAD_S.IOB33S_T_OUT" output="BLK-TL-IOPAD_S.IOB33S_T_OUT"/>
        <direct input="OLOGICE3.IOCLKGLITCH" name="OLOGICE3.IOCLKGLITCH_to_BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH" output="BLK-TL-IOPAD_S.OLOGICE3_IOCLKGLITCH"/>
        <direct input="OLOGICE3.SHIFTOUT1" name="OLOGICE3.SHIFTOUT1_to_BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1" output="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT1"/>
        <direct input="OLOGICE3.SHIFTOUT2" name="OLOGICE3.SHIFTOUT2_to_BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2" output="BLK-TL-IOPAD_S.OLOGICE3_SHIFTOUT2"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT" output="BLK-TL-IOPAD_S.OLOGICE3_TBYTEOUT"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CE" name="BLK-TL-IOPAD_S.IDELAYE2_CE_to_IDELAYE2.CE" output="IDELAYE2.CE"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL" name="BLK-TL-IOPAD_S.IDELAYE2_CINVCTRL_to_IDELAYE2.CINVCTRL" output="IDELAYE2.CINVCTRL"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN0_to_IDELAYE2.CNTVALUEIN0" output="IDELAYE2.CNTVALUEIN0"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN1_to_IDELAYE2.CNTVALUEIN1" output="IDELAYE2.CNTVALUEIN1"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN2_to_IDELAYE2.CNTVALUEIN2" output="IDELAYE2.CNTVALUEIN2"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN3_to_IDELAYE2.CNTVALUEIN3" output="IDELAYE2.CNTVALUEIN3"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4" name="BLK-TL-IOPAD_S.IDELAYE2_CNTVALUEIN4_to_IDELAYE2.CNTVALUEIN4" output="IDELAYE2.CNTVALUEIN4"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_C" name="BLK-TL-IOPAD_S.IDELAYE2_C_to_IDELAYE2.C" output="IDELAYE2.C"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_DATAIN" name="BLK-TL-IOPAD_S.IDELAYE2_DATAIN_to_IDELAYE2.DATAIN" output="IDELAYE2.DATAIN"/>
        <direct input="IOB33S.I" name="IOB33S.I_to_IDELAYE2.IDATAIN" output="IDELAYE2.IDATAIN">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="IDELAYE2.IDATAIN"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_INC" name="BLK-TL-IOPAD_S.IDELAYE2_INC_to_IDELAYE2.INC" output="IDELAYE2.INC"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN" name="BLK-TL-IOPAD_S.IDELAYE2_LDPIPEEN_to_IDELAYE2.LDPIPEEN" output="IDELAYE2.LDPIPEEN"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_LD" name="BLK-TL-IOPAD_S.IDELAYE2_LD_to_IDELAYE2.LD" output="IDELAYE2.LD"/>
        <direct input="BLK-TL-IOPAD_S.IDELAYE2_REGRST" name="BLK-TL-IOPAD_S.IDELAYE2_REGRST_to_IDELAYE2.REGRST" output="IDELAYE2.REGRST"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP" name="BLK-TL-IOPAD_S.ILOGICE3_BITSLIP_to_ILOGICE3.BITSLIP" output="ILOGICE3.BITSLIP"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CE1" name="BLK-TL-IOPAD_S.ILOGICE3_CE1_to_ILOGICE3.CE1" output="ILOGICE3.CE1"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CE2" name="BLK-TL-IOPAD_S.ILOGICE3_CE2_to_ILOGICE3.CE2" output="ILOGICE3.CE2"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLKB" name="BLK-TL-IOPAD_S.ILOGICE3_CLKB_to_ILOGICE3.CLKB" output="ILOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP" name="BLK-TL-IOPAD_S.ILOGICE3_CLKDIVP_to_ILOGICE3.CLKDIVP" output="ILOGICE3.CLKDIVP"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV" name="BLK-TL-IOPAD_S.ILOGICE3_CLKDIV_to_ILOGICE3.CLKDIV" output="ILOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_CLK" name="BLK-TL-IOPAD_S.ILOGICE3_CLK_to_ILOGICE3.CLK" output="ILOGICE3.CLK"/>
        <direct input="IDELAYE2.DATAOUT" name="IDELAYE2.DATAOUT_to_ILOGICE3.DDLY" output="ILOGICE3.DDLY">
          <pack_pattern name="IDDR_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
          <pack_pattern name="ISERDESE2_to_IDELAY_to_IOBUF_BLK-TL-IOPAD_S" in_port="IDELAYE2.DATAOUT" out_port="ILOGICE3.DDLY"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL" name="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVPSEL_to_ILOGICE3.DYNCLKDIVPSEL" output="ILOGICE3.DYNCLKDIVPSEL"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL" name="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKDIVSEL_to_ILOGICE3.DYNCLKDIVSEL" output="ILOGICE3.DYNCLKDIVSEL"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL" name="BLK-TL-IOPAD_S.ILOGICE3_DYNCLKSEL_to_ILOGICE3.DYNCLKSEL" output="ILOGICE3.DYNCLKSEL"/>
        <direct input="IOB33S.I" name="IOB33S.I_to_ILOGICE3.D" output="ILOGICE3.D">
          <pack_pattern name="IDDR_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_NO_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
          <pack_pattern name="ISERDESE2_to_IOBUF_BLK-TL-IOPAD_S" in_port="IOB33S.I" out_port="ILOGICE3.D"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_OCLKB" name="BLK-TL-IOPAD_S.ILOGICE3_OCLKB_to_ILOGICE3.OCLKB" output="ILOGICE3.OCLKB"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_OCLK" name="BLK-TL-IOPAD_S.ILOGICE3_OCLK_to_ILOGICE3.OCLK" output="ILOGICE3.OCLK"/>
        <direct input="OLOGICE3.OFB" name="OLOGICE3.OFB_to_ILOGICE3.OFB" output="ILOGICE3.OFB"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1" name="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN1_to_ILOGICE3.SHIFTIN1" output="ILOGICE3.SHIFTIN1"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2" name="BLK-TL-IOPAD_S.ILOGICE3_SHIFTIN2_to_ILOGICE3.SHIFTIN2" output="ILOGICE3.SHIFTIN2"/>
        <direct input="BLK-TL-IOPAD_S.ILOGICE3_SR" name="BLK-TL-IOPAD_S.ILOGICE3_SR_to_ILOGICE3.SR" output="ILOGICE3.SR"/>
        <direct input="OLOGICE3.TFB" name="OLOGICE3.TFB_to_ILOGICE3.TFB" output="ILOGICE3.TFB"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN" name="BLK-TL-IOPAD_S.IOB33S_DIFFI_IN_to_IOB33S.DIFFI_IN" output="IOB33S.DIFFI_IN"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN" name="BLK-TL-IOPAD_S.IOB33S_DIFFO_IN_to_IOB33S.DIFFO_IN" output="IOB33S.DIFFO_IN"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE" name="BLK-TL-IOPAD_S.IOB33S_IBUFDISABLE_to_IOB33S.IBUFDISABLE" output="IOB33S.IBUFDISABLE"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE" name="BLK-TL-IOPAD_S.IOB33S_INTERMDISABLE_to_IOB33S.INTERMDISABLE" output="IOB33S.INTERMDISABLE"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN" name="BLK-TL-IOPAD_S.IOB33S_KEEPER_INT_EN_to_IOB33S.KEEPER_INT_EN" output="IOB33S.KEEPER_INT_EN"/>
        <direct input="OLOGICE3.OQ" name="OLOGICE3.OQ_to_IOB33S.O" output="IOB33S.O">
          <pack_pattern name="ODDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_NO_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
          <pack_pattern name="OSERDES_to_IOBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.OQ" out_port="IOB33S.O"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN" name="BLK-TL-IOPAD_S.IOB33S_PD_INT_EN_to_IOB33S.PD_INT_EN" output="IOB33S.PD_INT_EN"/>
        <direct input="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN" name="BLK-TL-IOPAD_S.IOB33S_PU_INT_EN_to_IOB33S.PU_INT_EN" output="IOB33S.PU_INT_EN"/>
        <direct input="OLOGICE3.TQ" name="OLOGICE3.TQ_to_IOB33S.T" output="IOB33S.T">
          <pack_pattern name="T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
          <pack_pattern name="ODDR_to_T_INV_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
          <pack_pattern name="TDDR_to_OBUFT_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
          <pack_pattern name="OSERDES_to_T_INV_to_OBUF_BLK-TL-IOPAD_S" in_port="OLOGICE3.TQ" out_port="IOB33S.T"/>
        </direct>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKB" name="BLK-TL-IOPAD_S.OLOGICE3_CLKB_to_OLOGICE3.CLKB" output="OLOGICE3.CLKB"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVB_to_OLOGICE3.CLKDIVB" output="OLOGICE3.CLKDIVB"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVFB_to_OLOGICE3.CLKDIVFB" output="OLOGICE3.CLKDIVFB"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIVF_to_OLOGICE3.CLKDIVF" output="OLOGICE3.CLKDIVF"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV" name="BLK-TL-IOPAD_S.OLOGICE3_CLKDIV_to_OLOGICE3.CLKDIV" output="OLOGICE3.CLKDIV"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_CLK" name="BLK-TL-IOPAD_S.OLOGICE3_CLK_to_OLOGICE3.CLK" output="OLOGICE3.CLK"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D1" name="BLK-TL-IOPAD_S.OLOGICE3_D1_to_OLOGICE3.D1" output="OLOGICE3.D1"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D2" name="BLK-TL-IOPAD_S.OLOGICE3_D2_to_OLOGICE3.D2" output="OLOGICE3.D2"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D3" name="BLK-TL-IOPAD_S.OLOGICE3_D3_to_OLOGICE3.D3" output="OLOGICE3.D3"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D4" name="BLK-TL-IOPAD_S.OLOGICE3_D4_to_OLOGICE3.D4" output="OLOGICE3.D4"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D5" name="BLK-TL-IOPAD_S.OLOGICE3_D5_to_OLOGICE3.D5" output="OLOGICE3.D5"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D6" name="BLK-TL-IOPAD_S.OLOGICE3_D6_to_OLOGICE3.D6" output="OLOGICE3.D6"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D7" name="BLK-TL-IOPAD_S.OLOGICE3_D7_to_OLOGICE3.D7" output="OLOGICE3.D7"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_D8" name="BLK-TL-IOPAD_S.OLOGICE3_D8_to_OLOGICE3.D8" output="OLOGICE3.D8"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_OCE" name="BLK-TL-IOPAD_S.OLOGICE3_OCE_to_OLOGICE3.OCE" output="OLOGICE3.OCE"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_SR" name="BLK-TL-IOPAD_S.OLOGICE3_SR_to_OLOGICE3.SR" output="OLOGICE3.SR"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T1" name="BLK-TL-IOPAD_S.OLOGICE3_T1_to_OLOGICE3.T1" output="OLOGICE3.T1"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T2" name="BLK-TL-IOPAD_S.OLOGICE3_T2_to_OLOGICE3.T2" output="OLOGICE3.T2"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T3" name="BLK-TL-IOPAD_S.OLOGICE3_T3_to_OLOGICE3.T3" output="OLOGICE3.T3"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_T4" name="BLK-TL-IOPAD_S.OLOGICE3_T4_to_OLOGICE3.T4" output="OLOGICE3.T4"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN" name="BLK-TL-IOPAD_S.OLOGICE3_TBYTEIN_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="OLOGICE3.TBYTEOUT" name="OLOGICE3.TBYTEOUT_to_OLOGICE3.TBYTEIN" output="OLOGICE3.TBYTEIN"/>
        <direct input="BLK-TL-IOPAD_S.OLOGICE3_TCE" name="BLK-TL-IOPAD_S.OLOGICE3_TCE_to_OLOGICE3.TCE" output="OLOGICE3.TCE"/>
      </interconnect>
    </pb_type>
    <!-- Model of BUFG group in BUFG_CLK_TOP/BOT -->
    <pb_type name="BLK-TL-BUFGCTRL">
      <clock name="I0" num_pins="1"/>
      <clock name="I1" num_pins="1"/>
      <input name="CE0" num_pins="1"/>
      <input name="CE1" num_pins="1"/>
      <input name="IGNORE0" num_pins="1"/>
      <input name="IGNORE1" num_pins="1"/>
      <input name="S0" num_pins="1"/>
      <input name="S1" num_pins="1"/>
      <output name="O" num_pins="1"/>
      <mode name="EMPTY">
        <pb_type blif_model=".latch" name="empty" num_pb="1"/>
        <interconnect/>
      </mode>
      <mode name="BUFGCTRL">
        <pb_type blif_model=".subckt BUFGCTRL_VPR" name="BUFGCTRL_VPR" num_pb="1">
          <clock name="I0" num_pins="1"/>
          <clock name="I1" num_pins="1"/>
          <input name="CE0" num_pins="1"/>
          <input name="CE1" num_pins="1"/>
          <input name="IGNORE0" num_pins="1"/>
          <input name="IGNORE1" num_pins="1"/>
          <input name="S0" num_pins="1"/>
          <input name="S1" num_pins="1"/>
          <output name="O" num_pins="1"/>
          <metadata>
            <meta name="fasm_params">
          ZPRESELECT_I0 = ZPRESELECT_I0
          ZPRESELECT_I1 = ZPRESELECT_I1
          IS_IGNORE0_INVERTED = IS_IGNORE0_INVERTED
          IS_IGNORE1_INVERTED = IS_IGNORE1_INVERTED
          ZINV_CE0 = ZINV_CE0
          ZINV_CE1 = ZINV_CE1
          ZINV_S0 = ZINV_S0
          ZINV_S1 = ZINV_S1
        </meta>
          </metadata>
        </pb_type>
        <interconnect>
          <direct input="BUFGCTRL_VPR.O" name="O" output="BLK-TL-BUFGCTRL.O"/>
          <direct input="BLK-TL-BUFGCTRL.CE0" name="CE0" output="BUFGCTRL_VPR.CE0"/>
          <direct input="BLK-TL-BUFGCTRL.CE1" name="CE1" output="BUFGCTRL_VPR.CE1"/>
          <direct input="BLK-TL-BUFGCTRL.I0" name="I0" output="BUFGCTRL_VPR.I0"/>
          <direct input="BLK-TL-BUFGCTRL.I1" name="I1" output="BUFGCTRL_VPR.I1"/>
          <direct input="BLK-TL-BUFGCTRL.IGNORE0" name="IGNORE0" output="BUFGCTRL_VPR.IGNORE0"/>
          <direct input="BLK-TL-BUFGCTRL.IGNORE1" name="IGNORE1" output="BUFGCTRL_VPR.IGNORE1"/>
          <direct input="BLK-TL-BUFGCTRL.S0" name="S0" output="BUFGCTRL_VPR.S0"/>
          <direct input="BLK-TL-BUFGCTRL.S1" name="S1" output="BUFGCTRL_VPR.S1"/>
        </interconnect>
        <metadata>
          <meta name="fasm_features">
        IN_USE
      </meta>
        </metadata>
      </mode>
    </pb_type>
    <pb_type name="BLK-TL-PLLE2_ADV">
      <clock name="PLLE2_ADV_CLKFBIN" num_pins="1"/>
      <clock name="PLLE2_ADV_CLKIN1" num_pins="1"/>
      <clock name="PLLE2_ADV_CLKIN2" num_pins="1"/>
      <clock name="PLLE2_ADV_CLKINSEL" num_pins="1"/>
      <clock name="PLLE2_ADV_DCLK" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR0" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR1" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR2" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR3" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR4" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR5" num_pins="1"/>
      <input name="PLLE2_ADV_DADDR6" num_pins="1"/>
      <input name="PLLE2_ADV_DEN" num_pins="1"/>
      <input name="PLLE2_ADV_DI0" num_pins="1"/>
      <input name="PLLE2_ADV_DI1" num_pins="1"/>
      <input name="PLLE2_ADV_DI10" num_pins="1"/>
      <input name="PLLE2_ADV_DI11" num_pins="1"/>
      <input name="PLLE2_ADV_DI12" num_pins="1"/>
      <input name="PLLE2_ADV_DI13" num_pins="1"/>
      <input name="PLLE2_ADV_DI14" num_pins="1"/>
      <input name="PLLE2_ADV_DI15" num_pins="1"/>
      <input name="PLLE2_ADV_DI2" num_pins="1"/>
      <input name="PLLE2_ADV_DI3" num_pins="1"/>
      <input name="PLLE2_ADV_DI4" num_pins="1"/>
      <input name="PLLE2_ADV_DI5" num_pins="1"/>
      <input name="PLLE2_ADV_DI6" num_pins="1"/>
      <input name="PLLE2_ADV_DI7" num_pins="1"/>
      <input name="PLLE2_ADV_DI8" num_pins="1"/>
      <input name="PLLE2_ADV_DI9" num_pins="1"/>
      <input name="PLLE2_ADV_DWE" num_pins="1"/>
      <input name="PLLE2_ADV_PWRDWN" num_pins="1"/>
      <input name="PLLE2_ADV_RST" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN0" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN1" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN10" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN11" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN12" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN13" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN14" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN15" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN16" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN17" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN18" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN19" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN2" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN20" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN21" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN22" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN23" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN24" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN25" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN26" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN27" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN28" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN29" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN3" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN30" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN31" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN4" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN5" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN6" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN7" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN8" num_pins="1"/>
      <input name="PLLE2_ADV_TESTIN9" num_pins="1"/>
      <output name="PLLE2_ADV_CLKFBOUT" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT0" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT1" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT2" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT3" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT4" num_pins="1"/>
      <output name="PLLE2_ADV_CLKOUT5" num_pins="1"/>
      <output name="PLLE2_ADV_DO0" num_pins="1"/>
      <output name="PLLE2_ADV_DO1" num_pins="1"/>
      <output name="PLLE2_ADV_DO10" num_pins="1"/>
      <output name="PLLE2_ADV_DO11" num_pins="1"/>
      <output name="PLLE2_ADV_DO12" num_pins="1"/>
      <output name="PLLE2_ADV_DO13" num_pins="1"/>
      <output name="PLLE2_ADV_DO14" num_pins="1"/>
      <output name="PLLE2_ADV_DO15" num_pins="1"/>
      <output name="PLLE2_ADV_DO2" num_pins="1"/>
      <output name="PLLE2_ADV_DO3" num_pins="1"/>
      <output name="PLLE2_ADV_DO4" num_pins="1"/>
      <output name="PLLE2_ADV_DO5" num_pins="1"/>
      <output name="PLLE2_ADV_DO6" num_pins="1"/>
      <output name="PLLE2_ADV_DO7" num_pins="1"/>
      <output name="PLLE2_ADV_DO8" num_pins="1"/>
      <output name="PLLE2_ADV_DO9" num_pins="1"/>
      <output name="PLLE2_ADV_DRDY" num_pins="1"/>
      <output name="PLLE2_ADV_LOCKED" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT0" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT1" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT10" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT11" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT12" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT13" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT14" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT15" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT16" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT17" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT18" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT19" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT2" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT20" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT21" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT22" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT23" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT24" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT25" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT26" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT27" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT28" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT29" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT3" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT30" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT31" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT32" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT33" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT34" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT35" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT36" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT37" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT38" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT39" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT4" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT40" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT41" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT42" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT43" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT44" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT45" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT46" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT47" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT48" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT49" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT5" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT50" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT51" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT52" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT53" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT54" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT55" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT56" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT57" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT58" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT59" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT6" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT60" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT61" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT62" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT63" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT7" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT8" num_pins="1"/>
      <output name="PLLE2_ADV_TESTOUT9" num_pins="1"/>
      <output name="PLLE2_ADV_TMUXOUT" num_pins="1"/>
      <pb_type blif_model=".subckt PLLE2_ADV_VPR" name="PLLE2_ADV" num_pb="1">
        <clock name="CLKFBIN" num_pins="1"/>
        <clock name="CLKIN1" num_pins="1"/>
        <clock name="CLKIN2" num_pins="1"/>
        <clock name="DCLK" num_pins="1"/>
        <input name="CLKINSEL" num_pins="1"/>
        <input name="DADDR" num_pins="7"/>
        <input name="DEN" num_pins="1"/>
        <input name="DI" num_pins="16"/>
        <input name="DWE" num_pins="1"/>
        <input name="PWRDWN" num_pins="1"/>
        <input name="RST" num_pins="1"/>
        <output name="CLKFBOUT" num_pins="1"/>
        <output name="CLKOUT0" num_pins="1"/>
        <output name="CLKOUT1" num_pins="1"/>
        <output name="CLKOUT2" num_pins="1"/>
        <output name="CLKOUT3" num_pins="1"/>
        <output name="CLKOUT4" num_pins="1"/>
        <output name="CLKOUT5" num_pins="1"/>
        <output name="DO" num_pins="16"/>
        <output name="DRDY" num_pins="1"/>
        <output name="LOCKED" num_pins="1"/>
        <delay_constant in_port="PLLE2_ADV.RST" max="3.0000000000000004e-09" out_port="PLLE2_ADV.LOCKED" min="3.0000000000000004e-09"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DEN" value="2.29e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DEN" value="0.0"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DWE" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DWE" value="1.41e-10"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DADDR" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DADDR" value="1.41e-10"/>
        <T_setup clock="DCLK" port="PLLE2_ADV.DI" value="1.6220000000000002e-09"/>
        <T_hold clock="DCLK" port="PLLE2_ADV.DI" value="1.41e-10"/>
        <T_clock_to_Q clock="DCLK" max="7.34e-10" port="PLLE2_ADV.DO" min="2.86e-10"/>
        <T_clock_to_Q clock="DCLK" max="9.840000000000001e-10" port="PLLE2_ADV.DRDY" min="2.86e-10"/>
        <metadata>
          <meta name="fasm_prefix">
      PLLE2
    </meta>
          <meta name="fasm_features">
      IN_USE
      COMPENSATION.Z_ZHOLD_OR_CLKIN_BUF
    </meta>
          <meta name="fasm_params">
      INV_CLKINSEL = INV_CLKINSEL
      ZINV_PWRDWN = ZINV_PWRDWN
      ZINV_RST = ZINV_RST
      STARTUP_WAIT = STARTUP_WAIT
      DIVCLK_DIVCLK_HIGH_TIME[5:0] = DIVCLK_DIVCLK_HIGH_TIME
      DIVCLK_DIVCLK_LOW_TIME[5:0] = DIVCLK_DIVCLK_LOW_TIME
      DIVCLK_DIVCLK_NO_COUNT = DIVCLK_DIVCLK_NO_COUNT
      DIVCLK_DIVCLK_EDGE = DIVCLK_DIVCLK_EDGE
      TABLE[9:0] = TABLE
      LKTABLE[39:0] = LKTABLE
      POWER_REG_POWER_REG_POWER_REG[15:0] = POWER_REG
      FILTREG1_RESERVED[11:0] = FILTREG1_RESERVED
      FILTREG2_RESERVED[9:0] = FILTREG2_RESERVED
      LOCKREG1_RESERVED[5:0] = LOCKREG1_RESERVED
      LOCKREG2_RESERVED = LOCKREG2_RESERVED
      LOCKREG3_RESERVED = LOCKREG3_RESERVED
      CLKFBOUT_CLKOUT1_HIGH_TIME[5:0] = CLKFBOUT_CLKOUT1_HIGH_TIME
      CLKFBOUT_CLKOUT1_LOW_TIME[5:0] = CLKFBOUT_CLKOUT1_LOW_TIME
      CLKFBOUT_CLKOUT1_OUTPUT_ENABLE = CLKFBOUT_CLKOUT1_OUTPUT_ENABLE
      CLKFBOUT_CLKOUT1_PHASE_MUX[2:0] = CLKFBOUT_CLKOUT1_PHASE_MUX
      CLKFBOUT_CLKOUT2_DELAY_TIME[5:0] = CLKFBOUT_CLKOUT2_DELAY_TIME
      CLKFBOUT_CLKOUT2_EDGE = CLKFBOUT_CLKOUT2_EDGE
      CLKFBOUT_CLKOUT2_FRAC[2:0] = CLKFBOUT_CLKOUT2_FRAC
      CLKFBOUT_CLKOUT2_FRAC_EN = CLKFBOUT_CLKOUT2_FRAC_EN
      CLKFBOUT_CLKOUT2_FRAC_WF_R = CLKFBOUT_CLKOUT2_FRAC_WF_R
      CLKFBOUT_CLKOUT2_NO_COUNT = CLKFBOUT_CLKOUT2_NO_COUNT
      CLKOUT0_CLKOUT1_HIGH_TIME[5:0] = CLKOUT0_CLKOUT1_HIGH_TIME
      CLKOUT0_CLKOUT1_LOW_TIME[5:0] = CLKOUT0_CLKOUT1_LOW_TIME
      CLKOUT0_CLKOUT1_OUTPUT_ENABLE = CLKOUT0_CLKOUT1_OUTPUT_ENABLE
      CLKOUT0_CLKOUT1_PHASE_MUX[2:0] = CLKOUT0_CLKOUT1_PHASE_MUX
      CLKOUT0_CLKOUT2_DELAY_TIME[5:0] = CLKOUT0_CLKOUT2_DELAY_TIME
      CLKOUT0_CLKOUT2_EDGE = CLKOUT0_CLKOUT2_EDGE
      CLKOUT0_CLKOUT2_FRAC[2:0] = CLKOUT0_CLKOUT2_FRAC
      CLKOUT0_CLKOUT2_FRAC_EN = CLKOUT0_CLKOUT2_FRAC_EN
      CLKOUT0_CLKOUT2_FRAC_WF_R = CLKOUT0_CLKOUT2_FRAC_WF_R
      CLKOUT0_CLKOUT2_NO_COUNT = CLKOUT0_CLKOUT2_NO_COUNT
      CLKOUT1_CLKOUT1_HIGH_TIME[5:0] = CLKOUT1_CLKOUT1_HIGH_TIME
      CLKOUT1_CLKOUT1_LOW_TIME[5:0] = CLKOUT1_CLKOUT1_LOW_TIME
      CLKOUT1_CLKOUT1_OUTPUT_ENABLE = CLKOUT1_CLKOUT1_OUTPUT_ENABLE
      CLKOUT1_CLKOUT1_PHASE_MUX[2:0] = CLKOUT1_CLKOUT1_PHASE_MUX
      CLKOUT1_CLKOUT2_DELAY_TIME[5:0] = CLKOUT1_CLKOUT2_DELAY_TIME
      CLKOUT1_CLKOUT2_EDGE = CLKOUT1_CLKOUT2_EDGE
      CLKOUT1_CLKOUT2_FRAC[2:0] = CLKOUT1_CLKOUT2_FRAC
      CLKOUT1_CLKOUT2_FRAC_EN = CLKOUT1_CLKOUT2_FRAC_EN
      CLKOUT1_CLKOUT2_FRAC_WF_R = CLKOUT1_CLKOUT2_FRAC_WF_R
      CLKOUT1_CLKOUT2_NO_COUNT = CLKOUT1_CLKOUT2_NO_COUNT
      CLKOUT2_CLKOUT1_HIGH_TIME[5:0] = CLKOUT2_CLKOUT1_HIGH_TIME
      CLKOUT2_CLKOUT1_LOW_TIME[5:0] = CLKOUT2_CLKOUT1_LOW_TIME
      CLKOUT2_CLKOUT1_OUTPUT_ENABLE = CLKOUT2_CLKOUT1_OUTPUT_ENABLE
      CLKOUT2_CLKOUT1_PHASE_MUX[2:0] = CLKOUT2_CLKOUT1_PHASE_MUX
      CLKOUT2_CLKOUT2_DELAY_TIME[5:0] = CLKOUT2_CLKOUT2_DELAY_TIME
      CLKOUT2_CLKOUT2_EDGE = CLKOUT2_CLKOUT2_EDGE
      CLKOUT2_CLKOUT2_FRAC[2:0] = CLKOUT2_CLKOUT2_FRAC
      CLKOUT2_CLKOUT2_FRAC_EN = CLKOUT2_CLKOUT2_FRAC_EN
      CLKOUT2_CLKOUT2_FRAC_WF_R = CLKOUT2_CLKOUT2_FRAC_WF_R
      CLKOUT2_CLKOUT2_NO_COUNT = CLKOUT2_CLKOUT2_NO_COUNT
      CLKOUT3_CLKOUT1_HIGH_TIME[5:0] = CLKOUT3_CLKOUT1_HIGH_TIME
      CLKOUT3_CLKOUT1_LOW_TIME[5:0] = CLKOUT3_CLKOUT1_LOW_TIME
      CLKOUT3_CLKOUT1_OUTPUT_ENABLE = CLKOUT3_CLKOUT1_OUTPUT_ENABLE
      CLKOUT3_CLKOUT1_PHASE_MUX[2:0] = CLKOUT3_CLKOUT1_PHASE_MUX
      CLKOUT3_CLKOUT2_DELAY_TIME[5:0] = CLKOUT3_CLKOUT2_DELAY_TIME
      CLKOUT3_CLKOUT2_EDGE = CLKOUT3_CLKOUT2_EDGE
      CLKOUT3_CLKOUT2_FRAC[2:0] = CLKOUT3_CLKOUT2_FRAC
      CLKOUT3_CLKOUT2_FRAC_EN = CLKOUT3_CLKOUT2_FRAC_EN
      CLKOUT3_CLKOUT2_FRAC_WF_R = CLKOUT3_CLKOUT2_FRAC_WF_R
      CLKOUT3_CLKOUT2_NO_COUNT = CLKOUT3_CLKOUT2_NO_COUNT
      CLKOUT4_CLKOUT1_HIGH_TIME[5:0] = CLKOUT4_CLKOUT1_HIGH_TIME
      CLKOUT4_CLKOUT1_LOW_TIME[5:0] = CLKOUT4_CLKOUT1_LOW_TIME
      CLKOUT4_CLKOUT1_OUTPUT_ENABLE = CLKOUT4_CLKOUT1_OUTPUT_ENABLE
      CLKOUT4_CLKOUT1_PHASE_MUX[2:0] = CLKOUT4_CLKOUT1_PHASE_MUX
      CLKOUT4_CLKOUT2_DELAY_TIME[5:0] = CLKOUT4_CLKOUT2_DELAY_TIME
      CLKOUT4_CLKOUT2_EDGE = CLKOUT4_CLKOUT2_EDGE
      CLKOUT4_CLKOUT2_FRAC[2:0] = CLKOUT4_CLKOUT2_FRAC
      CLKOUT4_CLKOUT2_FRAC_EN = CLKOUT4_CLKOUT2_FRAC_EN
      CLKOUT4_CLKOUT2_FRAC_WF_R = CLKOUT4_CLKOUT2_FRAC_WF_R
      CLKOUT4_CLKOUT2_NO_COUNT = CLKOUT4_CLKOUT2_NO_COUNT
      CLKOUT5_CLKOUT1_HIGH_TIME[5:0] = CLKOUT5_CLKOUT1_HIGH_TIME
      CLKOUT5_CLKOUT1_LOW_TIME[5:0] = CLKOUT5_CLKOUT1_LOW_TIME
      CLKOUT5_CLKOUT1_OUTPUT_ENABLE = CLKOUT5_CLKOUT1_OUTPUT_ENABLE
      CLKOUT5_CLKOUT1_PHASE_MUX[2:0] = CLKOUT5_CLKOUT1_PHASE_MUX
      CLKOUT5_CLKOUT2_DELAY_TIME[5:0] = CLKOUT5_CLKOUT2_DELAY_TIME
      CLKOUT5_CLKOUT2_EDGE = CLKOUT5_CLKOUT2_EDGE
      CLKOUT5_CLKOUT2_FRAC[2:0] = CLKOUT5_CLKOUT2_FRAC
      CLKOUT5_CLKOUT2_FRAC_EN = CLKOUT5_CLKOUT2_FRAC_EN
      CLKOUT5_CLKOUT2_FRAC_WF_R = CLKOUT5_CLKOUT2_FRAC_WF_R
      CLKOUT5_CLKOUT2_NO_COUNT = CLKOUT5_CLKOUT2_NO_COUNT
    </meta>
        </metadata>
      </pb_type>
      <interconnect>
        <direct input="PLLE2_ADV.CLKFBOUT" name="PLLE2_ADV.CLKFBOUT_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBOUT"/>
        <direct input="PLLE2_ADV.CLKOUT0" name="PLLE2_ADV.CLKOUT0_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT0"/>
        <direct input="PLLE2_ADV.CLKOUT1" name="PLLE2_ADV.CLKOUT1_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT1"/>
        <direct input="PLLE2_ADV.CLKOUT2" name="PLLE2_ADV.CLKOUT2_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT2"/>
        <direct input="PLLE2_ADV.CLKOUT3" name="PLLE2_ADV.CLKOUT3_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT3"/>
        <direct input="PLLE2_ADV.CLKOUT4" name="PLLE2_ADV.CLKOUT4_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT4"/>
        <direct input="PLLE2_ADV.CLKOUT5" name="PLLE2_ADV.CLKOUT5_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKOUT5"/>
        <direct input="PLLE2_ADV.DO[0]" name="PLLE2_ADV.DO[0]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO0"/>
        <direct input="PLLE2_ADV.DO[10]" name="PLLE2_ADV.DO[10]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO10"/>
        <direct input="PLLE2_ADV.DO[11]" name="PLLE2_ADV.DO[11]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO11"/>
        <direct input="PLLE2_ADV.DO[12]" name="PLLE2_ADV.DO[12]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO12"/>
        <direct input="PLLE2_ADV.DO[13]" name="PLLE2_ADV.DO[13]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO13"/>
        <direct input="PLLE2_ADV.DO[14]" name="PLLE2_ADV.DO[14]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO14"/>
        <direct input="PLLE2_ADV.DO[15]" name="PLLE2_ADV.DO[15]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO15"/>
        <direct input="PLLE2_ADV.DO[1]" name="PLLE2_ADV.DO[1]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO1"/>
        <direct input="PLLE2_ADV.DO[2]" name="PLLE2_ADV.DO[2]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO2"/>
        <direct input="PLLE2_ADV.DO[3]" name="PLLE2_ADV.DO[3]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO3"/>
        <direct input="PLLE2_ADV.DO[4]" name="PLLE2_ADV.DO[4]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO4"/>
        <direct input="PLLE2_ADV.DO[5]" name="PLLE2_ADV.DO[5]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO5"/>
        <direct input="PLLE2_ADV.DO[6]" name="PLLE2_ADV.DO[6]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO6"/>
        <direct input="PLLE2_ADV.DO[7]" name="PLLE2_ADV.DO[7]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO7"/>
        <direct input="PLLE2_ADV.DO[8]" name="PLLE2_ADV.DO[8]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO8"/>
        <direct input="PLLE2_ADV.DO[9]" name="PLLE2_ADV.DO[9]_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DO9"/>
        <direct input="PLLE2_ADV.DRDY" name="PLLE2_ADV.DRDY_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_DRDY"/>
        <direct input="PLLE2_ADV.LOCKED" name="PLLE2_ADV.LOCKED_to_BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED" output="BLK-TL-PLLE2_ADV.PLLE2_ADV_LOCKED"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKFBIN_to_PLLE2_ADV.CLKFBIN" output="PLLE2_ADV.CLKFBIN"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN1_to_PLLE2_ADV.CLKIN1" output="PLLE2_ADV.CLKIN1"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKIN2_to_PLLE2_ADV.CLKIN2" output="PLLE2_ADV.CLKIN2"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_CLKINSEL_to_PLLE2_ADV.CLKINSEL" output="PLLE2_ADV.CLKINSEL"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR0_to_PLLE2_ADV.DADDR[0]" output="PLLE2_ADV.DADDR[0]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR1_to_PLLE2_ADV.DADDR[1]" output="PLLE2_ADV.DADDR[1]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR2_to_PLLE2_ADV.DADDR[2]" output="PLLE2_ADV.DADDR[2]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR3_to_PLLE2_ADV.DADDR[3]" output="PLLE2_ADV.DADDR[3]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR4_to_PLLE2_ADV.DADDR[4]" output="PLLE2_ADV.DADDR[4]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR5_to_PLLE2_ADV.DADDR[5]" output="PLLE2_ADV.DADDR[5]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DADDR6_to_PLLE2_ADV.DADDR[6]" output="PLLE2_ADV.DADDR[6]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DCLK_to_PLLE2_ADV.DCLK" output="PLLE2_ADV.DCLK"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DEN_to_PLLE2_ADV.DEN" output="PLLE2_ADV.DEN"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI0_to_PLLE2_ADV.DI[0]" output="PLLE2_ADV.DI[0]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI10_to_PLLE2_ADV.DI[10]" output="PLLE2_ADV.DI[10]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI11_to_PLLE2_ADV.DI[11]" output="PLLE2_ADV.DI[11]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI12_to_PLLE2_ADV.DI[12]" output="PLLE2_ADV.DI[12]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI13_to_PLLE2_ADV.DI[13]" output="PLLE2_ADV.DI[13]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI14_to_PLLE2_ADV.DI[14]" output="PLLE2_ADV.DI[14]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI15_to_PLLE2_ADV.DI[15]" output="PLLE2_ADV.DI[15]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI1_to_PLLE2_ADV.DI[1]" output="PLLE2_ADV.DI[1]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI2_to_PLLE2_ADV.DI[2]" output="PLLE2_ADV.DI[2]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI3_to_PLLE2_ADV.DI[3]" output="PLLE2_ADV.DI[3]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI4_to_PLLE2_ADV.DI[4]" output="PLLE2_ADV.DI[4]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI5_to_PLLE2_ADV.DI[5]" output="PLLE2_ADV.DI[5]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI6_to_PLLE2_ADV.DI[6]" output="PLLE2_ADV.DI[6]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI7_to_PLLE2_ADV.DI[7]" output="PLLE2_ADV.DI[7]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI8_to_PLLE2_ADV.DI[8]" output="PLLE2_ADV.DI[8]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DI9_to_PLLE2_ADV.DI[9]" output="PLLE2_ADV.DI[9]"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_DWE_to_PLLE2_ADV.DWE" output="PLLE2_ADV.DWE"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_PWRDWN_to_PLLE2_ADV.PWRDWN" output="PLLE2_ADV.PWRDWN"/>
        <direct input="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST" name="BLK-TL-PLLE2_ADV.PLLE2_ADV_RST_to_PLLE2_ADV.RST" output="PLLE2_ADV.RST"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-HCLK_IOI3">
      <clock name="HCLK_IOI_IDELAYCTRL_REFCLK" num_pins="1"/>
      <clock name="HCLK_IOI_IDELAYCTRL_RST" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_DNPULSEOUT" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_OUTN1" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_OUTN65" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_RDY" num_pins="1"/>
      <output name="HCLK_IOI_IDELAYCTRL_UPPULSEOUT" num_pins="1"/>
      <pb_type blif_model=".subckt IDELAYCTRL" name="IDELAYCTRL" num_pb="1">
        <clock name="REFCLK" num_pins="1"/>
        <input name="RST" num_pins="1"/>
        <output name="RDY" num_pins="1"/>
        <metadata>
          <meta name="fasm_prefix">IDELAYCTRL_Y0</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="IDELAYCTRL.RDY" name="IDELAYCTRL.RDY_to_BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY" output="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RDY"/>
        <direct input="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK" name="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_REFCLK_to_IDELAYCTRL.REFCLK" output="IDELAYCTRL.REFCLK"/>
        <direct input="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST" name="BLK-TL-HCLK_IOI3.HCLK_IOI_IDELAYCTRL_RST_to_IDELAYCTRL.RST" output="IDELAYCTRL.RST"/>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-INPAD">
      <output name="inpad" num_pins="1"/>
      <pb_type blif_model=".subckt SYN_IBUF" name="SYN-IBUF" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <delay_constant in_port="SYN-IBUF.I" max="1e-11" out_port="SYN-IBUF.O"/>
      </pb_type>
      <pb_type blif_model=".input" name="inpad" num_pb="1">
        <output name="inpad" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="inpad.inpad" name="inpad.inpad_to_SYN-IBUF.I" output="SYN-IBUF.I">
          <pack_pattern in_port="inpad.inpad" name="inpadtoIBUF" out_port="SYN-IBUF.I"/>
        </direct>
        <direct input="SYN-IBUF.O" name="SYN-IBUF.O_to_SYN-INPAD.inpad" output="SYN-INPAD.inpad"/>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-OUTPAD">
      <input name="outpad" num_pins="1"/>
      <pb_type blif_model=".subckt SYN_OBUF" name="SYN-OBUF" num_pb="1">
        <input name="I" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <delay_constant in_port="SYN-OBUF.I" max="1e-11" out_port="SYN-OBUF.O"/>
      </pb_type>
      <pb_type blif_model=".output" name="outpad" num_pb="1">
        <input name="outpad" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="SYN-OUTPAD.outpad" name="SYN-OUTPAD.outpad_to_SYN-OBUF.I" output="SYN-OBUF.I"/>
        <direct input="SYN-OBUF.O" name="SYN-OBUF.O_to_outpad.outpad" output="outpad.outpad">
          <pack_pattern in_port="SYN-OBUF.O" name="OBUFtooutpad" out_port="outpad.outpad"/>
        </direct>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-VCC">
      <output name="VCC" num_pins="1"/>
      <pb_type blif_model=".subckt VCC" name="VCC" num_pb="1">
        <output name="VCC" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="VCC.VCC" name="VCC.VCC_to_SYN-VCC.VCC" output="SYN-VCC.VCC">
          <delay_constant in_port="VCC.VCC" max="1e-11" out_port="SYN-VCC.VCC"/>
        </direct>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-GND">
      <output name="GND" num_pins="1"/>
      <pb_type blif_model=".subckt GND" name="GND" num_pb="1">
        <output name="GND" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="GND.GND" name="GND.GND_to_SYN-GND.GND" output="SYN-GND.GND">
          <delay_constant in_port="GND.GND" max="1e-11" out_port="SYN-GND.GND"/>
        </direct>
      </interconnect>
    </pb_type>
  </complexblocklist>
  <layout>
    <fixed_layout height="162" name="xc7a50t-arty-switch-processing-overlay-test" width="117">
      <single priority="1" type="SYN-VCC" x="1" y="1"/>
      <single priority="1" type="SYN-GND" x="2" y="1"/>
      <single priority="1" type="BLK-TL-LIOPAD_SING" x="2" y="2">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_SING_X0Y149
IOI3_TILE : LIOI3_SING_X0Y149
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="3">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y147
IOI3_TILE : LIOI3_X0Y147
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="4">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y147
IOI3_TILE : LIOI3_X0Y147
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="5">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y145
IOI3_TILE : LIOI3_X0Y145
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="6">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y145
IOI3_TILE : LIOI3_X0Y145
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="7">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y143
IOI3_TILE : LIOI3_TBYTESRC_X0Y143
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="8">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y143
IOI3_TILE : LIOI3_TBYTESRC_X0Y143
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="9">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y141
IOI3_TILE : LIOI3_X0Y141
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="10">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y141
IOI3_TILE : LIOI3_X0Y141
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="11">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y139
IOI3_TILE : LIOI3_X0Y139
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="12">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y139
IOI3_TILE : LIOI3_X0Y139
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="13">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y137
IOI3_TILE : LIOI3_TBYTETERM_X0Y137
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="14">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y137
IOI3_TILE : LIOI3_TBYTETERM_X0Y137
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="15">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y135
IOI3_TILE : LIOI3_X0Y135
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="16">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y135
IOI3_TILE : LIOI3_X0Y135
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="17">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y133
IOI3_TILE : LIOI3_X0Y133
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="18">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y133
IOI3_TILE : LIOI3_X0Y133
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="19">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y131
IOI3_TILE : LIOI3_TBYTESRC_X0Y131
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="20">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y131
IOI3_TILE : LIOI3_TBYTESRC_X0Y131
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="21">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y129
IOI3_TILE : LIOI3_X0Y129
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="22">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y129
IOI3_TILE : LIOI3_X0Y129
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="23">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y127
IOI3_TILE : LIOI3_X0Y127
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="24">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y127
IOI3_TILE : LIOI3_X0Y127
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="25">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y125
IOI3_TILE : LIOI3_X0Y125
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="26">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y125
IOI3_TILE : LIOI3_X0Y125
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-HCLK_IOI3" x="2" y="27">
        <metadata>
          <meta name="fasm_prefix">HCLK_IOI3_X1Y130</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="28">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y123
IOI3_TILE : LIOI3_X0Y123
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="29">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y123
IOI3_TILE : LIOI3_X0Y123
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="30">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y121
IOI3_TILE : LIOI3_X0Y121
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="31">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y121
IOI3_TILE : LIOI3_X0Y121
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="32">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y119
IOI3_TILE : LIOI3_TBYTESRC_X0Y119
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="33">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y119
IOI3_TILE : LIOI3_TBYTESRC_X0Y119
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="34">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y117
IOI3_TILE : LIOI3_X0Y117
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="35">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y117
IOI3_TILE : LIOI3_X0Y117
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="36">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y115
IOI3_TILE : LIOI3_X0Y115
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="37">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y115
IOI3_TILE : LIOI3_X0Y115
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="38">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y113
IOI3_TILE : LIOI3_TBYTETERM_X0Y113
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="39">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y113
IOI3_TILE : LIOI3_TBYTETERM_X0Y113
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="40">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y111
IOI3_TILE : LIOI3_X0Y111
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="41">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y111
IOI3_TILE : LIOI3_X0Y111
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="42">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y109
IOI3_TILE : LIOI3_X0Y109
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="43">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y109
IOI3_TILE : LIOI3_X0Y109
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="44">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y107
IOI3_TILE : LIOI3_TBYTESRC_X0Y107
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="45">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y107
IOI3_TILE : LIOI3_TBYTESRC_X0Y107
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="46">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y105
IOI3_TILE : LIOI3_X0Y105
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="47">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y105
IOI3_TILE : LIOI3_X0Y105
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="48">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y103
IOI3_TILE : LIOI3_X0Y103
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="49">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y103
IOI3_TILE : LIOI3_X0Y103
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="50">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y101
IOI3_TILE : LIOI3_X0Y101
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="51">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y101
IOI3_TILE : LIOI3_X0Y101
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_SING" x="2" y="53">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_SING_X0Y100
IOI3_TILE : LIOI3_SING_X0Y100
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_SING" x="2" y="55">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_SING_X0Y99
IOI3_TILE : LIOI3_SING_X0Y99
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="56">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y97
IOI3_TILE : LIOI3_X0Y97
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="57">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y97
IOI3_TILE : LIOI3_X0Y97
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="58">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y95
IOI3_TILE : LIOI3_X0Y95
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="59">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y95
IOI3_TILE : LIOI3_X0Y95
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="60">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y93
IOI3_TILE : LIOI3_TBYTESRC_X0Y93
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="61">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y93
IOI3_TILE : LIOI3_TBYTESRC_X0Y93
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="62">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y91
IOI3_TILE : LIOI3_X0Y91
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="63">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y91
IOI3_TILE : LIOI3_X0Y91
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="64">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y89
IOI3_TILE : LIOI3_X0Y89
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="65">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y89
IOI3_TILE : LIOI3_X0Y89
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="66">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y87
IOI3_TILE : LIOI3_TBYTETERM_X0Y87
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="67">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y87
IOI3_TILE : LIOI3_TBYTETERM_X0Y87
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="68">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y85
IOI3_TILE : LIOI3_X0Y85
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="69">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y85
IOI3_TILE : LIOI3_X0Y85
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="70">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y83
IOI3_TILE : LIOI3_X0Y83
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="71">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y83
IOI3_TILE : LIOI3_X0Y83
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="72">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y81
IOI3_TILE : LIOI3_TBYTESRC_X0Y81
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="73">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y81
IOI3_TILE : LIOI3_TBYTESRC_X0Y81
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="74">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y79
IOI3_TILE : LIOI3_X0Y79
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="75">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y79
IOI3_TILE : LIOI3_X0Y79
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="76">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y77
IOI3_TILE : LIOI3_X0Y77
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="77">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y77
IOI3_TILE : LIOI3_X0Y77
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="78">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y75
IOI3_TILE : LIOI3_X0Y75
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="79">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y75
IOI3_TILE : LIOI3_X0Y75
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-HCLK_IOI3" x="2" y="80">
        <metadata>
          <meta name="fasm_prefix">HCLK_IOI3_X1Y78</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="81">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y73
IOI3_TILE : LIOI3_X0Y73
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="82">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y73
IOI3_TILE : LIOI3_X0Y73
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="83">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y71
IOI3_TILE : LIOI3_X0Y71
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="84">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y71
IOI3_TILE : LIOI3_X0Y71
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="85">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y69
IOI3_TILE : LIOI3_TBYTESRC_X0Y69
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="86">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y69
IOI3_TILE : LIOI3_TBYTESRC_X0Y69
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="87">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y67
IOI3_TILE : LIOI3_X0Y67
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="88">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y67
IOI3_TILE : LIOI3_X0Y67
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="89">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y65
IOI3_TILE : LIOI3_X0Y65
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="90">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y65
IOI3_TILE : LIOI3_X0Y65
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="91">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y63
IOI3_TILE : LIOI3_TBYTETERM_X0Y63
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="92">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y63
IOI3_TILE : LIOI3_TBYTETERM_X0Y63
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="93">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y61
IOI3_TILE : LIOI3_X0Y61
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="94">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y61
IOI3_TILE : LIOI3_X0Y61
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="95">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y59
IOI3_TILE : LIOI3_X0Y59
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="96">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y59
IOI3_TILE : LIOI3_X0Y59
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="97">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y57
IOI3_TILE : LIOI3_TBYTESRC_X0Y57
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="98">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y57
IOI3_TILE : LIOI3_TBYTESRC_X0Y57
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="99">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y55
IOI3_TILE : LIOI3_X0Y55
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="100">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y55
IOI3_TILE : LIOI3_X0Y55
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="101">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y53
IOI3_TILE : LIOI3_X0Y53
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="102">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y53
IOI3_TILE : LIOI3_X0Y53
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="103">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y51
IOI3_TILE : LIOI3_X0Y51
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="104">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y51
IOI3_TILE : LIOI3_X0Y51
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_SING" x="2" y="106">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_SING_X0Y50
IOI3_TILE : LIOI3_SING_X0Y50
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_SING" x="2" y="108">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_SING_X0Y49
IOI3_TILE : LIOI3_SING_X0Y49
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="109">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y47
IOI3_TILE : LIOI3_X0Y47
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="110">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y47
IOI3_TILE : LIOI3_X0Y47
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="111">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y45
IOI3_TILE : LIOI3_X0Y45
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="112">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y45
IOI3_TILE : LIOI3_X0Y45
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="113">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y43
IOI3_TILE : LIOI3_TBYTESRC_X0Y43
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="114">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y43
IOI3_TILE : LIOI3_TBYTESRC_X0Y43
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="115">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y41
IOI3_TILE : LIOI3_X0Y41
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="116">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y41
IOI3_TILE : LIOI3_X0Y41
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="117">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y39
IOI3_TILE : LIOI3_X0Y39
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="118">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y39
IOI3_TILE : LIOI3_X0Y39
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="119">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y37
IOI3_TILE : LIOI3_TBYTETERM_X0Y37
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="120">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y37
IOI3_TILE : LIOI3_TBYTETERM_X0Y37
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="121">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y35
IOI3_TILE : LIOI3_X0Y35
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="122">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y35
IOI3_TILE : LIOI3_X0Y35
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="123">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y33
IOI3_TILE : LIOI3_X0Y33
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="124">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y33
IOI3_TILE : LIOI3_X0Y33
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="125">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y31
IOI3_TILE : LIOI3_TBYTESRC_X0Y31
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="126">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y31
IOI3_TILE : LIOI3_TBYTESRC_X0Y31
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="127">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y29
IOI3_TILE : LIOI3_X0Y29
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="128">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y29
IOI3_TILE : LIOI3_X0Y29
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="129">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y27
IOI3_TILE : LIOI3_X0Y27
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="130">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y27
IOI3_TILE : LIOI3_X0Y27
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="131">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y25
IOI3_TILE : LIOI3_X0Y25
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="132">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y25
IOI3_TILE : LIOI3_X0Y25
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-HCLK_IOI3" x="2" y="133">
        <metadata>
          <meta name="fasm_prefix">HCLK_IOI3_X1Y26</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="134">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y23
IOI3_TILE : LIOI3_X0Y23
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="135">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y23
IOI3_TILE : LIOI3_X0Y23
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="136">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y21
IOI3_TILE : LIOI3_X0Y21
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="137">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y21
IOI3_TILE : LIOI3_X0Y21
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="138">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y19
IOI3_TILE : LIOI3_TBYTESRC_X0Y19
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="139">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y19
IOI3_TILE : LIOI3_TBYTESRC_X0Y19
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="140">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y17
IOI3_TILE : LIOI3_X0Y17
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="141">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y17
IOI3_TILE : LIOI3_X0Y17
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="142">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y15
IOI3_TILE : LIOI3_X0Y15
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="143">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y15
IOI3_TILE : LIOI3_X0Y15
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="144">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y13
IOI3_TILE : LIOI3_TBYTETERM_X0Y13
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="145">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y13
IOI3_TILE : LIOI3_TBYTETERM_X0Y13
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="146">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y11
IOI3_TILE : LIOI3_X0Y11
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="147">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y11
IOI3_TILE : LIOI3_X0Y11
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="148">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y9
IOI3_TILE : LIOI3_X0Y9
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="149">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y9
IOI3_TILE : LIOI3_X0Y9
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="150">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y7
IOI3_TILE : LIOI3_TBYTESRC_X0Y7
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="151">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y7
IOI3_TILE : LIOI3_TBYTESRC_X0Y7
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="152">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y5
IOI3_TILE : LIOI3_X0Y5
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="153">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y5
IOI3_TILE : LIOI3_X0Y5
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="154">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y3
IOI3_TILE : LIOI3_X0Y3
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="155">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y3
IOI3_TILE : LIOI3_X0Y3
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_M" x="2" y="156">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y1
IOI3_TILE : LIOI3_X0Y1
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_S" x="2" y="157">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_X0Y1
IOI3_TILE : LIOI3_X0Y1
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-LIOPAD_SING" x="2" y="159">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : LIOB33_SING_X0Y0
IOI3_TILE : LIOI3_SING_X0Y0
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CMT_TOP_R_UPPER_T" x="9" y="9">
        <metadata>
          <meta name="fasm_prefix">CMT_TOP_R_UPPER_T_X8Y148</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CMT_TOP_R_UPPER_T" x="9" y="62">
        <metadata>
          <meta name="fasm_prefix">CMT_TOP_R_UPPER_T_X8Y96</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CMT_TOP_R_UPPER_T" x="9" y="115">
        <metadata>
          <meta name="fasm_prefix">CMT_TOP_R_UPPER_T_X8Y44</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-IOPAD-3" x="11" y="28"/>
      <single priority="1" type="SYN-IOPAD-4" x="11" y="31"/>
      <single priority="1" type="SYN-IOPAD-5" x="11" y="36"/>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y99.SLICEL_X0 CLBLL_L_X2Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y98.SLICEL_X0 CLBLL_L_X2Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y97.SLICEL_X0 CLBLL_L_X2Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y96.SLICEL_X0 CLBLL_L_X2Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y95.SLICEL_X0 CLBLL_L_X2Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y94.SLICEL_X0 CLBLL_L_X2Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y93.SLICEL_X0 CLBLL_L_X2Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y92.SLICEL_X0 CLBLL_L_X2Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y91.SLICEL_X0 CLBLL_L_X2Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y90.SLICEL_X0 CLBLL_L_X2Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y89.SLICEL_X0 CLBLL_L_X2Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y88.SLICEL_X0 CLBLL_L_X2Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y87.SLICEL_X0 CLBLL_L_X2Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y86.SLICEL_X0 CLBLL_L_X2Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y85.SLICEL_X0 CLBLL_L_X2Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y84.SLICEL_X0 CLBLL_L_X2Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y83.SLICEL_X0 CLBLL_L_X2Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y82.SLICEL_X0 CLBLL_L_X2Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y81.SLICEL_X0 CLBLL_L_X2Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y80.SLICEL_X0 CLBLL_L_X2Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y79.SLICEL_X0 CLBLL_L_X2Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y78.SLICEL_X0 CLBLL_L_X2Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y77.SLICEL_X0 CLBLL_L_X2Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y76.SLICEL_X0 CLBLL_L_X2Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y75.SLICEL_X0 CLBLL_L_X2Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y74.SLICEL_X0 CLBLL_L_X2Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y73.SLICEL_X0 CLBLL_L_X2Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y72.SLICEL_X0 CLBLL_L_X2Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y71.SLICEL_X0 CLBLL_L_X2Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y70.SLICEL_X0 CLBLL_L_X2Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y69.SLICEL_X0 CLBLL_L_X2Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y68.SLICEL_X0 CLBLL_L_X2Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y67.SLICEL_X0 CLBLL_L_X2Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y66.SLICEL_X0 CLBLL_L_X2Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y65.SLICEL_X0 CLBLL_L_X2Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y64.SLICEL_X0 CLBLL_L_X2Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y63.SLICEL_X0 CLBLL_L_X2Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y62.SLICEL_X0 CLBLL_L_X2Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y61.SLICEL_X0 CLBLL_L_X2Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y60.SLICEL_X0 CLBLL_L_X2Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y59.SLICEL_X0 CLBLL_L_X2Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y58.SLICEL_X0 CLBLL_L_X2Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y57.SLICEL_X0 CLBLL_L_X2Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y56.SLICEL_X0 CLBLL_L_X2Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y55.SLICEL_X0 CLBLL_L_X2Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y54.SLICEL_X0 CLBLL_L_X2Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y53.SLICEL_X0 CLBLL_L_X2Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y52.SLICEL_X0 CLBLL_L_X2Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y51.SLICEL_X0 CLBLL_L_X2Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y50.SLICEL_X0 CLBLL_L_X2Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-IOPAD-9" x="11" y="108"/>
      <single priority="1" type="SYN-IOPAD-2" x="12" y="53"/>
      <single priority="1" type="SYN-IOPAD-10" x="12" y="108"/>
      <single priority="1" type="SYN-IOPAD-0" x="13" y="53"/>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y99.SLICEM_X0 CLBLM_R_X3Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y98.SLICEM_X0 CLBLM_R_X3Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y97.SLICEM_X0 CLBLM_R_X3Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y96.SLICEM_X0 CLBLM_R_X3Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y95.SLICEM_X0 CLBLM_R_X3Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y94.SLICEM_X0 CLBLM_R_X3Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y93.SLICEM_X0 CLBLM_R_X3Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y92.SLICEM_X0 CLBLM_R_X3Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y91.SLICEM_X0 CLBLM_R_X3Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y90.SLICEM_X0 CLBLM_R_X3Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y89.SLICEM_X0 CLBLM_R_X3Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y88.SLICEM_X0 CLBLM_R_X3Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y87.SLICEM_X0 CLBLM_R_X3Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y86.SLICEM_X0 CLBLM_R_X3Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y85.SLICEM_X0 CLBLM_R_X3Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y84.SLICEM_X0 CLBLM_R_X3Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y83.SLICEM_X0 CLBLM_R_X3Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y82.SLICEM_X0 CLBLM_R_X3Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y81.SLICEM_X0 CLBLM_R_X3Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y80.SLICEM_X0 CLBLM_R_X3Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y79.SLICEM_X0 CLBLM_R_X3Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y78.SLICEM_X0 CLBLM_R_X3Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y77.SLICEM_X0 CLBLM_R_X3Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y76.SLICEM_X0 CLBLM_R_X3Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y75.SLICEM_X0 CLBLM_R_X3Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y74.SLICEM_X0 CLBLM_R_X3Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y73.SLICEM_X0 CLBLM_R_X3Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y72.SLICEM_X0 CLBLM_R_X3Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y71.SLICEM_X0 CLBLM_R_X3Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y70.SLICEM_X0 CLBLM_R_X3Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y69.SLICEM_X0 CLBLM_R_X3Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y68.SLICEM_X0 CLBLM_R_X3Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y67.SLICEM_X0 CLBLM_R_X3Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y66.SLICEM_X0 CLBLM_R_X3Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y65.SLICEM_X0 CLBLM_R_X3Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y64.SLICEM_X0 CLBLM_R_X3Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y63.SLICEM_X0 CLBLM_R_X3Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y62.SLICEM_X0 CLBLM_R_X3Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y61.SLICEM_X0 CLBLM_R_X3Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y60.SLICEM_X0 CLBLM_R_X3Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y59.SLICEM_X0 CLBLM_R_X3Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y58.SLICEM_X0 CLBLM_R_X3Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y57.SLICEM_X0 CLBLM_R_X3Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y56.SLICEM_X0 CLBLM_R_X3Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y55.SLICEM_X0 CLBLM_R_X3Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y54.SLICEM_X0 CLBLM_R_X3Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y53.SLICEM_X0 CLBLM_R_X3Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y52.SLICEM_X0 CLBLM_R_X3Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y51.SLICEM_X0 CLBLM_R_X3Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y50.SLICEM_X0 CLBLM_R_X3Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y99.SLICEL_X0 CLBLL_L_X4Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y98.SLICEL_X0 CLBLL_L_X4Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y97.SLICEL_X0 CLBLL_L_X4Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y96.SLICEL_X0 CLBLL_L_X4Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y95.SLICEL_X0 CLBLL_L_X4Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y94.SLICEL_X0 CLBLL_L_X4Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y93.SLICEL_X0 CLBLL_L_X4Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y92.SLICEL_X0 CLBLL_L_X4Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y91.SLICEL_X0 CLBLL_L_X4Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y90.SLICEL_X0 CLBLL_L_X4Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y89.SLICEL_X0 CLBLL_L_X4Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y88.SLICEL_X0 CLBLL_L_X4Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y87.SLICEL_X0 CLBLL_L_X4Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y86.SLICEL_X0 CLBLL_L_X4Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y85.SLICEL_X0 CLBLL_L_X4Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y84.SLICEL_X0 CLBLL_L_X4Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y83.SLICEL_X0 CLBLL_L_X4Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y82.SLICEL_X0 CLBLL_L_X4Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y81.SLICEL_X0 CLBLL_L_X4Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y80.SLICEL_X0 CLBLL_L_X4Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y79.SLICEL_X0 CLBLL_L_X4Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y78.SLICEL_X0 CLBLL_L_X4Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y77.SLICEL_X0 CLBLL_L_X4Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y76.SLICEL_X0 CLBLL_L_X4Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y75.SLICEL_X0 CLBLL_L_X4Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y74.SLICEL_X0 CLBLL_L_X4Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y73.SLICEL_X0 CLBLL_L_X4Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y72.SLICEL_X0 CLBLL_L_X4Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y71.SLICEL_X0 CLBLL_L_X4Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y70.SLICEL_X0 CLBLL_L_X4Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y69.SLICEL_X0 CLBLL_L_X4Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y68.SLICEL_X0 CLBLL_L_X4Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y67.SLICEL_X0 CLBLL_L_X4Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y66.SLICEL_X0 CLBLL_L_X4Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y65.SLICEL_X0 CLBLL_L_X4Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y64.SLICEL_X0 CLBLL_L_X4Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y63.SLICEL_X0 CLBLL_L_X4Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y62.SLICEL_X0 CLBLL_L_X4Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y61.SLICEL_X0 CLBLL_L_X4Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y60.SLICEL_X0 CLBLL_L_X4Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y59.SLICEL_X0 CLBLL_L_X4Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y58.SLICEL_X0 CLBLL_L_X4Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y57.SLICEL_X0 CLBLL_L_X4Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y56.SLICEL_X0 CLBLL_L_X4Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y55.SLICEL_X0 CLBLL_L_X4Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y54.SLICEL_X0 CLBLL_L_X4Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y53.SLICEL_X0 CLBLL_L_X4Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y52.SLICEL_X0 CLBLL_L_X4Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y51.SLICEL_X0 CLBLL_L_X4Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y50.SLICEL_X0 CLBLL_L_X4Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-IOPAD-1" x="17" y="53"/>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y99.SLICEM_X0 CLBLM_R_X5Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y98.SLICEM_X0 CLBLM_R_X5Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y97.SLICEM_X0 CLBLM_R_X5Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y96.SLICEM_X0 CLBLM_R_X5Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y95.SLICEM_X0 CLBLM_R_X5Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y94.SLICEM_X0 CLBLM_R_X5Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y93.SLICEM_X0 CLBLM_R_X5Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y92.SLICEM_X0 CLBLM_R_X5Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y91.SLICEM_X0 CLBLM_R_X5Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y90.SLICEM_X0 CLBLM_R_X5Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y89.SLICEM_X0 CLBLM_R_X5Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y88.SLICEM_X0 CLBLM_R_X5Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y87.SLICEM_X0 CLBLM_R_X5Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y86.SLICEM_X0 CLBLM_R_X5Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y85.SLICEM_X0 CLBLM_R_X5Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y84.SLICEM_X0 CLBLM_R_X5Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y83.SLICEM_X0 CLBLM_R_X5Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y82.SLICEM_X0 CLBLM_R_X5Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y81.SLICEM_X0 CLBLM_R_X5Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y80.SLICEM_X0 CLBLM_R_X5Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y79.SLICEM_X0 CLBLM_R_X5Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y78.SLICEM_X0 CLBLM_R_X5Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y77.SLICEM_X0 CLBLM_R_X5Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y76.SLICEM_X0 CLBLM_R_X5Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y75.SLICEM_X0 CLBLM_R_X5Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y74.SLICEM_X0 CLBLM_R_X5Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y73.SLICEM_X0 CLBLM_R_X5Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y72.SLICEM_X0 CLBLM_R_X5Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y71.SLICEM_X0 CLBLM_R_X5Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y70.SLICEM_X0 CLBLM_R_X5Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y69.SLICEM_X0 CLBLM_R_X5Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y68.SLICEM_X0 CLBLM_R_X5Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y67.SLICEM_X0 CLBLM_R_X5Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y66.SLICEM_X0 CLBLM_R_X5Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y65.SLICEM_X0 CLBLM_R_X5Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y64.SLICEM_X0 CLBLM_R_X5Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y63.SLICEM_X0 CLBLM_R_X5Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y62.SLICEM_X0 CLBLM_R_X5Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y61.SLICEM_X0 CLBLM_R_X5Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y60.SLICEM_X0 CLBLM_R_X5Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y59.SLICEM_X0 CLBLM_R_X5Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y58.SLICEM_X0 CLBLM_R_X5Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y57.SLICEM_X0 CLBLM_R_X5Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y56.SLICEM_X0 CLBLM_R_X5Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y55.SLICEM_X0 CLBLM_R_X5Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y54.SLICEM_X0 CLBLM_R_X5Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y53.SLICEM_X0 CLBLM_R_X5Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y52.SLICEM_X0 CLBLM_R_X5Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y51.SLICEM_X0 CLBLM_R_X5Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y50.SLICEM_X0 CLBLM_R_X5Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="59">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y95</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="64">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y90</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="69">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y85</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="74">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y80</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="79">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y75</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="85">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y70</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="90">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y65</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="95">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y60</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="100">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y55</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="106">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y50</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y99.SLICEM_X0 CLBLM_R_X7Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y98.SLICEM_X0 CLBLM_R_X7Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y97.SLICEM_X0 CLBLM_R_X7Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y96.SLICEM_X0 CLBLM_R_X7Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y95.SLICEM_X0 CLBLM_R_X7Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y94.SLICEM_X0 CLBLM_R_X7Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y93.SLICEM_X0 CLBLM_R_X7Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y92.SLICEM_X0 CLBLM_R_X7Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y91.SLICEM_X0 CLBLM_R_X7Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y90.SLICEM_X0 CLBLM_R_X7Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y89.SLICEM_X0 CLBLM_R_X7Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y88.SLICEM_X0 CLBLM_R_X7Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y87.SLICEM_X0 CLBLM_R_X7Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y86.SLICEM_X0 CLBLM_R_X7Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y85.SLICEM_X0 CLBLM_R_X7Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y84.SLICEM_X0 CLBLM_R_X7Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y83.SLICEM_X0 CLBLM_R_X7Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y82.SLICEM_X0 CLBLM_R_X7Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y81.SLICEM_X0 CLBLM_R_X7Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y80.SLICEM_X0 CLBLM_R_X7Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y79.SLICEM_X0 CLBLM_R_X7Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y78.SLICEM_X0 CLBLM_R_X7Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y77.SLICEM_X0 CLBLM_R_X7Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y76.SLICEM_X0 CLBLM_R_X7Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y75.SLICEM_X0 CLBLM_R_X7Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y74.SLICEM_X0 CLBLM_R_X7Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y73.SLICEM_X0 CLBLM_R_X7Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y72.SLICEM_X0 CLBLM_R_X7Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y71.SLICEM_X0 CLBLM_R_X7Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y70.SLICEM_X0 CLBLM_R_X7Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y69.SLICEM_X0 CLBLM_R_X7Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y68.SLICEM_X0 CLBLM_R_X7Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y67.SLICEM_X0 CLBLM_R_X7Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y66.SLICEM_X0 CLBLM_R_X7Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y65.SLICEM_X0 CLBLM_R_X7Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y64.SLICEM_X0 CLBLM_R_X7Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y63.SLICEM_X0 CLBLM_R_X7Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y62.SLICEM_X0 CLBLM_R_X7Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y61.SLICEM_X0 CLBLM_R_X7Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y60.SLICEM_X0 CLBLM_R_X7Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y59.SLICEM_X0 CLBLM_R_X7Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y58.SLICEM_X0 CLBLM_R_X7Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y57.SLICEM_X0 CLBLM_R_X7Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y56.SLICEM_X0 CLBLM_R_X7Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y55.SLICEM_X0 CLBLM_R_X7Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y54.SLICEM_X0 CLBLM_R_X7Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y53.SLICEM_X0 CLBLM_R_X7Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y52.SLICEM_X0 CLBLM_R_X7Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y51.SLICEM_X0 CLBLM_R_X7Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y50.SLICEM_X0 CLBLM_R_X7Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y99.SLICEM_X0 CLBLM_L_X8Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y98.SLICEM_X0 CLBLM_L_X8Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y97.SLICEM_X0 CLBLM_L_X8Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y96.SLICEM_X0 CLBLM_L_X8Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y95.SLICEM_X0 CLBLM_L_X8Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y94.SLICEM_X0 CLBLM_L_X8Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y93.SLICEM_X0 CLBLM_L_X8Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y92.SLICEM_X0 CLBLM_L_X8Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y91.SLICEM_X0 CLBLM_L_X8Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y90.SLICEM_X0 CLBLM_L_X8Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y89.SLICEM_X0 CLBLM_L_X8Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y88.SLICEM_X0 CLBLM_L_X8Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y87.SLICEM_X0 CLBLM_L_X8Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y86.SLICEM_X0 CLBLM_L_X8Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y85.SLICEM_X0 CLBLM_L_X8Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y84.SLICEM_X0 CLBLM_L_X8Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y83.SLICEM_X0 CLBLM_L_X8Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y82.SLICEM_X0 CLBLM_L_X8Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y81.SLICEM_X0 CLBLM_L_X8Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y80.SLICEM_X0 CLBLM_L_X8Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y79.SLICEM_X0 CLBLM_L_X8Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y78.SLICEM_X0 CLBLM_L_X8Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y77.SLICEM_X0 CLBLM_L_X8Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y76.SLICEM_X0 CLBLM_L_X8Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y75.SLICEM_X0 CLBLM_L_X8Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y74.SLICEM_X0 CLBLM_L_X8Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y73.SLICEM_X0 CLBLM_L_X8Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y72.SLICEM_X0 CLBLM_L_X8Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y71.SLICEM_X0 CLBLM_L_X8Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y70.SLICEM_X0 CLBLM_L_X8Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y69.SLICEM_X0 CLBLM_L_X8Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y68.SLICEM_X0 CLBLM_L_X8Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y67.SLICEM_X0 CLBLM_L_X8Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y66.SLICEM_X0 CLBLM_L_X8Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y65.SLICEM_X0 CLBLM_L_X8Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y64.SLICEM_X0 CLBLM_L_X8Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y63.SLICEM_X0 CLBLM_L_X8Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y62.SLICEM_X0 CLBLM_L_X8Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y61.SLICEM_X0 CLBLM_L_X8Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y60.SLICEM_X0 CLBLM_L_X8Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y59.SLICEM_X0 CLBLM_L_X8Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y58.SLICEM_X0 CLBLM_L_X8Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y57.SLICEM_X0 CLBLM_L_X8Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y56.SLICEM_X0 CLBLM_L_X8Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y55.SLICEM_X0 CLBLM_L_X8Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y54.SLICEM_X0 CLBLM_L_X8Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y53.SLICEM_X0 CLBLM_L_X8Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y52.SLICEM_X0 CLBLM_L_X8Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y51.SLICEM_X0 CLBLM_L_X8Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y50.SLICEM_X0 CLBLM_L_X8Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y99.SLICEM_X0 CLBLM_L_X10Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y98.SLICEM_X0 CLBLM_L_X10Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y97.SLICEM_X0 CLBLM_L_X10Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y96.SLICEM_X0 CLBLM_L_X10Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y95.SLICEM_X0 CLBLM_L_X10Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y94.SLICEM_X0 CLBLM_L_X10Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y93.SLICEM_X0 CLBLM_L_X10Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y92.SLICEM_X0 CLBLM_L_X10Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y91.SLICEM_X0 CLBLM_L_X10Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y90.SLICEM_X0 CLBLM_L_X10Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y89.SLICEM_X0 CLBLM_L_X10Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y88.SLICEM_X0 CLBLM_L_X10Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y87.SLICEM_X0 CLBLM_L_X10Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y86.SLICEM_X0 CLBLM_L_X10Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y85.SLICEM_X0 CLBLM_L_X10Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y84.SLICEM_X0 CLBLM_L_X10Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y83.SLICEM_X0 CLBLM_L_X10Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y82.SLICEM_X0 CLBLM_L_X10Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y81.SLICEM_X0 CLBLM_L_X10Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y80.SLICEM_X0 CLBLM_L_X10Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y79.SLICEM_X0 CLBLM_L_X10Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y78.SLICEM_X0 CLBLM_L_X10Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y77.SLICEM_X0 CLBLM_L_X10Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y76.SLICEM_X0 CLBLM_L_X10Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y75.SLICEM_X0 CLBLM_L_X10Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y74.SLICEM_X0 CLBLM_L_X10Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y73.SLICEM_X0 CLBLM_L_X10Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y72.SLICEM_X0 CLBLM_L_X10Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y71.SLICEM_X0 CLBLM_L_X10Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y70.SLICEM_X0 CLBLM_L_X10Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y69.SLICEM_X0 CLBLM_L_X10Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y68.SLICEM_X0 CLBLM_L_X10Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y67.SLICEM_X0 CLBLM_L_X10Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y66.SLICEM_X0 CLBLM_L_X10Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y65.SLICEM_X0 CLBLM_L_X10Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y64.SLICEM_X0 CLBLM_L_X10Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y63.SLICEM_X0 CLBLM_L_X10Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y62.SLICEM_X0 CLBLM_L_X10Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y61.SLICEM_X0 CLBLM_L_X10Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y60.SLICEM_X0 CLBLM_L_X10Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y59.SLICEM_X0 CLBLM_L_X10Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y58.SLICEM_X0 CLBLM_L_X10Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y57.SLICEM_X0 CLBLM_L_X10Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y56.SLICEM_X0 CLBLM_L_X10Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y55.SLICEM_X0 CLBLM_L_X10Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y54.SLICEM_X0 CLBLM_L_X10Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y53.SLICEM_X0 CLBLM_L_X10Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y52.SLICEM_X0 CLBLM_L_X10Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y51.SLICEM_X0 CLBLM_L_X10Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y50.SLICEM_X0 CLBLM_L_X10Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y99.SLICEM_X0 CLBLM_R_X11Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y98.SLICEM_X0 CLBLM_R_X11Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y97.SLICEM_X0 CLBLM_R_X11Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y96.SLICEM_X0 CLBLM_R_X11Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y95.SLICEM_X0 CLBLM_R_X11Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y94.SLICEM_X0 CLBLM_R_X11Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y93.SLICEM_X0 CLBLM_R_X11Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y92.SLICEM_X0 CLBLM_R_X11Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y91.SLICEM_X0 CLBLM_R_X11Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y90.SLICEM_X0 CLBLM_R_X11Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y89.SLICEM_X0 CLBLM_R_X11Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y88.SLICEM_X0 CLBLM_R_X11Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y87.SLICEM_X0 CLBLM_R_X11Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y86.SLICEM_X0 CLBLM_R_X11Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y85.SLICEM_X0 CLBLM_R_X11Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y84.SLICEM_X0 CLBLM_R_X11Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y83.SLICEM_X0 CLBLM_R_X11Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y82.SLICEM_X0 CLBLM_R_X11Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y81.SLICEM_X0 CLBLM_R_X11Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y80.SLICEM_X0 CLBLM_R_X11Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y79.SLICEM_X0 CLBLM_R_X11Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y78.SLICEM_X0 CLBLM_R_X11Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y77.SLICEM_X0 CLBLM_R_X11Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y76.SLICEM_X0 CLBLM_R_X11Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y75.SLICEM_X0 CLBLM_R_X11Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y74.SLICEM_X0 CLBLM_R_X11Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y73.SLICEM_X0 CLBLM_R_X11Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y72.SLICEM_X0 CLBLM_R_X11Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y71.SLICEM_X0 CLBLM_R_X11Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y70.SLICEM_X0 CLBLM_R_X11Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y69.SLICEM_X0 CLBLM_R_X11Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y68.SLICEM_X0 CLBLM_R_X11Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y67.SLICEM_X0 CLBLM_R_X11Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y66.SLICEM_X0 CLBLM_R_X11Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y65.SLICEM_X0 CLBLM_R_X11Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y64.SLICEM_X0 CLBLM_R_X11Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y63.SLICEM_X0 CLBLM_R_X11Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y62.SLICEM_X0 CLBLM_R_X11Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y61.SLICEM_X0 CLBLM_R_X11Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y60.SLICEM_X0 CLBLM_R_X11Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y59.SLICEM_X0 CLBLM_R_X11Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y58.SLICEM_X0 CLBLM_R_X11Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y57.SLICEM_X0 CLBLM_R_X11Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y56.SLICEM_X0 CLBLM_R_X11Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y55.SLICEM_X0 CLBLM_R_X11Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y54.SLICEM_X0 CLBLM_R_X11Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y53.SLICEM_X0 CLBLM_R_X11Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y52.SLICEM_X0 CLBLM_R_X11Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y51.SLICEM_X0 CLBLM_R_X11Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y50.SLICEM_X0 CLBLM_R_X11Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y99.SLICEL_X0 CLBLL_R_X19Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y98.SLICEL_X0 CLBLL_R_X19Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y97.SLICEL_X0 CLBLL_R_X19Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y96.SLICEL_X0 CLBLL_R_X19Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y95.SLICEL_X0 CLBLL_R_X19Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y94.SLICEL_X0 CLBLL_R_X19Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y93.SLICEL_X0 CLBLL_R_X19Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y92.SLICEL_X0 CLBLL_R_X19Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y91.SLICEL_X0 CLBLL_R_X19Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y90.SLICEL_X0 CLBLL_R_X19Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y89.SLICEL_X0 CLBLL_R_X19Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y88.SLICEL_X0 CLBLL_R_X19Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y87.SLICEL_X0 CLBLL_R_X19Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y86.SLICEL_X0 CLBLL_R_X19Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y85.SLICEL_X0 CLBLL_R_X19Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y84.SLICEL_X0 CLBLL_R_X19Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y83.SLICEL_X0 CLBLL_R_X19Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y82.SLICEL_X0 CLBLL_R_X19Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y81.SLICEL_X0 CLBLL_R_X19Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y80.SLICEL_X0 CLBLL_R_X19Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y79.SLICEL_X0 CLBLL_R_X19Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y78.SLICEL_X0 CLBLL_R_X19Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y77.SLICEL_X0 CLBLL_R_X19Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y76.SLICEL_X0 CLBLL_R_X19Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y75.SLICEL_X0 CLBLL_R_X19Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y74.SLICEL_X0 CLBLL_R_X19Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y73.SLICEL_X0 CLBLL_R_X19Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y72.SLICEL_X0 CLBLL_R_X19Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y71.SLICEL_X0 CLBLL_R_X19Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y70.SLICEL_X0 CLBLL_R_X19Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y69.SLICEL_X0 CLBLL_R_X19Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y68.SLICEL_X0 CLBLL_R_X19Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y67.SLICEL_X0 CLBLL_R_X19Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y66.SLICEL_X0 CLBLL_R_X19Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y65.SLICEL_X0 CLBLL_R_X19Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y64.SLICEL_X0 CLBLL_R_X19Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y63.SLICEL_X0 CLBLL_R_X19Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y62.SLICEL_X0 CLBLL_R_X19Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y61.SLICEL_X0 CLBLL_R_X19Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y60.SLICEL_X0 CLBLL_R_X19Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y59.SLICEL_X0 CLBLL_R_X19Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y58.SLICEL_X0 CLBLL_R_X19Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y57.SLICEL_X0 CLBLL_R_X19Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y56.SLICEL_X0 CLBLL_R_X19Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y55.SLICEL_X0 CLBLL_R_X19Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y54.SLICEL_X0 CLBLL_R_X19Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y53.SLICEL_X0 CLBLL_R_X19Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y52.SLICEL_X0 CLBLL_R_X19Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y51.SLICEL_X0 CLBLL_R_X19Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y50.SLICEL_X0 CLBLL_R_X19Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y99.SLICEM_X0 CLBLM_L_X20Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y98.SLICEM_X0 CLBLM_L_X20Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y97.SLICEM_X0 CLBLM_L_X20Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y96.SLICEM_X0 CLBLM_L_X20Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y95.SLICEM_X0 CLBLM_L_X20Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y94.SLICEM_X0 CLBLM_L_X20Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y93.SLICEM_X0 CLBLM_L_X20Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y92.SLICEM_X0 CLBLM_L_X20Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y91.SLICEM_X0 CLBLM_L_X20Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y90.SLICEM_X0 CLBLM_L_X20Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y89.SLICEM_X0 CLBLM_L_X20Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y88.SLICEM_X0 CLBLM_L_X20Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y87.SLICEM_X0 CLBLM_L_X20Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y86.SLICEM_X0 CLBLM_L_X20Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y85.SLICEM_X0 CLBLM_L_X20Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y84.SLICEM_X0 CLBLM_L_X20Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y83.SLICEM_X0 CLBLM_L_X20Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y82.SLICEM_X0 CLBLM_L_X20Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y81.SLICEM_X0 CLBLM_L_X20Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y80.SLICEM_X0 CLBLM_L_X20Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y79.SLICEM_X0 CLBLM_L_X20Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y78.SLICEM_X0 CLBLM_L_X20Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y77.SLICEM_X0 CLBLM_L_X20Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y76.SLICEM_X0 CLBLM_L_X20Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y75.SLICEM_X0 CLBLM_L_X20Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y74.SLICEM_X0 CLBLM_L_X20Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y73.SLICEM_X0 CLBLM_L_X20Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y72.SLICEM_X0 CLBLM_L_X20Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y71.SLICEM_X0 CLBLM_L_X20Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y70.SLICEM_X0 CLBLM_L_X20Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y69.SLICEM_X0 CLBLM_L_X20Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y68.SLICEM_X0 CLBLM_L_X20Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y67.SLICEM_X0 CLBLM_L_X20Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y66.SLICEM_X0 CLBLM_L_X20Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y65.SLICEM_X0 CLBLM_L_X20Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y64.SLICEM_X0 CLBLM_L_X20Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y63.SLICEM_X0 CLBLM_L_X20Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y62.SLICEM_X0 CLBLM_L_X20Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y61.SLICEM_X0 CLBLM_L_X20Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y60.SLICEM_X0 CLBLM_L_X20Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y59.SLICEM_X0 CLBLM_L_X20Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y58.SLICEM_X0 CLBLM_L_X20Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y57.SLICEM_X0 CLBLM_L_X20Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y56.SLICEM_X0 CLBLM_L_X20Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y55.SLICEM_X0 CLBLM_L_X20Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y54.SLICEM_X0 CLBLM_L_X20Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y53.SLICEM_X0 CLBLM_L_X20Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y52.SLICEM_X0 CLBLM_L_X20Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y51.SLICEM_X0 CLBLM_L_X20Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y50.SLICEM_X0 CLBLM_L_X20Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-IOPAD-8" x="54" y="108"/>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y99.SLICEL_X0 CLBLL_R_X21Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y98.SLICEL_X0 CLBLL_R_X21Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y97.SLICEL_X0 CLBLL_R_X21Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y96.SLICEL_X0 CLBLL_R_X21Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y95.SLICEL_X0 CLBLL_R_X21Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y94.SLICEL_X0 CLBLL_R_X21Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y93.SLICEL_X0 CLBLL_R_X21Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y92.SLICEL_X0 CLBLL_R_X21Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y91.SLICEL_X0 CLBLL_R_X21Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y90.SLICEL_X0 CLBLL_R_X21Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y89.SLICEL_X0 CLBLL_R_X21Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y88.SLICEL_X0 CLBLL_R_X21Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y87.SLICEL_X0 CLBLL_R_X21Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y86.SLICEL_X0 CLBLL_R_X21Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y85.SLICEL_X0 CLBLL_R_X21Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y84.SLICEL_X0 CLBLL_R_X21Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y83.SLICEL_X0 CLBLL_R_X21Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y82.SLICEL_X0 CLBLL_R_X21Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y81.SLICEL_X0 CLBLL_R_X21Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y80.SLICEL_X0 CLBLL_R_X21Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y79.SLICEL_X0 CLBLL_R_X21Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y78.SLICEL_X0 CLBLL_R_X21Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y77.SLICEL_X0 CLBLL_R_X21Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y76.SLICEL_X0 CLBLL_R_X21Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y75.SLICEL_X0 CLBLL_R_X21Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y74.SLICEL_X0 CLBLL_R_X21Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y73.SLICEL_X0 CLBLL_R_X21Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y72.SLICEL_X0 CLBLL_R_X21Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y71.SLICEL_X0 CLBLL_R_X21Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y70.SLICEL_X0 CLBLL_R_X21Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y69.SLICEL_X0 CLBLL_R_X21Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y68.SLICEL_X0 CLBLL_R_X21Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y67.SLICEL_X0 CLBLL_R_X21Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y66.SLICEL_X0 CLBLL_R_X21Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y65.SLICEL_X0 CLBLL_R_X21Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y64.SLICEL_X0 CLBLL_R_X21Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y63.SLICEL_X0 CLBLL_R_X21Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y62.SLICEL_X0 CLBLL_R_X21Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y61.SLICEL_X0 CLBLL_R_X21Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y60.SLICEL_X0 CLBLL_R_X21Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y59.SLICEL_X0 CLBLL_R_X21Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y58.SLICEL_X0 CLBLL_R_X21Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y57.SLICEL_X0 CLBLL_R_X21Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y56.SLICEL_X0 CLBLL_R_X21Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y55.SLICEL_X0 CLBLL_R_X21Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y54.SLICEL_X0 CLBLL_R_X21Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y53.SLICEL_X0 CLBLL_R_X21Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y52.SLICEL_X0 CLBLL_R_X21Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y51.SLICEL_X0 CLBLL_R_X21Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y50.SLICEL_X0 CLBLL_R_X21Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y99.SLICEM_X0 CLBLM_L_X22Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y98.SLICEM_X0 CLBLM_L_X22Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y97.SLICEM_X0 CLBLM_L_X22Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y96.SLICEM_X0 CLBLM_L_X22Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y95.SLICEM_X0 CLBLM_L_X22Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y94.SLICEM_X0 CLBLM_L_X22Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y93.SLICEM_X0 CLBLM_L_X22Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y92.SLICEM_X0 CLBLM_L_X22Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y91.SLICEM_X0 CLBLM_L_X22Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y90.SLICEM_X0 CLBLM_L_X22Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y89.SLICEM_X0 CLBLM_L_X22Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y88.SLICEM_X0 CLBLM_L_X22Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y87.SLICEM_X0 CLBLM_L_X22Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y86.SLICEM_X0 CLBLM_L_X22Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y85.SLICEM_X0 CLBLM_L_X22Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y84.SLICEM_X0 CLBLM_L_X22Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y83.SLICEM_X0 CLBLM_L_X22Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y82.SLICEM_X0 CLBLM_L_X22Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y81.SLICEM_X0 CLBLM_L_X22Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y80.SLICEM_X0 CLBLM_L_X22Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y79.SLICEM_X0 CLBLM_L_X22Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y78.SLICEM_X0 CLBLM_L_X22Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y77.SLICEM_X0 CLBLM_L_X22Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y76.SLICEM_X0 CLBLM_L_X22Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y75.SLICEM_X0 CLBLM_L_X22Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y74.SLICEM_X0 CLBLM_L_X22Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y73.SLICEM_X0 CLBLM_L_X22Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y72.SLICEM_X0 CLBLM_L_X22Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y71.SLICEM_X0 CLBLM_L_X22Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y70.SLICEM_X0 CLBLM_L_X22Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y69.SLICEM_X0 CLBLM_L_X22Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y68.SLICEM_X0 CLBLM_L_X22Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y67.SLICEM_X0 CLBLM_L_X22Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y66.SLICEM_X0 CLBLM_L_X22Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y65.SLICEM_X0 CLBLM_L_X22Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y64.SLICEM_X0 CLBLM_L_X22Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y63.SLICEM_X0 CLBLM_L_X22Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y62.SLICEM_X0 CLBLM_L_X22Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y61.SLICEM_X0 CLBLM_L_X22Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y60.SLICEM_X0 CLBLM_L_X22Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y59.SLICEM_X0 CLBLM_L_X22Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y58.SLICEM_X0 CLBLM_L_X22Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y57.SLICEM_X0 CLBLM_L_X22Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y56.SLICEM_X0 CLBLM_L_X22Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y55.SLICEM_X0 CLBLM_L_X22Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y54.SLICEM_X0 CLBLM_L_X22Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y53.SLICEM_X0 CLBLM_L_X22Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y52.SLICEM_X0 CLBLM_L_X22Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y51.SLICEM_X0 CLBLM_L_X22Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y50.SLICEM_X0 CLBLM_L_X22Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-IOPAD-12" x="57" y="133"/>
      <single priority="1" type="SYN-IOPAD-7" x="58" y="27"/>
      <single priority="1" type="SYN-IOPAD-6" x="58" y="33"/>
      <single priority="1" type="SYN-IOPAD-11" x="58" y="111"/>
      <single priority="1" type="BLK-TL-CLK_BUFG_TOP_R" x="61" y="106">
        <metadata>
          <meta name="fasm_prefix">CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y0 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y1 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y2 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y3 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y4 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y5 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y6 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y7 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y8 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y9 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y10 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y11 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y12 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y13 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y14 CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y15</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLK_BUFG_BOT_R" x="61" y="111">
        <metadata>
          <meta name="fasm_prefix">CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y0 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y1 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y2 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y3 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y4 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y5 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y6 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y7 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y8 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y9 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y10 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y11 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y12 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y13 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y14 CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y15</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y149.SLICEL_X0 CLBLL_L_X24Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y148.SLICEL_X0 CLBLL_L_X24Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y147.SLICEL_X0 CLBLL_L_X24Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y146.SLICEL_X0 CLBLL_L_X24Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y145.SLICEL_X0 CLBLL_L_X24Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y144.SLICEL_X0 CLBLL_L_X24Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y143.SLICEL_X0 CLBLL_L_X24Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y142.SLICEL_X0 CLBLL_L_X24Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y141.SLICEL_X0 CLBLL_L_X24Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y140.SLICEL_X0 CLBLL_L_X24Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y139.SLICEL_X0 CLBLL_L_X24Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y138.SLICEL_X0 CLBLL_L_X24Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y137.SLICEL_X0 CLBLL_L_X24Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y136.SLICEL_X0 CLBLL_L_X24Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y135.SLICEL_X0 CLBLL_L_X24Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y134.SLICEL_X0 CLBLL_L_X24Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y133.SLICEL_X0 CLBLL_L_X24Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y132.SLICEL_X0 CLBLL_L_X24Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y131.SLICEL_X0 CLBLL_L_X24Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y130.SLICEL_X0 CLBLL_L_X24Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y129.SLICEL_X0 CLBLL_L_X24Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y128.SLICEL_X0 CLBLL_L_X24Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y127.SLICEL_X0 CLBLL_L_X24Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y126.SLICEL_X0 CLBLL_L_X24Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y125.SLICEL_X0 CLBLL_L_X24Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y124.SLICEL_X0 CLBLL_L_X24Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y123.SLICEL_X0 CLBLL_L_X24Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y122.SLICEL_X0 CLBLL_L_X24Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y121.SLICEL_X0 CLBLL_L_X24Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y120.SLICEL_X0 CLBLL_L_X24Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y119.SLICEL_X0 CLBLL_L_X24Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y118.SLICEL_X0 CLBLL_L_X24Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y117.SLICEL_X0 CLBLL_L_X24Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y116.SLICEL_X0 CLBLL_L_X24Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y115.SLICEL_X0 CLBLL_L_X24Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y114.SLICEL_X0 CLBLL_L_X24Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y113.SLICEL_X0 CLBLL_L_X24Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y112.SLICEL_X0 CLBLL_L_X24Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y111.SLICEL_X0 CLBLL_L_X24Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y110.SLICEL_X0 CLBLL_L_X24Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y109.SLICEL_X0 CLBLL_L_X24Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y108.SLICEL_X0 CLBLL_L_X24Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y107.SLICEL_X0 CLBLL_L_X24Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y106.SLICEL_X0 CLBLL_L_X24Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y105.SLICEL_X0 CLBLL_L_X24Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y104.SLICEL_X0 CLBLL_L_X24Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y103.SLICEL_X0 CLBLL_L_X24Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y102.SLICEL_X0 CLBLL_L_X24Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y101.SLICEL_X0 CLBLL_L_X24Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y100.SLICEL_X0 CLBLL_L_X24Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y99.SLICEL_X0 CLBLL_L_X24Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y98.SLICEL_X0 CLBLL_L_X24Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y97.SLICEL_X0 CLBLL_L_X24Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y96.SLICEL_X0 CLBLL_L_X24Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y95.SLICEL_X0 CLBLL_L_X24Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y94.SLICEL_X0 CLBLL_L_X24Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y93.SLICEL_X0 CLBLL_L_X24Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y92.SLICEL_X0 CLBLL_L_X24Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y91.SLICEL_X0 CLBLL_L_X24Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y90.SLICEL_X0 CLBLL_L_X24Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y89.SLICEL_X0 CLBLL_L_X24Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y88.SLICEL_X0 CLBLL_L_X24Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y87.SLICEL_X0 CLBLL_L_X24Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y86.SLICEL_X0 CLBLL_L_X24Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y85.SLICEL_X0 CLBLL_L_X24Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y84.SLICEL_X0 CLBLL_L_X24Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y83.SLICEL_X0 CLBLL_L_X24Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y82.SLICEL_X0 CLBLL_L_X24Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y81.SLICEL_X0 CLBLL_L_X24Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y80.SLICEL_X0 CLBLL_L_X24Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y79.SLICEL_X0 CLBLL_L_X24Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y78.SLICEL_X0 CLBLL_L_X24Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y77.SLICEL_X0 CLBLL_L_X24Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y76.SLICEL_X0 CLBLL_L_X24Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y75.SLICEL_X0 CLBLL_L_X24Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y74.SLICEL_X0 CLBLL_L_X24Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y73.SLICEL_X0 CLBLL_L_X24Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y72.SLICEL_X0 CLBLL_L_X24Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y71.SLICEL_X0 CLBLL_L_X24Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y70.SLICEL_X0 CLBLL_L_X24Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y69.SLICEL_X0 CLBLL_L_X24Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y68.SLICEL_X0 CLBLL_L_X24Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y67.SLICEL_X0 CLBLL_L_X24Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y66.SLICEL_X0 CLBLL_L_X24Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y65.SLICEL_X0 CLBLL_L_X24Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y64.SLICEL_X0 CLBLL_L_X24Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y63.SLICEL_X0 CLBLL_L_X24Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y62.SLICEL_X0 CLBLL_L_X24Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y61.SLICEL_X0 CLBLL_L_X24Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y60.SLICEL_X0 CLBLL_L_X24Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y59.SLICEL_X0 CLBLL_L_X24Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y58.SLICEL_X0 CLBLL_L_X24Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y57.SLICEL_X0 CLBLL_L_X24Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y56.SLICEL_X0 CLBLL_L_X24Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y55.SLICEL_X0 CLBLL_L_X24Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y54.SLICEL_X0 CLBLL_L_X24Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y53.SLICEL_X0 CLBLL_L_X24Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y52.SLICEL_X0 CLBLL_L_X24Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y51.SLICEL_X0 CLBLL_L_X24Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y50.SLICEL_X0 CLBLL_L_X24Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y49.SLICEL_X0 CLBLL_L_X24Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y48.SLICEL_X0 CLBLL_L_X24Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y47.SLICEL_X0 CLBLL_L_X24Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y46.SLICEL_X0 CLBLL_L_X24Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y45.SLICEL_X0 CLBLL_L_X24Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y44.SLICEL_X0 CLBLL_L_X24Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y43.SLICEL_X0 CLBLL_L_X24Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y42.SLICEL_X0 CLBLL_L_X24Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y41.SLICEL_X0 CLBLL_L_X24Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y40.SLICEL_X0 CLBLL_L_X24Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y39.SLICEL_X0 CLBLL_L_X24Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y38.SLICEL_X0 CLBLL_L_X24Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y37.SLICEL_X0 CLBLL_L_X24Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y36.SLICEL_X0 CLBLL_L_X24Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y35.SLICEL_X0 CLBLL_L_X24Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y34.SLICEL_X0 CLBLL_L_X24Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y33.SLICEL_X0 CLBLL_L_X24Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y32.SLICEL_X0 CLBLL_L_X24Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y31.SLICEL_X0 CLBLL_L_X24Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y30.SLICEL_X0 CLBLL_L_X24Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y29.SLICEL_X0 CLBLL_L_X24Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y28.SLICEL_X0 CLBLL_L_X24Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y27.SLICEL_X0 CLBLL_L_X24Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y26.SLICEL_X0 CLBLL_L_X24Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y25.SLICEL_X0 CLBLL_L_X24Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y24.SLICEL_X0 CLBLL_L_X24Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y23.SLICEL_X0 CLBLL_L_X24Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y22.SLICEL_X0 CLBLL_L_X24Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y21.SLICEL_X0 CLBLL_L_X24Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y20.SLICEL_X0 CLBLL_L_X24Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y19.SLICEL_X0 CLBLL_L_X24Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y18.SLICEL_X0 CLBLL_L_X24Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y17.SLICEL_X0 CLBLL_L_X24Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y16.SLICEL_X0 CLBLL_L_X24Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y15.SLICEL_X0 CLBLL_L_X24Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y14.SLICEL_X0 CLBLL_L_X24Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y13.SLICEL_X0 CLBLL_L_X24Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y12.SLICEL_X0 CLBLL_L_X24Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y11.SLICEL_X0 CLBLL_L_X24Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y10.SLICEL_X0 CLBLL_L_X24Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y9.SLICEL_X0 CLBLL_L_X24Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y8.SLICEL_X0 CLBLL_L_X24Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y7.SLICEL_X0 CLBLL_L_X24Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y6.SLICEL_X0 CLBLL_L_X24Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y5.SLICEL_X0 CLBLL_L_X24Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y4.SLICEL_X0 CLBLL_L_X24Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y3.SLICEL_X0 CLBLL_L_X24Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y2.SLICEL_X0 CLBLL_L_X24Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y1.SLICEL_X0 CLBLL_L_X24Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="63" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X24Y0.SLICEL_X0 CLBLL_L_X24Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y149.SLICEM_X0 CLBLM_R_X25Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y148.SLICEM_X0 CLBLM_R_X25Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y147.SLICEM_X0 CLBLM_R_X25Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y146.SLICEM_X0 CLBLM_R_X25Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y145.SLICEM_X0 CLBLM_R_X25Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y144.SLICEM_X0 CLBLM_R_X25Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y143.SLICEM_X0 CLBLM_R_X25Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y142.SLICEM_X0 CLBLM_R_X25Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y141.SLICEM_X0 CLBLM_R_X25Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y140.SLICEM_X0 CLBLM_R_X25Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y139.SLICEM_X0 CLBLM_R_X25Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y138.SLICEM_X0 CLBLM_R_X25Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y137.SLICEM_X0 CLBLM_R_X25Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y136.SLICEM_X0 CLBLM_R_X25Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y135.SLICEM_X0 CLBLM_R_X25Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y134.SLICEM_X0 CLBLM_R_X25Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y133.SLICEM_X0 CLBLM_R_X25Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y132.SLICEM_X0 CLBLM_R_X25Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y131.SLICEM_X0 CLBLM_R_X25Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y130.SLICEM_X0 CLBLM_R_X25Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y129.SLICEM_X0 CLBLM_R_X25Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y128.SLICEM_X0 CLBLM_R_X25Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y127.SLICEM_X0 CLBLM_R_X25Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y126.SLICEM_X0 CLBLM_R_X25Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y125.SLICEM_X0 CLBLM_R_X25Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y124.SLICEM_X0 CLBLM_R_X25Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y123.SLICEM_X0 CLBLM_R_X25Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y122.SLICEM_X0 CLBLM_R_X25Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y121.SLICEM_X0 CLBLM_R_X25Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y120.SLICEM_X0 CLBLM_R_X25Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y119.SLICEM_X0 CLBLM_R_X25Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y118.SLICEM_X0 CLBLM_R_X25Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y117.SLICEM_X0 CLBLM_R_X25Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y116.SLICEM_X0 CLBLM_R_X25Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y115.SLICEM_X0 CLBLM_R_X25Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y114.SLICEM_X0 CLBLM_R_X25Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y113.SLICEM_X0 CLBLM_R_X25Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y112.SLICEM_X0 CLBLM_R_X25Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y111.SLICEM_X0 CLBLM_R_X25Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y110.SLICEM_X0 CLBLM_R_X25Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y109.SLICEM_X0 CLBLM_R_X25Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y108.SLICEM_X0 CLBLM_R_X25Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y107.SLICEM_X0 CLBLM_R_X25Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y106.SLICEM_X0 CLBLM_R_X25Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y105.SLICEM_X0 CLBLM_R_X25Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y104.SLICEM_X0 CLBLM_R_X25Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y103.SLICEM_X0 CLBLM_R_X25Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y102.SLICEM_X0 CLBLM_R_X25Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y101.SLICEM_X0 CLBLM_R_X25Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y100.SLICEM_X0 CLBLM_R_X25Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y99.SLICEM_X0 CLBLM_R_X25Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y98.SLICEM_X0 CLBLM_R_X25Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y97.SLICEM_X0 CLBLM_R_X25Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y96.SLICEM_X0 CLBLM_R_X25Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y95.SLICEM_X0 CLBLM_R_X25Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y94.SLICEM_X0 CLBLM_R_X25Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y93.SLICEM_X0 CLBLM_R_X25Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y92.SLICEM_X0 CLBLM_R_X25Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y91.SLICEM_X0 CLBLM_R_X25Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y90.SLICEM_X0 CLBLM_R_X25Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y89.SLICEM_X0 CLBLM_R_X25Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y88.SLICEM_X0 CLBLM_R_X25Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y87.SLICEM_X0 CLBLM_R_X25Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y86.SLICEM_X0 CLBLM_R_X25Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y85.SLICEM_X0 CLBLM_R_X25Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y84.SLICEM_X0 CLBLM_R_X25Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y83.SLICEM_X0 CLBLM_R_X25Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y82.SLICEM_X0 CLBLM_R_X25Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y81.SLICEM_X0 CLBLM_R_X25Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y80.SLICEM_X0 CLBLM_R_X25Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y79.SLICEM_X0 CLBLM_R_X25Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y78.SLICEM_X0 CLBLM_R_X25Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y77.SLICEM_X0 CLBLM_R_X25Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y76.SLICEM_X0 CLBLM_R_X25Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y75.SLICEM_X0 CLBLM_R_X25Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y74.SLICEM_X0 CLBLM_R_X25Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y73.SLICEM_X0 CLBLM_R_X25Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y72.SLICEM_X0 CLBLM_R_X25Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y71.SLICEM_X0 CLBLM_R_X25Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y70.SLICEM_X0 CLBLM_R_X25Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y69.SLICEM_X0 CLBLM_R_X25Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y68.SLICEM_X0 CLBLM_R_X25Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y67.SLICEM_X0 CLBLM_R_X25Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y66.SLICEM_X0 CLBLM_R_X25Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y65.SLICEM_X0 CLBLM_R_X25Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y64.SLICEM_X0 CLBLM_R_X25Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y63.SLICEM_X0 CLBLM_R_X25Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y62.SLICEM_X0 CLBLM_R_X25Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y61.SLICEM_X0 CLBLM_R_X25Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y60.SLICEM_X0 CLBLM_R_X25Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y59.SLICEM_X0 CLBLM_R_X25Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y58.SLICEM_X0 CLBLM_R_X25Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y57.SLICEM_X0 CLBLM_R_X25Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y56.SLICEM_X0 CLBLM_R_X25Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y55.SLICEM_X0 CLBLM_R_X25Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y54.SLICEM_X0 CLBLM_R_X25Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y53.SLICEM_X0 CLBLM_R_X25Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y52.SLICEM_X0 CLBLM_R_X25Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y51.SLICEM_X0 CLBLM_R_X25Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y50.SLICEM_X0 CLBLM_R_X25Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y49.SLICEM_X0 CLBLM_R_X25Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y48.SLICEM_X0 CLBLM_R_X25Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y47.SLICEM_X0 CLBLM_R_X25Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y46.SLICEM_X0 CLBLM_R_X25Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y45.SLICEM_X0 CLBLM_R_X25Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y44.SLICEM_X0 CLBLM_R_X25Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y43.SLICEM_X0 CLBLM_R_X25Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y42.SLICEM_X0 CLBLM_R_X25Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y41.SLICEM_X0 CLBLM_R_X25Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y40.SLICEM_X0 CLBLM_R_X25Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y39.SLICEM_X0 CLBLM_R_X25Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y38.SLICEM_X0 CLBLM_R_X25Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y37.SLICEM_X0 CLBLM_R_X25Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y36.SLICEM_X0 CLBLM_R_X25Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y35.SLICEM_X0 CLBLM_R_X25Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y34.SLICEM_X0 CLBLM_R_X25Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y33.SLICEM_X0 CLBLM_R_X25Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y32.SLICEM_X0 CLBLM_R_X25Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y31.SLICEM_X0 CLBLM_R_X25Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y30.SLICEM_X0 CLBLM_R_X25Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y29.SLICEM_X0 CLBLM_R_X25Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y28.SLICEM_X0 CLBLM_R_X25Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y27.SLICEM_X0 CLBLM_R_X25Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y26.SLICEM_X0 CLBLM_R_X25Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y25.SLICEM_X0 CLBLM_R_X25Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y24.SLICEM_X0 CLBLM_R_X25Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y23.SLICEM_X0 CLBLM_R_X25Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y22.SLICEM_X0 CLBLM_R_X25Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y21.SLICEM_X0 CLBLM_R_X25Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y20.SLICEM_X0 CLBLM_R_X25Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y19.SLICEM_X0 CLBLM_R_X25Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y18.SLICEM_X0 CLBLM_R_X25Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y17.SLICEM_X0 CLBLM_R_X25Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y16.SLICEM_X0 CLBLM_R_X25Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y15.SLICEM_X0 CLBLM_R_X25Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y14.SLICEM_X0 CLBLM_R_X25Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y13.SLICEM_X0 CLBLM_R_X25Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y12.SLICEM_X0 CLBLM_R_X25Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y11.SLICEM_X0 CLBLM_R_X25Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y10.SLICEM_X0 CLBLM_R_X25Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y9.SLICEM_X0 CLBLM_R_X25Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y8.SLICEM_X0 CLBLM_R_X25Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y7.SLICEM_X0 CLBLM_R_X25Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y6.SLICEM_X0 CLBLM_R_X25Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y5.SLICEM_X0 CLBLM_R_X25Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y4.SLICEM_X0 CLBLM_R_X25Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y3.SLICEM_X0 CLBLM_R_X25Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y2.SLICEM_X0 CLBLM_R_X25Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y1.SLICEM_X0 CLBLM_R_X25Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="66" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X25Y0.SLICEM_X0 CLBLM_R_X25Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y149.SLICEL_X0 CLBLL_L_X26Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y148.SLICEL_X0 CLBLL_L_X26Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y147.SLICEL_X0 CLBLL_L_X26Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y146.SLICEL_X0 CLBLL_L_X26Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y145.SLICEL_X0 CLBLL_L_X26Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y144.SLICEL_X0 CLBLL_L_X26Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y143.SLICEL_X0 CLBLL_L_X26Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y142.SLICEL_X0 CLBLL_L_X26Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y141.SLICEL_X0 CLBLL_L_X26Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y140.SLICEL_X0 CLBLL_L_X26Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y139.SLICEL_X0 CLBLL_L_X26Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y138.SLICEL_X0 CLBLL_L_X26Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y137.SLICEL_X0 CLBLL_L_X26Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y136.SLICEL_X0 CLBLL_L_X26Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y135.SLICEL_X0 CLBLL_L_X26Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y134.SLICEL_X0 CLBLL_L_X26Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y133.SLICEL_X0 CLBLL_L_X26Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y132.SLICEL_X0 CLBLL_L_X26Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y131.SLICEL_X0 CLBLL_L_X26Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y130.SLICEL_X0 CLBLL_L_X26Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y129.SLICEL_X0 CLBLL_L_X26Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y128.SLICEL_X0 CLBLL_L_X26Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y127.SLICEL_X0 CLBLL_L_X26Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y126.SLICEL_X0 CLBLL_L_X26Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y125.SLICEL_X0 CLBLL_L_X26Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y124.SLICEL_X0 CLBLL_L_X26Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y123.SLICEL_X0 CLBLL_L_X26Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y122.SLICEL_X0 CLBLL_L_X26Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y121.SLICEL_X0 CLBLL_L_X26Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y120.SLICEL_X0 CLBLL_L_X26Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y119.SLICEL_X0 CLBLL_L_X26Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y118.SLICEL_X0 CLBLL_L_X26Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y117.SLICEL_X0 CLBLL_L_X26Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y116.SLICEL_X0 CLBLL_L_X26Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y115.SLICEL_X0 CLBLL_L_X26Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y114.SLICEL_X0 CLBLL_L_X26Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y113.SLICEL_X0 CLBLL_L_X26Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y112.SLICEL_X0 CLBLL_L_X26Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y111.SLICEL_X0 CLBLL_L_X26Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y110.SLICEL_X0 CLBLL_L_X26Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y109.SLICEL_X0 CLBLL_L_X26Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y108.SLICEL_X0 CLBLL_L_X26Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y107.SLICEL_X0 CLBLL_L_X26Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y106.SLICEL_X0 CLBLL_L_X26Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y105.SLICEL_X0 CLBLL_L_X26Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y104.SLICEL_X0 CLBLL_L_X26Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y103.SLICEL_X0 CLBLL_L_X26Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y102.SLICEL_X0 CLBLL_L_X26Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y101.SLICEL_X0 CLBLL_L_X26Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y100.SLICEL_X0 CLBLL_L_X26Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y99.SLICEL_X0 CLBLL_L_X26Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y98.SLICEL_X0 CLBLL_L_X26Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y97.SLICEL_X0 CLBLL_L_X26Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y96.SLICEL_X0 CLBLL_L_X26Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y95.SLICEL_X0 CLBLL_L_X26Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y94.SLICEL_X0 CLBLL_L_X26Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y93.SLICEL_X0 CLBLL_L_X26Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y92.SLICEL_X0 CLBLL_L_X26Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y91.SLICEL_X0 CLBLL_L_X26Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y90.SLICEL_X0 CLBLL_L_X26Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y89.SLICEL_X0 CLBLL_L_X26Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y88.SLICEL_X0 CLBLL_L_X26Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y87.SLICEL_X0 CLBLL_L_X26Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y86.SLICEL_X0 CLBLL_L_X26Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y85.SLICEL_X0 CLBLL_L_X26Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y84.SLICEL_X0 CLBLL_L_X26Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y83.SLICEL_X0 CLBLL_L_X26Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y82.SLICEL_X0 CLBLL_L_X26Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y81.SLICEL_X0 CLBLL_L_X26Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y80.SLICEL_X0 CLBLL_L_X26Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y79.SLICEL_X0 CLBLL_L_X26Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y78.SLICEL_X0 CLBLL_L_X26Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y77.SLICEL_X0 CLBLL_L_X26Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y76.SLICEL_X0 CLBLL_L_X26Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y75.SLICEL_X0 CLBLL_L_X26Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y74.SLICEL_X0 CLBLL_L_X26Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y73.SLICEL_X0 CLBLL_L_X26Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y72.SLICEL_X0 CLBLL_L_X26Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y71.SLICEL_X0 CLBLL_L_X26Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y70.SLICEL_X0 CLBLL_L_X26Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y69.SLICEL_X0 CLBLL_L_X26Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y68.SLICEL_X0 CLBLL_L_X26Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y67.SLICEL_X0 CLBLL_L_X26Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y66.SLICEL_X0 CLBLL_L_X26Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y65.SLICEL_X0 CLBLL_L_X26Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y64.SLICEL_X0 CLBLL_L_X26Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y63.SLICEL_X0 CLBLL_L_X26Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y62.SLICEL_X0 CLBLL_L_X26Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y61.SLICEL_X0 CLBLL_L_X26Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y60.SLICEL_X0 CLBLL_L_X26Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y59.SLICEL_X0 CLBLL_L_X26Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y58.SLICEL_X0 CLBLL_L_X26Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y57.SLICEL_X0 CLBLL_L_X26Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y56.SLICEL_X0 CLBLL_L_X26Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y55.SLICEL_X0 CLBLL_L_X26Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y54.SLICEL_X0 CLBLL_L_X26Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y53.SLICEL_X0 CLBLL_L_X26Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y52.SLICEL_X0 CLBLL_L_X26Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y51.SLICEL_X0 CLBLL_L_X26Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y50.SLICEL_X0 CLBLL_L_X26Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y49.SLICEL_X0 CLBLL_L_X26Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y48.SLICEL_X0 CLBLL_L_X26Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y47.SLICEL_X0 CLBLL_L_X26Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y46.SLICEL_X0 CLBLL_L_X26Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y45.SLICEL_X0 CLBLL_L_X26Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y44.SLICEL_X0 CLBLL_L_X26Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y43.SLICEL_X0 CLBLL_L_X26Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y42.SLICEL_X0 CLBLL_L_X26Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y41.SLICEL_X0 CLBLL_L_X26Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y40.SLICEL_X0 CLBLL_L_X26Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y39.SLICEL_X0 CLBLL_L_X26Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y38.SLICEL_X0 CLBLL_L_X26Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y37.SLICEL_X0 CLBLL_L_X26Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y36.SLICEL_X0 CLBLL_L_X26Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y35.SLICEL_X0 CLBLL_L_X26Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y34.SLICEL_X0 CLBLL_L_X26Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y33.SLICEL_X0 CLBLL_L_X26Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y32.SLICEL_X0 CLBLL_L_X26Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y31.SLICEL_X0 CLBLL_L_X26Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y30.SLICEL_X0 CLBLL_L_X26Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y29.SLICEL_X0 CLBLL_L_X26Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y28.SLICEL_X0 CLBLL_L_X26Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y27.SLICEL_X0 CLBLL_L_X26Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y26.SLICEL_X0 CLBLL_L_X26Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y25.SLICEL_X0 CLBLL_L_X26Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y24.SLICEL_X0 CLBLL_L_X26Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y23.SLICEL_X0 CLBLL_L_X26Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y22.SLICEL_X0 CLBLL_L_X26Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y21.SLICEL_X0 CLBLL_L_X26Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y20.SLICEL_X0 CLBLL_L_X26Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y19.SLICEL_X0 CLBLL_L_X26Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y18.SLICEL_X0 CLBLL_L_X26Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y17.SLICEL_X0 CLBLL_L_X26Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y16.SLICEL_X0 CLBLL_L_X26Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y15.SLICEL_X0 CLBLL_L_X26Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y14.SLICEL_X0 CLBLL_L_X26Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y13.SLICEL_X0 CLBLL_L_X26Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y12.SLICEL_X0 CLBLL_L_X26Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y11.SLICEL_X0 CLBLL_L_X26Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y10.SLICEL_X0 CLBLL_L_X26Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y9.SLICEL_X0 CLBLL_L_X26Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y8.SLICEL_X0 CLBLL_L_X26Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y7.SLICEL_X0 CLBLL_L_X26Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y6.SLICEL_X0 CLBLL_L_X26Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y5.SLICEL_X0 CLBLL_L_X26Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y4.SLICEL_X0 CLBLL_L_X26Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y3.SLICEL_X0 CLBLL_L_X26Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y2.SLICEL_X0 CLBLL_L_X26Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y1.SLICEL_X0 CLBLL_L_X26Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="68" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X26Y0.SLICEL_X0 CLBLL_L_X26Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y149.SLICEM_X0 CLBLM_R_X27Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y148.SLICEM_X0 CLBLM_R_X27Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y147.SLICEM_X0 CLBLM_R_X27Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y146.SLICEM_X0 CLBLM_R_X27Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y145.SLICEM_X0 CLBLM_R_X27Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y144.SLICEM_X0 CLBLM_R_X27Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y143.SLICEM_X0 CLBLM_R_X27Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y142.SLICEM_X0 CLBLM_R_X27Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y141.SLICEM_X0 CLBLM_R_X27Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y140.SLICEM_X0 CLBLM_R_X27Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y139.SLICEM_X0 CLBLM_R_X27Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y138.SLICEM_X0 CLBLM_R_X27Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y137.SLICEM_X0 CLBLM_R_X27Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y136.SLICEM_X0 CLBLM_R_X27Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y135.SLICEM_X0 CLBLM_R_X27Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y134.SLICEM_X0 CLBLM_R_X27Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y133.SLICEM_X0 CLBLM_R_X27Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y132.SLICEM_X0 CLBLM_R_X27Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y131.SLICEM_X0 CLBLM_R_X27Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y130.SLICEM_X0 CLBLM_R_X27Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y129.SLICEM_X0 CLBLM_R_X27Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y128.SLICEM_X0 CLBLM_R_X27Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y127.SLICEM_X0 CLBLM_R_X27Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y126.SLICEM_X0 CLBLM_R_X27Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y125.SLICEM_X0 CLBLM_R_X27Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y99.SLICEM_X0 CLBLM_R_X27Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y98.SLICEM_X0 CLBLM_R_X27Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y97.SLICEM_X0 CLBLM_R_X27Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y96.SLICEM_X0 CLBLM_R_X27Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y95.SLICEM_X0 CLBLM_R_X27Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y94.SLICEM_X0 CLBLM_R_X27Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y93.SLICEM_X0 CLBLM_R_X27Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y92.SLICEM_X0 CLBLM_R_X27Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y91.SLICEM_X0 CLBLM_R_X27Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y90.SLICEM_X0 CLBLM_R_X27Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y89.SLICEM_X0 CLBLM_R_X27Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y88.SLICEM_X0 CLBLM_R_X27Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y87.SLICEM_X0 CLBLM_R_X27Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y86.SLICEM_X0 CLBLM_R_X27Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y85.SLICEM_X0 CLBLM_R_X27Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y84.SLICEM_X0 CLBLM_R_X27Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y83.SLICEM_X0 CLBLM_R_X27Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y82.SLICEM_X0 CLBLM_R_X27Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y81.SLICEM_X0 CLBLM_R_X27Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y80.SLICEM_X0 CLBLM_R_X27Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y79.SLICEM_X0 CLBLM_R_X27Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y78.SLICEM_X0 CLBLM_R_X27Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y77.SLICEM_X0 CLBLM_R_X27Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y76.SLICEM_X0 CLBLM_R_X27Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y75.SLICEM_X0 CLBLM_R_X27Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y74.SLICEM_X0 CLBLM_R_X27Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y73.SLICEM_X0 CLBLM_R_X27Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y72.SLICEM_X0 CLBLM_R_X27Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y71.SLICEM_X0 CLBLM_R_X27Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y70.SLICEM_X0 CLBLM_R_X27Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y69.SLICEM_X0 CLBLM_R_X27Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y68.SLICEM_X0 CLBLM_R_X27Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y67.SLICEM_X0 CLBLM_R_X27Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y66.SLICEM_X0 CLBLM_R_X27Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y65.SLICEM_X0 CLBLM_R_X27Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y64.SLICEM_X0 CLBLM_R_X27Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y63.SLICEM_X0 CLBLM_R_X27Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y62.SLICEM_X0 CLBLM_R_X27Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y61.SLICEM_X0 CLBLM_R_X27Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y60.SLICEM_X0 CLBLM_R_X27Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y59.SLICEM_X0 CLBLM_R_X27Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y58.SLICEM_X0 CLBLM_R_X27Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y57.SLICEM_X0 CLBLM_R_X27Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y56.SLICEM_X0 CLBLM_R_X27Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y55.SLICEM_X0 CLBLM_R_X27Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y54.SLICEM_X0 CLBLM_R_X27Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y53.SLICEM_X0 CLBLM_R_X27Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y52.SLICEM_X0 CLBLM_R_X27Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y51.SLICEM_X0 CLBLM_R_X27Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y50.SLICEM_X0 CLBLM_R_X27Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y49.SLICEM_X0 CLBLM_R_X27Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y48.SLICEM_X0 CLBLM_R_X27Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y47.SLICEM_X0 CLBLM_R_X27Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y46.SLICEM_X0 CLBLM_R_X27Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y45.SLICEM_X0 CLBLM_R_X27Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y44.SLICEM_X0 CLBLM_R_X27Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y43.SLICEM_X0 CLBLM_R_X27Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y42.SLICEM_X0 CLBLM_R_X27Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y41.SLICEM_X0 CLBLM_R_X27Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y40.SLICEM_X0 CLBLM_R_X27Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y39.SLICEM_X0 CLBLM_R_X27Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y38.SLICEM_X0 CLBLM_R_X27Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y37.SLICEM_X0 CLBLM_R_X27Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y36.SLICEM_X0 CLBLM_R_X27Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y35.SLICEM_X0 CLBLM_R_X27Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y34.SLICEM_X0 CLBLM_R_X27Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y33.SLICEM_X0 CLBLM_R_X27Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y32.SLICEM_X0 CLBLM_R_X27Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y31.SLICEM_X0 CLBLM_R_X27Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y30.SLICEM_X0 CLBLM_R_X27Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y29.SLICEM_X0 CLBLM_R_X27Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y28.SLICEM_X0 CLBLM_R_X27Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y27.SLICEM_X0 CLBLM_R_X27Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y26.SLICEM_X0 CLBLM_R_X27Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y25.SLICEM_X0 CLBLM_R_X27Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y24.SLICEM_X0 CLBLM_R_X27Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y23.SLICEM_X0 CLBLM_R_X27Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y22.SLICEM_X0 CLBLM_R_X27Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y21.SLICEM_X0 CLBLM_R_X27Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y20.SLICEM_X0 CLBLM_R_X27Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y19.SLICEM_X0 CLBLM_R_X27Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y18.SLICEM_X0 CLBLM_R_X27Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y17.SLICEM_X0 CLBLM_R_X27Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y16.SLICEM_X0 CLBLM_R_X27Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y15.SLICEM_X0 CLBLM_R_X27Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y14.SLICEM_X0 CLBLM_R_X27Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y13.SLICEM_X0 CLBLM_R_X27Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y12.SLICEM_X0 CLBLM_R_X27Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y11.SLICEM_X0 CLBLM_R_X27Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y10.SLICEM_X0 CLBLM_R_X27Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y9.SLICEM_X0 CLBLM_R_X27Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y8.SLICEM_X0 CLBLM_R_X27Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y7.SLICEM_X0 CLBLM_R_X27Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y6.SLICEM_X0 CLBLM_R_X27Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y5.SLICEM_X0 CLBLM_R_X27Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y4.SLICEM_X0 CLBLM_R_X27Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y3.SLICEM_X0 CLBLM_R_X27Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y2.SLICEM_X0 CLBLM_R_X27Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y1.SLICEM_X0 CLBLM_R_X27Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="71" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X27Y0.SLICEM_X0 CLBLM_R_X27Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y149.SLICEL_X0 CLBLL_L_X28Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y148.SLICEL_X0 CLBLL_L_X28Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y147.SLICEL_X0 CLBLL_L_X28Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y146.SLICEL_X0 CLBLL_L_X28Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y145.SLICEL_X0 CLBLL_L_X28Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y144.SLICEL_X0 CLBLL_L_X28Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y143.SLICEL_X0 CLBLL_L_X28Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y142.SLICEL_X0 CLBLL_L_X28Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y141.SLICEL_X0 CLBLL_L_X28Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y140.SLICEL_X0 CLBLL_L_X28Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y139.SLICEL_X0 CLBLL_L_X28Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y138.SLICEL_X0 CLBLL_L_X28Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y137.SLICEL_X0 CLBLL_L_X28Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y136.SLICEL_X0 CLBLL_L_X28Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y135.SLICEL_X0 CLBLL_L_X28Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y134.SLICEL_X0 CLBLL_L_X28Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y133.SLICEL_X0 CLBLL_L_X28Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y132.SLICEL_X0 CLBLL_L_X28Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y131.SLICEL_X0 CLBLL_L_X28Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y130.SLICEL_X0 CLBLL_L_X28Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y129.SLICEL_X0 CLBLL_L_X28Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y128.SLICEL_X0 CLBLL_L_X28Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y127.SLICEL_X0 CLBLL_L_X28Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y126.SLICEL_X0 CLBLL_L_X28Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y125.SLICEL_X0 CLBLL_L_X28Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y99.SLICEL_X0 CLBLL_L_X28Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y98.SLICEL_X0 CLBLL_L_X28Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y97.SLICEL_X0 CLBLL_L_X28Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y96.SLICEL_X0 CLBLL_L_X28Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y95.SLICEL_X0 CLBLL_L_X28Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y94.SLICEL_X0 CLBLL_L_X28Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y93.SLICEL_X0 CLBLL_L_X28Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y92.SLICEL_X0 CLBLL_L_X28Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y91.SLICEL_X0 CLBLL_L_X28Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y90.SLICEL_X0 CLBLL_L_X28Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y89.SLICEL_X0 CLBLL_L_X28Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y88.SLICEL_X0 CLBLL_L_X28Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y87.SLICEL_X0 CLBLL_L_X28Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y86.SLICEL_X0 CLBLL_L_X28Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y85.SLICEL_X0 CLBLL_L_X28Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y84.SLICEL_X0 CLBLL_L_X28Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y83.SLICEL_X0 CLBLL_L_X28Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y82.SLICEL_X0 CLBLL_L_X28Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y81.SLICEL_X0 CLBLL_L_X28Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y80.SLICEL_X0 CLBLL_L_X28Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y79.SLICEL_X0 CLBLL_L_X28Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y78.SLICEL_X0 CLBLL_L_X28Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y77.SLICEL_X0 CLBLL_L_X28Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y76.SLICEL_X0 CLBLL_L_X28Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y75.SLICEL_X0 CLBLL_L_X28Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y74.SLICEL_X0 CLBLL_L_X28Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y73.SLICEL_X0 CLBLL_L_X28Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y72.SLICEL_X0 CLBLL_L_X28Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y71.SLICEL_X0 CLBLL_L_X28Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y70.SLICEL_X0 CLBLL_L_X28Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y69.SLICEL_X0 CLBLL_L_X28Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y68.SLICEL_X0 CLBLL_L_X28Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y67.SLICEL_X0 CLBLL_L_X28Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y66.SLICEL_X0 CLBLL_L_X28Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y65.SLICEL_X0 CLBLL_L_X28Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y64.SLICEL_X0 CLBLL_L_X28Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y63.SLICEL_X0 CLBLL_L_X28Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y62.SLICEL_X0 CLBLL_L_X28Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y61.SLICEL_X0 CLBLL_L_X28Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y60.SLICEL_X0 CLBLL_L_X28Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y59.SLICEL_X0 CLBLL_L_X28Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y58.SLICEL_X0 CLBLL_L_X28Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y57.SLICEL_X0 CLBLL_L_X28Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y56.SLICEL_X0 CLBLL_L_X28Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y55.SLICEL_X0 CLBLL_L_X28Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y54.SLICEL_X0 CLBLL_L_X28Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y53.SLICEL_X0 CLBLL_L_X28Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y52.SLICEL_X0 CLBLL_L_X28Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y51.SLICEL_X0 CLBLL_L_X28Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y50.SLICEL_X0 CLBLL_L_X28Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y49.SLICEL_X0 CLBLL_L_X28Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y48.SLICEL_X0 CLBLL_L_X28Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y47.SLICEL_X0 CLBLL_L_X28Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y46.SLICEL_X0 CLBLL_L_X28Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y45.SLICEL_X0 CLBLL_L_X28Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y44.SLICEL_X0 CLBLL_L_X28Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y43.SLICEL_X0 CLBLL_L_X28Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y42.SLICEL_X0 CLBLL_L_X28Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y41.SLICEL_X0 CLBLL_L_X28Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y40.SLICEL_X0 CLBLL_L_X28Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y39.SLICEL_X0 CLBLL_L_X28Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y38.SLICEL_X0 CLBLL_L_X28Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y37.SLICEL_X0 CLBLL_L_X28Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y36.SLICEL_X0 CLBLL_L_X28Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y35.SLICEL_X0 CLBLL_L_X28Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y34.SLICEL_X0 CLBLL_L_X28Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y33.SLICEL_X0 CLBLL_L_X28Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y32.SLICEL_X0 CLBLL_L_X28Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y31.SLICEL_X0 CLBLL_L_X28Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y30.SLICEL_X0 CLBLL_L_X28Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y29.SLICEL_X0 CLBLL_L_X28Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y28.SLICEL_X0 CLBLL_L_X28Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y27.SLICEL_X0 CLBLL_L_X28Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y26.SLICEL_X0 CLBLL_L_X28Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y25.SLICEL_X0 CLBLL_L_X28Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y24.SLICEL_X0 CLBLL_L_X28Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y23.SLICEL_X0 CLBLL_L_X28Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y22.SLICEL_X0 CLBLL_L_X28Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y21.SLICEL_X0 CLBLL_L_X28Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y20.SLICEL_X0 CLBLL_L_X28Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y19.SLICEL_X0 CLBLL_L_X28Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y18.SLICEL_X0 CLBLL_L_X28Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y17.SLICEL_X0 CLBLL_L_X28Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y16.SLICEL_X0 CLBLL_L_X28Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y15.SLICEL_X0 CLBLL_L_X28Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y14.SLICEL_X0 CLBLL_L_X28Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y13.SLICEL_X0 CLBLL_L_X28Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y12.SLICEL_X0 CLBLL_L_X28Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y11.SLICEL_X0 CLBLL_L_X28Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y10.SLICEL_X0 CLBLL_L_X28Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y9.SLICEL_X0 CLBLL_L_X28Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y8.SLICEL_X0 CLBLL_L_X28Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y7.SLICEL_X0 CLBLL_L_X28Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y6.SLICEL_X0 CLBLL_L_X28Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y5.SLICEL_X0 CLBLL_L_X28Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y4.SLICEL_X0 CLBLL_L_X28Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y3.SLICEL_X0 CLBLL_L_X28Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y2.SLICEL_X0 CLBLL_L_X28Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y1.SLICEL_X0 CLBLL_L_X28Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="72" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X28Y0.SLICEL_X0 CLBLL_L_X28Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y149.SLICEM_X0 CLBLM_R_X29Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y148.SLICEM_X0 CLBLM_R_X29Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y147.SLICEM_X0 CLBLM_R_X29Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y146.SLICEM_X0 CLBLM_R_X29Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y145.SLICEM_X0 CLBLM_R_X29Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y144.SLICEM_X0 CLBLM_R_X29Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y143.SLICEM_X0 CLBLM_R_X29Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y142.SLICEM_X0 CLBLM_R_X29Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y141.SLICEM_X0 CLBLM_R_X29Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y140.SLICEM_X0 CLBLM_R_X29Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y139.SLICEM_X0 CLBLM_R_X29Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y138.SLICEM_X0 CLBLM_R_X29Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y137.SLICEM_X0 CLBLM_R_X29Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y136.SLICEM_X0 CLBLM_R_X29Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y135.SLICEM_X0 CLBLM_R_X29Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y134.SLICEM_X0 CLBLM_R_X29Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y133.SLICEM_X0 CLBLM_R_X29Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y132.SLICEM_X0 CLBLM_R_X29Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y131.SLICEM_X0 CLBLM_R_X29Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y130.SLICEM_X0 CLBLM_R_X29Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y129.SLICEM_X0 CLBLM_R_X29Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y128.SLICEM_X0 CLBLM_R_X29Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y127.SLICEM_X0 CLBLM_R_X29Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y126.SLICEM_X0 CLBLM_R_X29Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y125.SLICEM_X0 CLBLM_R_X29Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y99.SLICEM_X0 CLBLM_R_X29Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y98.SLICEM_X0 CLBLM_R_X29Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y97.SLICEM_X0 CLBLM_R_X29Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y96.SLICEM_X0 CLBLM_R_X29Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y95.SLICEM_X0 CLBLM_R_X29Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y94.SLICEM_X0 CLBLM_R_X29Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y93.SLICEM_X0 CLBLM_R_X29Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y92.SLICEM_X0 CLBLM_R_X29Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y91.SLICEM_X0 CLBLM_R_X29Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y90.SLICEM_X0 CLBLM_R_X29Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y89.SLICEM_X0 CLBLM_R_X29Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y88.SLICEM_X0 CLBLM_R_X29Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y87.SLICEM_X0 CLBLM_R_X29Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y86.SLICEM_X0 CLBLM_R_X29Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y85.SLICEM_X0 CLBLM_R_X29Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y84.SLICEM_X0 CLBLM_R_X29Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y83.SLICEM_X0 CLBLM_R_X29Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y82.SLICEM_X0 CLBLM_R_X29Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y81.SLICEM_X0 CLBLM_R_X29Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y80.SLICEM_X0 CLBLM_R_X29Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y79.SLICEM_X0 CLBLM_R_X29Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y78.SLICEM_X0 CLBLM_R_X29Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y77.SLICEM_X0 CLBLM_R_X29Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y76.SLICEM_X0 CLBLM_R_X29Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y75.SLICEM_X0 CLBLM_R_X29Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y74.SLICEM_X0 CLBLM_R_X29Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y73.SLICEM_X0 CLBLM_R_X29Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y72.SLICEM_X0 CLBLM_R_X29Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y71.SLICEM_X0 CLBLM_R_X29Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y70.SLICEM_X0 CLBLM_R_X29Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y69.SLICEM_X0 CLBLM_R_X29Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y68.SLICEM_X0 CLBLM_R_X29Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y67.SLICEM_X0 CLBLM_R_X29Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y66.SLICEM_X0 CLBLM_R_X29Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y65.SLICEM_X0 CLBLM_R_X29Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y64.SLICEM_X0 CLBLM_R_X29Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y63.SLICEM_X0 CLBLM_R_X29Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y62.SLICEM_X0 CLBLM_R_X29Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y61.SLICEM_X0 CLBLM_R_X29Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y60.SLICEM_X0 CLBLM_R_X29Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y59.SLICEM_X0 CLBLM_R_X29Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y58.SLICEM_X0 CLBLM_R_X29Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y57.SLICEM_X0 CLBLM_R_X29Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y56.SLICEM_X0 CLBLM_R_X29Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y55.SLICEM_X0 CLBLM_R_X29Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y54.SLICEM_X0 CLBLM_R_X29Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y53.SLICEM_X0 CLBLM_R_X29Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y52.SLICEM_X0 CLBLM_R_X29Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y51.SLICEM_X0 CLBLM_R_X29Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y50.SLICEM_X0 CLBLM_R_X29Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y49.SLICEM_X0 CLBLM_R_X29Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y48.SLICEM_X0 CLBLM_R_X29Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y47.SLICEM_X0 CLBLM_R_X29Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y46.SLICEM_X0 CLBLM_R_X29Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y45.SLICEM_X0 CLBLM_R_X29Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y44.SLICEM_X0 CLBLM_R_X29Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y43.SLICEM_X0 CLBLM_R_X29Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y42.SLICEM_X0 CLBLM_R_X29Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y41.SLICEM_X0 CLBLM_R_X29Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y40.SLICEM_X0 CLBLM_R_X29Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y39.SLICEM_X0 CLBLM_R_X29Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y38.SLICEM_X0 CLBLM_R_X29Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y37.SLICEM_X0 CLBLM_R_X29Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y36.SLICEM_X0 CLBLM_R_X29Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y35.SLICEM_X0 CLBLM_R_X29Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y34.SLICEM_X0 CLBLM_R_X29Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y33.SLICEM_X0 CLBLM_R_X29Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y32.SLICEM_X0 CLBLM_R_X29Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y31.SLICEM_X0 CLBLM_R_X29Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y30.SLICEM_X0 CLBLM_R_X29Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y29.SLICEM_X0 CLBLM_R_X29Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y28.SLICEM_X0 CLBLM_R_X29Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y27.SLICEM_X0 CLBLM_R_X29Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y26.SLICEM_X0 CLBLM_R_X29Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y25.SLICEM_X0 CLBLM_R_X29Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y24.SLICEM_X0 CLBLM_R_X29Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y23.SLICEM_X0 CLBLM_R_X29Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y22.SLICEM_X0 CLBLM_R_X29Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y21.SLICEM_X0 CLBLM_R_X29Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y20.SLICEM_X0 CLBLM_R_X29Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y19.SLICEM_X0 CLBLM_R_X29Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y18.SLICEM_X0 CLBLM_R_X29Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y17.SLICEM_X0 CLBLM_R_X29Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y16.SLICEM_X0 CLBLM_R_X29Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y15.SLICEM_X0 CLBLM_R_X29Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y14.SLICEM_X0 CLBLM_R_X29Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y13.SLICEM_X0 CLBLM_R_X29Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y12.SLICEM_X0 CLBLM_R_X29Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y11.SLICEM_X0 CLBLM_R_X29Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y10.SLICEM_X0 CLBLM_R_X29Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y9.SLICEM_X0 CLBLM_R_X29Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y8.SLICEM_X0 CLBLM_R_X29Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y7.SLICEM_X0 CLBLM_R_X29Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y6.SLICEM_X0 CLBLM_R_X29Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y5.SLICEM_X0 CLBLM_R_X29Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y4.SLICEM_X0 CLBLM_R_X29Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y3.SLICEM_X0 CLBLM_R_X29Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y2.SLICEM_X0 CLBLM_R_X29Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y1.SLICEM_X0 CLBLM_R_X29Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="75" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X29Y0.SLICEM_X0 CLBLM_R_X29Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="6">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y145</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="11">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y140</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="16">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y135</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="21">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y130</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="26">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y125</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="59">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y95</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="64">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y90</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="69">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y85</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="74">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y80</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="79">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y75</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="85">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y70</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="90">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y65</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="95">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y60</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="100">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y55</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="106">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y50</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="112">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y45</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="117">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y40</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="122">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y35</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="127">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y30</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="132">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y25</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="138">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y20</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="143">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y15</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="148">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y10</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="153">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y5</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="76" y="159">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X30Y0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y149.SLICEL_X0 CLBLL_R_X31Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y148.SLICEL_X0 CLBLL_R_X31Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y147.SLICEL_X0 CLBLL_R_X31Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y146.SLICEL_X0 CLBLL_R_X31Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y145.SLICEL_X0 CLBLL_R_X31Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y144.SLICEL_X0 CLBLL_R_X31Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y143.SLICEL_X0 CLBLL_R_X31Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y142.SLICEL_X0 CLBLL_R_X31Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y141.SLICEL_X0 CLBLL_R_X31Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y140.SLICEL_X0 CLBLL_R_X31Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y139.SLICEL_X0 CLBLL_R_X31Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y138.SLICEL_X0 CLBLL_R_X31Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y137.SLICEL_X0 CLBLL_R_X31Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y136.SLICEL_X0 CLBLL_R_X31Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y135.SLICEL_X0 CLBLL_R_X31Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y134.SLICEL_X0 CLBLL_R_X31Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y133.SLICEL_X0 CLBLL_R_X31Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y132.SLICEL_X0 CLBLL_R_X31Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y131.SLICEL_X0 CLBLL_R_X31Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y130.SLICEL_X0 CLBLL_R_X31Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y129.SLICEL_X0 CLBLL_R_X31Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y128.SLICEL_X0 CLBLL_R_X31Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y127.SLICEL_X0 CLBLL_R_X31Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y126.SLICEL_X0 CLBLL_R_X31Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y125.SLICEL_X0 CLBLL_R_X31Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y124.SLICEL_X0 CLBLL_R_X31Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y123.SLICEL_X0 CLBLL_R_X31Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y122.SLICEL_X0 CLBLL_R_X31Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y121.SLICEL_X0 CLBLL_R_X31Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y120.SLICEL_X0 CLBLL_R_X31Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y119.SLICEL_X0 CLBLL_R_X31Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y118.SLICEL_X0 CLBLL_R_X31Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y117.SLICEL_X0 CLBLL_R_X31Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y116.SLICEL_X0 CLBLL_R_X31Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y115.SLICEL_X0 CLBLL_R_X31Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y114.SLICEL_X0 CLBLL_R_X31Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y113.SLICEL_X0 CLBLL_R_X31Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y112.SLICEL_X0 CLBLL_R_X31Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y111.SLICEL_X0 CLBLL_R_X31Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y110.SLICEL_X0 CLBLL_R_X31Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y109.SLICEL_X0 CLBLL_R_X31Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y108.SLICEL_X0 CLBLL_R_X31Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y107.SLICEL_X0 CLBLL_R_X31Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y106.SLICEL_X0 CLBLL_R_X31Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y105.SLICEL_X0 CLBLL_R_X31Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y104.SLICEL_X0 CLBLL_R_X31Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y103.SLICEL_X0 CLBLL_R_X31Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y102.SLICEL_X0 CLBLL_R_X31Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y101.SLICEL_X0 CLBLL_R_X31Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y100.SLICEL_X0 CLBLL_R_X31Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y99.SLICEL_X0 CLBLL_R_X31Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y98.SLICEL_X0 CLBLL_R_X31Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y97.SLICEL_X0 CLBLL_R_X31Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y96.SLICEL_X0 CLBLL_R_X31Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y95.SLICEL_X0 CLBLL_R_X31Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y94.SLICEL_X0 CLBLL_R_X31Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y93.SLICEL_X0 CLBLL_R_X31Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y92.SLICEL_X0 CLBLL_R_X31Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y91.SLICEL_X0 CLBLL_R_X31Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y90.SLICEL_X0 CLBLL_R_X31Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y89.SLICEL_X0 CLBLL_R_X31Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y88.SLICEL_X0 CLBLL_R_X31Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y87.SLICEL_X0 CLBLL_R_X31Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y86.SLICEL_X0 CLBLL_R_X31Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y85.SLICEL_X0 CLBLL_R_X31Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y84.SLICEL_X0 CLBLL_R_X31Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y83.SLICEL_X0 CLBLL_R_X31Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y82.SLICEL_X0 CLBLL_R_X31Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y81.SLICEL_X0 CLBLL_R_X31Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y80.SLICEL_X0 CLBLL_R_X31Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y79.SLICEL_X0 CLBLL_R_X31Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y78.SLICEL_X0 CLBLL_R_X31Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y77.SLICEL_X0 CLBLL_R_X31Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y76.SLICEL_X0 CLBLL_R_X31Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y75.SLICEL_X0 CLBLL_R_X31Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y74.SLICEL_X0 CLBLL_R_X31Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y73.SLICEL_X0 CLBLL_R_X31Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y72.SLICEL_X0 CLBLL_R_X31Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y71.SLICEL_X0 CLBLL_R_X31Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y70.SLICEL_X0 CLBLL_R_X31Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y69.SLICEL_X0 CLBLL_R_X31Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y68.SLICEL_X0 CLBLL_R_X31Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y67.SLICEL_X0 CLBLL_R_X31Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y66.SLICEL_X0 CLBLL_R_X31Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y65.SLICEL_X0 CLBLL_R_X31Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y64.SLICEL_X0 CLBLL_R_X31Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y63.SLICEL_X0 CLBLL_R_X31Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y62.SLICEL_X0 CLBLL_R_X31Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y61.SLICEL_X0 CLBLL_R_X31Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y60.SLICEL_X0 CLBLL_R_X31Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y59.SLICEL_X0 CLBLL_R_X31Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y58.SLICEL_X0 CLBLL_R_X31Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y57.SLICEL_X0 CLBLL_R_X31Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y56.SLICEL_X0 CLBLL_R_X31Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y55.SLICEL_X0 CLBLL_R_X31Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y54.SLICEL_X0 CLBLL_R_X31Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y53.SLICEL_X0 CLBLL_R_X31Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y52.SLICEL_X0 CLBLL_R_X31Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y51.SLICEL_X0 CLBLL_R_X31Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y50.SLICEL_X0 CLBLL_R_X31Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y49.SLICEL_X0 CLBLL_R_X31Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y48.SLICEL_X0 CLBLL_R_X31Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y47.SLICEL_X0 CLBLL_R_X31Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y46.SLICEL_X0 CLBLL_R_X31Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y45.SLICEL_X0 CLBLL_R_X31Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y44.SLICEL_X0 CLBLL_R_X31Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y43.SLICEL_X0 CLBLL_R_X31Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y42.SLICEL_X0 CLBLL_R_X31Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y41.SLICEL_X0 CLBLL_R_X31Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y40.SLICEL_X0 CLBLL_R_X31Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y39.SLICEL_X0 CLBLL_R_X31Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y38.SLICEL_X0 CLBLL_R_X31Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y37.SLICEL_X0 CLBLL_R_X31Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y36.SLICEL_X0 CLBLL_R_X31Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y35.SLICEL_X0 CLBLL_R_X31Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y34.SLICEL_X0 CLBLL_R_X31Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y33.SLICEL_X0 CLBLL_R_X31Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y32.SLICEL_X0 CLBLL_R_X31Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y31.SLICEL_X0 CLBLL_R_X31Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y30.SLICEL_X0 CLBLL_R_X31Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y29.SLICEL_X0 CLBLL_R_X31Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y28.SLICEL_X0 CLBLL_R_X31Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y27.SLICEL_X0 CLBLL_R_X31Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y26.SLICEL_X0 CLBLL_R_X31Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y25.SLICEL_X0 CLBLL_R_X31Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y24.SLICEL_X0 CLBLL_R_X31Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y23.SLICEL_X0 CLBLL_R_X31Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y22.SLICEL_X0 CLBLL_R_X31Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y21.SLICEL_X0 CLBLL_R_X31Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y20.SLICEL_X0 CLBLL_R_X31Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y19.SLICEL_X0 CLBLL_R_X31Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y18.SLICEL_X0 CLBLL_R_X31Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y17.SLICEL_X0 CLBLL_R_X31Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y16.SLICEL_X0 CLBLL_R_X31Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y15.SLICEL_X0 CLBLL_R_X31Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y14.SLICEL_X0 CLBLL_R_X31Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y13.SLICEL_X0 CLBLL_R_X31Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y12.SLICEL_X0 CLBLL_R_X31Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y11.SLICEL_X0 CLBLL_R_X31Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y10.SLICEL_X0 CLBLL_R_X31Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y9.SLICEL_X0 CLBLL_R_X31Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y8.SLICEL_X0 CLBLL_R_X31Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y7.SLICEL_X0 CLBLL_R_X31Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y6.SLICEL_X0 CLBLL_R_X31Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y5.SLICEL_X0 CLBLL_R_X31Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y4.SLICEL_X0 CLBLL_R_X31Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y3.SLICEL_X0 CLBLL_R_X31Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y2.SLICEL_X0 CLBLL_R_X31Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y1.SLICEL_X0 CLBLL_R_X31Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="80" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X31Y0.SLICEL_X0 CLBLL_R_X31Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y149.SLICEM_X0 CLBLM_L_X32Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y148.SLICEM_X0 CLBLM_L_X32Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y147.SLICEM_X0 CLBLM_L_X32Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y146.SLICEM_X0 CLBLM_L_X32Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y145.SLICEM_X0 CLBLM_L_X32Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y144.SLICEM_X0 CLBLM_L_X32Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y143.SLICEM_X0 CLBLM_L_X32Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y142.SLICEM_X0 CLBLM_L_X32Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y141.SLICEM_X0 CLBLM_L_X32Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y140.SLICEM_X0 CLBLM_L_X32Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y139.SLICEM_X0 CLBLM_L_X32Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y138.SLICEM_X0 CLBLM_L_X32Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y137.SLICEM_X0 CLBLM_L_X32Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y136.SLICEM_X0 CLBLM_L_X32Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y135.SLICEM_X0 CLBLM_L_X32Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y134.SLICEM_X0 CLBLM_L_X32Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y133.SLICEM_X0 CLBLM_L_X32Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y132.SLICEM_X0 CLBLM_L_X32Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y131.SLICEM_X0 CLBLM_L_X32Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y130.SLICEM_X0 CLBLM_L_X32Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y129.SLICEM_X0 CLBLM_L_X32Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y128.SLICEM_X0 CLBLM_L_X32Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y127.SLICEM_X0 CLBLM_L_X32Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y126.SLICEM_X0 CLBLM_L_X32Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y125.SLICEM_X0 CLBLM_L_X32Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y124.SLICEM_X0 CLBLM_L_X32Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y123.SLICEM_X0 CLBLM_L_X32Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y122.SLICEM_X0 CLBLM_L_X32Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y121.SLICEM_X0 CLBLM_L_X32Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y120.SLICEM_X0 CLBLM_L_X32Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y119.SLICEM_X0 CLBLM_L_X32Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y118.SLICEM_X0 CLBLM_L_X32Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y117.SLICEM_X0 CLBLM_L_X32Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y116.SLICEM_X0 CLBLM_L_X32Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y115.SLICEM_X0 CLBLM_L_X32Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y114.SLICEM_X0 CLBLM_L_X32Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y113.SLICEM_X0 CLBLM_L_X32Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y112.SLICEM_X0 CLBLM_L_X32Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y111.SLICEM_X0 CLBLM_L_X32Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y110.SLICEM_X0 CLBLM_L_X32Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y109.SLICEM_X0 CLBLM_L_X32Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y108.SLICEM_X0 CLBLM_L_X32Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y107.SLICEM_X0 CLBLM_L_X32Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y106.SLICEM_X0 CLBLM_L_X32Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y105.SLICEM_X0 CLBLM_L_X32Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y104.SLICEM_X0 CLBLM_L_X32Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y103.SLICEM_X0 CLBLM_L_X32Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y102.SLICEM_X0 CLBLM_L_X32Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y101.SLICEM_X0 CLBLM_L_X32Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y100.SLICEM_X0 CLBLM_L_X32Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y99.SLICEM_X0 CLBLM_L_X32Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y98.SLICEM_X0 CLBLM_L_X32Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y97.SLICEM_X0 CLBLM_L_X32Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y96.SLICEM_X0 CLBLM_L_X32Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y95.SLICEM_X0 CLBLM_L_X32Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y94.SLICEM_X0 CLBLM_L_X32Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y93.SLICEM_X0 CLBLM_L_X32Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y92.SLICEM_X0 CLBLM_L_X32Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y91.SLICEM_X0 CLBLM_L_X32Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y90.SLICEM_X0 CLBLM_L_X32Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y89.SLICEM_X0 CLBLM_L_X32Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y88.SLICEM_X0 CLBLM_L_X32Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y87.SLICEM_X0 CLBLM_L_X32Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y86.SLICEM_X0 CLBLM_L_X32Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y85.SLICEM_X0 CLBLM_L_X32Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y84.SLICEM_X0 CLBLM_L_X32Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y83.SLICEM_X0 CLBLM_L_X32Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y82.SLICEM_X0 CLBLM_L_X32Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y81.SLICEM_X0 CLBLM_L_X32Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y80.SLICEM_X0 CLBLM_L_X32Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y79.SLICEM_X0 CLBLM_L_X32Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y78.SLICEM_X0 CLBLM_L_X32Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y77.SLICEM_X0 CLBLM_L_X32Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y76.SLICEM_X0 CLBLM_L_X32Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y75.SLICEM_X0 CLBLM_L_X32Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y74.SLICEM_X0 CLBLM_L_X32Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y73.SLICEM_X0 CLBLM_L_X32Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y72.SLICEM_X0 CLBLM_L_X32Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y71.SLICEM_X0 CLBLM_L_X32Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y70.SLICEM_X0 CLBLM_L_X32Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y69.SLICEM_X0 CLBLM_L_X32Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y68.SLICEM_X0 CLBLM_L_X32Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y67.SLICEM_X0 CLBLM_L_X32Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y66.SLICEM_X0 CLBLM_L_X32Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y65.SLICEM_X0 CLBLM_L_X32Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y64.SLICEM_X0 CLBLM_L_X32Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y63.SLICEM_X0 CLBLM_L_X32Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y62.SLICEM_X0 CLBLM_L_X32Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y61.SLICEM_X0 CLBLM_L_X32Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y60.SLICEM_X0 CLBLM_L_X32Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y59.SLICEM_X0 CLBLM_L_X32Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y58.SLICEM_X0 CLBLM_L_X32Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y57.SLICEM_X0 CLBLM_L_X32Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y56.SLICEM_X0 CLBLM_L_X32Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y55.SLICEM_X0 CLBLM_L_X32Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y54.SLICEM_X0 CLBLM_L_X32Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y53.SLICEM_X0 CLBLM_L_X32Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y52.SLICEM_X0 CLBLM_L_X32Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y51.SLICEM_X0 CLBLM_L_X32Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y50.SLICEM_X0 CLBLM_L_X32Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y49.SLICEM_X0 CLBLM_L_X32Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y48.SLICEM_X0 CLBLM_L_X32Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y47.SLICEM_X0 CLBLM_L_X32Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y46.SLICEM_X0 CLBLM_L_X32Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y45.SLICEM_X0 CLBLM_L_X32Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y44.SLICEM_X0 CLBLM_L_X32Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y43.SLICEM_X0 CLBLM_L_X32Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y42.SLICEM_X0 CLBLM_L_X32Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y41.SLICEM_X0 CLBLM_L_X32Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y40.SLICEM_X0 CLBLM_L_X32Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y39.SLICEM_X0 CLBLM_L_X32Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y38.SLICEM_X0 CLBLM_L_X32Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y37.SLICEM_X0 CLBLM_L_X32Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y36.SLICEM_X0 CLBLM_L_X32Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y35.SLICEM_X0 CLBLM_L_X32Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y34.SLICEM_X0 CLBLM_L_X32Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y33.SLICEM_X0 CLBLM_L_X32Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y32.SLICEM_X0 CLBLM_L_X32Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y31.SLICEM_X0 CLBLM_L_X32Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y30.SLICEM_X0 CLBLM_L_X32Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y29.SLICEM_X0 CLBLM_L_X32Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y28.SLICEM_X0 CLBLM_L_X32Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y27.SLICEM_X0 CLBLM_L_X32Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y26.SLICEM_X0 CLBLM_L_X32Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y25.SLICEM_X0 CLBLM_L_X32Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y24.SLICEM_X0 CLBLM_L_X32Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y23.SLICEM_X0 CLBLM_L_X32Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y22.SLICEM_X0 CLBLM_L_X32Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y21.SLICEM_X0 CLBLM_L_X32Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y20.SLICEM_X0 CLBLM_L_X32Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y19.SLICEM_X0 CLBLM_L_X32Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y18.SLICEM_X0 CLBLM_L_X32Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y17.SLICEM_X0 CLBLM_L_X32Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y16.SLICEM_X0 CLBLM_L_X32Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y15.SLICEM_X0 CLBLM_L_X32Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y14.SLICEM_X0 CLBLM_L_X32Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y13.SLICEM_X0 CLBLM_L_X32Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y12.SLICEM_X0 CLBLM_L_X32Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y11.SLICEM_X0 CLBLM_L_X32Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y10.SLICEM_X0 CLBLM_L_X32Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y9.SLICEM_X0 CLBLM_L_X32Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y8.SLICEM_X0 CLBLM_L_X32Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y7.SLICEM_X0 CLBLM_L_X32Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y6.SLICEM_X0 CLBLM_L_X32Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y5.SLICEM_X0 CLBLM_L_X32Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y4.SLICEM_X0 CLBLM_L_X32Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y3.SLICEM_X0 CLBLM_L_X32Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y2.SLICEM_X0 CLBLM_L_X32Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y1.SLICEM_X0 CLBLM_L_X32Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="82" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X32Y0.SLICEM_X0 CLBLM_L_X32Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y149.SLICEM_X0 CLBLM_R_X33Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y148.SLICEM_X0 CLBLM_R_X33Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y147.SLICEM_X0 CLBLM_R_X33Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y146.SLICEM_X0 CLBLM_R_X33Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y145.SLICEM_X0 CLBLM_R_X33Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y144.SLICEM_X0 CLBLM_R_X33Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y143.SLICEM_X0 CLBLM_R_X33Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y142.SLICEM_X0 CLBLM_R_X33Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y141.SLICEM_X0 CLBLM_R_X33Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y140.SLICEM_X0 CLBLM_R_X33Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y139.SLICEM_X0 CLBLM_R_X33Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y138.SLICEM_X0 CLBLM_R_X33Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y137.SLICEM_X0 CLBLM_R_X33Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y136.SLICEM_X0 CLBLM_R_X33Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y135.SLICEM_X0 CLBLM_R_X33Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y134.SLICEM_X0 CLBLM_R_X33Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y133.SLICEM_X0 CLBLM_R_X33Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y132.SLICEM_X0 CLBLM_R_X33Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y131.SLICEM_X0 CLBLM_R_X33Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y130.SLICEM_X0 CLBLM_R_X33Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y129.SLICEM_X0 CLBLM_R_X33Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y128.SLICEM_X0 CLBLM_R_X33Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y127.SLICEM_X0 CLBLM_R_X33Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y126.SLICEM_X0 CLBLM_R_X33Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y125.SLICEM_X0 CLBLM_R_X33Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y124.SLICEM_X0 CLBLM_R_X33Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y123.SLICEM_X0 CLBLM_R_X33Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y122.SLICEM_X0 CLBLM_R_X33Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y121.SLICEM_X0 CLBLM_R_X33Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y120.SLICEM_X0 CLBLM_R_X33Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y119.SLICEM_X0 CLBLM_R_X33Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y118.SLICEM_X0 CLBLM_R_X33Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y117.SLICEM_X0 CLBLM_R_X33Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y116.SLICEM_X0 CLBLM_R_X33Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y115.SLICEM_X0 CLBLM_R_X33Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y114.SLICEM_X0 CLBLM_R_X33Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y113.SLICEM_X0 CLBLM_R_X33Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y112.SLICEM_X0 CLBLM_R_X33Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y111.SLICEM_X0 CLBLM_R_X33Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y110.SLICEM_X0 CLBLM_R_X33Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y109.SLICEM_X0 CLBLM_R_X33Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y108.SLICEM_X0 CLBLM_R_X33Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y107.SLICEM_X0 CLBLM_R_X33Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y106.SLICEM_X0 CLBLM_R_X33Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y105.SLICEM_X0 CLBLM_R_X33Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y104.SLICEM_X0 CLBLM_R_X33Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y103.SLICEM_X0 CLBLM_R_X33Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y102.SLICEM_X0 CLBLM_R_X33Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y101.SLICEM_X0 CLBLM_R_X33Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y100.SLICEM_X0 CLBLM_R_X33Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y99.SLICEM_X0 CLBLM_R_X33Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y98.SLICEM_X0 CLBLM_R_X33Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y97.SLICEM_X0 CLBLM_R_X33Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y96.SLICEM_X0 CLBLM_R_X33Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y95.SLICEM_X0 CLBLM_R_X33Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y94.SLICEM_X0 CLBLM_R_X33Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y93.SLICEM_X0 CLBLM_R_X33Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y92.SLICEM_X0 CLBLM_R_X33Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y91.SLICEM_X0 CLBLM_R_X33Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y90.SLICEM_X0 CLBLM_R_X33Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y89.SLICEM_X0 CLBLM_R_X33Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y88.SLICEM_X0 CLBLM_R_X33Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y87.SLICEM_X0 CLBLM_R_X33Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y86.SLICEM_X0 CLBLM_R_X33Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y85.SLICEM_X0 CLBLM_R_X33Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y84.SLICEM_X0 CLBLM_R_X33Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y83.SLICEM_X0 CLBLM_R_X33Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y82.SLICEM_X0 CLBLM_R_X33Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y81.SLICEM_X0 CLBLM_R_X33Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y80.SLICEM_X0 CLBLM_R_X33Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y79.SLICEM_X0 CLBLM_R_X33Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y78.SLICEM_X0 CLBLM_R_X33Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y77.SLICEM_X0 CLBLM_R_X33Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y76.SLICEM_X0 CLBLM_R_X33Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y75.SLICEM_X0 CLBLM_R_X33Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y74.SLICEM_X0 CLBLM_R_X33Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y73.SLICEM_X0 CLBLM_R_X33Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y72.SLICEM_X0 CLBLM_R_X33Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y71.SLICEM_X0 CLBLM_R_X33Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y70.SLICEM_X0 CLBLM_R_X33Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y69.SLICEM_X0 CLBLM_R_X33Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y68.SLICEM_X0 CLBLM_R_X33Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y67.SLICEM_X0 CLBLM_R_X33Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y66.SLICEM_X0 CLBLM_R_X33Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y65.SLICEM_X0 CLBLM_R_X33Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y64.SLICEM_X0 CLBLM_R_X33Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y63.SLICEM_X0 CLBLM_R_X33Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y62.SLICEM_X0 CLBLM_R_X33Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y61.SLICEM_X0 CLBLM_R_X33Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y60.SLICEM_X0 CLBLM_R_X33Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y59.SLICEM_X0 CLBLM_R_X33Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y58.SLICEM_X0 CLBLM_R_X33Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y57.SLICEM_X0 CLBLM_R_X33Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y56.SLICEM_X0 CLBLM_R_X33Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y55.SLICEM_X0 CLBLM_R_X33Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y54.SLICEM_X0 CLBLM_R_X33Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y53.SLICEM_X0 CLBLM_R_X33Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y52.SLICEM_X0 CLBLM_R_X33Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y51.SLICEM_X0 CLBLM_R_X33Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y50.SLICEM_X0 CLBLM_R_X33Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y49.SLICEM_X0 CLBLM_R_X33Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y48.SLICEM_X0 CLBLM_R_X33Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y47.SLICEM_X0 CLBLM_R_X33Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y46.SLICEM_X0 CLBLM_R_X33Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y45.SLICEM_X0 CLBLM_R_X33Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y44.SLICEM_X0 CLBLM_R_X33Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y43.SLICEM_X0 CLBLM_R_X33Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y42.SLICEM_X0 CLBLM_R_X33Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y41.SLICEM_X0 CLBLM_R_X33Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y40.SLICEM_X0 CLBLM_R_X33Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y39.SLICEM_X0 CLBLM_R_X33Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y38.SLICEM_X0 CLBLM_R_X33Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y37.SLICEM_X0 CLBLM_R_X33Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y36.SLICEM_X0 CLBLM_R_X33Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y35.SLICEM_X0 CLBLM_R_X33Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y34.SLICEM_X0 CLBLM_R_X33Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y33.SLICEM_X0 CLBLM_R_X33Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y32.SLICEM_X0 CLBLM_R_X33Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y31.SLICEM_X0 CLBLM_R_X33Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y30.SLICEM_X0 CLBLM_R_X33Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y29.SLICEM_X0 CLBLM_R_X33Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y28.SLICEM_X0 CLBLM_R_X33Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y27.SLICEM_X0 CLBLM_R_X33Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y26.SLICEM_X0 CLBLM_R_X33Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y25.SLICEM_X0 CLBLM_R_X33Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y24.SLICEM_X0 CLBLM_R_X33Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y23.SLICEM_X0 CLBLM_R_X33Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y22.SLICEM_X0 CLBLM_R_X33Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y21.SLICEM_X0 CLBLM_R_X33Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y20.SLICEM_X0 CLBLM_R_X33Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y19.SLICEM_X0 CLBLM_R_X33Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y18.SLICEM_X0 CLBLM_R_X33Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y17.SLICEM_X0 CLBLM_R_X33Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y16.SLICEM_X0 CLBLM_R_X33Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y15.SLICEM_X0 CLBLM_R_X33Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y14.SLICEM_X0 CLBLM_R_X33Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y13.SLICEM_X0 CLBLM_R_X33Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y12.SLICEM_X0 CLBLM_R_X33Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y11.SLICEM_X0 CLBLM_R_X33Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y10.SLICEM_X0 CLBLM_R_X33Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y9.SLICEM_X0 CLBLM_R_X33Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y8.SLICEM_X0 CLBLM_R_X33Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y7.SLICEM_X0 CLBLM_R_X33Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y6.SLICEM_X0 CLBLM_R_X33Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y5.SLICEM_X0 CLBLM_R_X33Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y4.SLICEM_X0 CLBLM_R_X33Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y3.SLICEM_X0 CLBLM_R_X33Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y2.SLICEM_X0 CLBLM_R_X33Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y1.SLICEM_X0 CLBLM_R_X33Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="85" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X33Y0.SLICEM_X0 CLBLM_R_X33Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y149.SLICEM_X0 CLBLM_R_X35Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y148.SLICEM_X0 CLBLM_R_X35Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y147.SLICEM_X0 CLBLM_R_X35Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y146.SLICEM_X0 CLBLM_R_X35Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y145.SLICEM_X0 CLBLM_R_X35Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y144.SLICEM_X0 CLBLM_R_X35Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y143.SLICEM_X0 CLBLM_R_X35Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y142.SLICEM_X0 CLBLM_R_X35Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y141.SLICEM_X0 CLBLM_R_X35Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y140.SLICEM_X0 CLBLM_R_X35Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y139.SLICEM_X0 CLBLM_R_X35Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y138.SLICEM_X0 CLBLM_R_X35Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y137.SLICEM_X0 CLBLM_R_X35Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y136.SLICEM_X0 CLBLM_R_X35Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y135.SLICEM_X0 CLBLM_R_X35Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y134.SLICEM_X0 CLBLM_R_X35Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y133.SLICEM_X0 CLBLM_R_X35Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y132.SLICEM_X0 CLBLM_R_X35Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y131.SLICEM_X0 CLBLM_R_X35Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y130.SLICEM_X0 CLBLM_R_X35Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y129.SLICEM_X0 CLBLM_R_X35Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y128.SLICEM_X0 CLBLM_R_X35Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y127.SLICEM_X0 CLBLM_R_X35Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y126.SLICEM_X0 CLBLM_R_X35Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y125.SLICEM_X0 CLBLM_R_X35Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y124.SLICEM_X0 CLBLM_R_X35Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y123.SLICEM_X0 CLBLM_R_X35Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y122.SLICEM_X0 CLBLM_R_X35Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y121.SLICEM_X0 CLBLM_R_X35Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y120.SLICEM_X0 CLBLM_R_X35Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y119.SLICEM_X0 CLBLM_R_X35Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y118.SLICEM_X0 CLBLM_R_X35Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y117.SLICEM_X0 CLBLM_R_X35Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y116.SLICEM_X0 CLBLM_R_X35Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y115.SLICEM_X0 CLBLM_R_X35Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y114.SLICEM_X0 CLBLM_R_X35Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y113.SLICEM_X0 CLBLM_R_X35Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y112.SLICEM_X0 CLBLM_R_X35Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y111.SLICEM_X0 CLBLM_R_X35Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y110.SLICEM_X0 CLBLM_R_X35Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y109.SLICEM_X0 CLBLM_R_X35Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y108.SLICEM_X0 CLBLM_R_X35Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y107.SLICEM_X0 CLBLM_R_X35Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y106.SLICEM_X0 CLBLM_R_X35Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y105.SLICEM_X0 CLBLM_R_X35Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y104.SLICEM_X0 CLBLM_R_X35Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y103.SLICEM_X0 CLBLM_R_X35Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y102.SLICEM_X0 CLBLM_R_X35Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y101.SLICEM_X0 CLBLM_R_X35Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y100.SLICEM_X0 CLBLM_R_X35Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y99.SLICEM_X0 CLBLM_R_X35Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y98.SLICEM_X0 CLBLM_R_X35Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y97.SLICEM_X0 CLBLM_R_X35Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y96.SLICEM_X0 CLBLM_R_X35Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y95.SLICEM_X0 CLBLM_R_X35Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y94.SLICEM_X0 CLBLM_R_X35Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y93.SLICEM_X0 CLBLM_R_X35Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y92.SLICEM_X0 CLBLM_R_X35Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y91.SLICEM_X0 CLBLM_R_X35Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y90.SLICEM_X0 CLBLM_R_X35Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y89.SLICEM_X0 CLBLM_R_X35Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y88.SLICEM_X0 CLBLM_R_X35Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y87.SLICEM_X0 CLBLM_R_X35Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y86.SLICEM_X0 CLBLM_R_X35Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y85.SLICEM_X0 CLBLM_R_X35Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y84.SLICEM_X0 CLBLM_R_X35Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y83.SLICEM_X0 CLBLM_R_X35Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y82.SLICEM_X0 CLBLM_R_X35Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y81.SLICEM_X0 CLBLM_R_X35Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y80.SLICEM_X0 CLBLM_R_X35Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y79.SLICEM_X0 CLBLM_R_X35Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y78.SLICEM_X0 CLBLM_R_X35Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y77.SLICEM_X0 CLBLM_R_X35Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y76.SLICEM_X0 CLBLM_R_X35Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y75.SLICEM_X0 CLBLM_R_X35Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y74.SLICEM_X0 CLBLM_R_X35Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y73.SLICEM_X0 CLBLM_R_X35Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y72.SLICEM_X0 CLBLM_R_X35Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y71.SLICEM_X0 CLBLM_R_X35Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y70.SLICEM_X0 CLBLM_R_X35Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y69.SLICEM_X0 CLBLM_R_X35Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y68.SLICEM_X0 CLBLM_R_X35Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y67.SLICEM_X0 CLBLM_R_X35Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y66.SLICEM_X0 CLBLM_R_X35Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y65.SLICEM_X0 CLBLM_R_X35Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y64.SLICEM_X0 CLBLM_R_X35Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y63.SLICEM_X0 CLBLM_R_X35Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y62.SLICEM_X0 CLBLM_R_X35Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y61.SLICEM_X0 CLBLM_R_X35Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y60.SLICEM_X0 CLBLM_R_X35Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y59.SLICEM_X0 CLBLM_R_X35Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y58.SLICEM_X0 CLBLM_R_X35Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y57.SLICEM_X0 CLBLM_R_X35Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y56.SLICEM_X0 CLBLM_R_X35Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y55.SLICEM_X0 CLBLM_R_X35Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y54.SLICEM_X0 CLBLM_R_X35Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y53.SLICEM_X0 CLBLM_R_X35Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y52.SLICEM_X0 CLBLM_R_X35Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y51.SLICEM_X0 CLBLM_R_X35Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y50.SLICEM_X0 CLBLM_R_X35Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y49.SLICEM_X0 CLBLM_R_X35Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y48.SLICEM_X0 CLBLM_R_X35Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y47.SLICEM_X0 CLBLM_R_X35Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y46.SLICEM_X0 CLBLM_R_X35Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y45.SLICEM_X0 CLBLM_R_X35Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y44.SLICEM_X0 CLBLM_R_X35Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y43.SLICEM_X0 CLBLM_R_X35Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y42.SLICEM_X0 CLBLM_R_X35Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y41.SLICEM_X0 CLBLM_R_X35Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y40.SLICEM_X0 CLBLM_R_X35Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y39.SLICEM_X0 CLBLM_R_X35Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y38.SLICEM_X0 CLBLM_R_X35Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y37.SLICEM_X0 CLBLM_R_X35Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y36.SLICEM_X0 CLBLM_R_X35Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y35.SLICEM_X0 CLBLM_R_X35Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y34.SLICEM_X0 CLBLM_R_X35Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y33.SLICEM_X0 CLBLM_R_X35Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y32.SLICEM_X0 CLBLM_R_X35Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y31.SLICEM_X0 CLBLM_R_X35Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y30.SLICEM_X0 CLBLM_R_X35Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y29.SLICEM_X0 CLBLM_R_X35Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y28.SLICEM_X0 CLBLM_R_X35Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y27.SLICEM_X0 CLBLM_R_X35Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y26.SLICEM_X0 CLBLM_R_X35Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y25.SLICEM_X0 CLBLM_R_X35Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y24.SLICEM_X0 CLBLM_R_X35Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y23.SLICEM_X0 CLBLM_R_X35Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y22.SLICEM_X0 CLBLM_R_X35Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y21.SLICEM_X0 CLBLM_R_X35Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y20.SLICEM_X0 CLBLM_R_X35Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y19.SLICEM_X0 CLBLM_R_X35Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y18.SLICEM_X0 CLBLM_R_X35Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y17.SLICEM_X0 CLBLM_R_X35Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y16.SLICEM_X0 CLBLM_R_X35Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y15.SLICEM_X0 CLBLM_R_X35Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y14.SLICEM_X0 CLBLM_R_X35Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y13.SLICEM_X0 CLBLM_R_X35Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y12.SLICEM_X0 CLBLM_R_X35Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y11.SLICEM_X0 CLBLM_R_X35Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y10.SLICEM_X0 CLBLM_R_X35Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y9.SLICEM_X0 CLBLM_R_X35Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y8.SLICEM_X0 CLBLM_R_X35Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y7.SLICEM_X0 CLBLM_R_X35Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y6.SLICEM_X0 CLBLM_R_X35Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y5.SLICEM_X0 CLBLM_R_X35Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y4.SLICEM_X0 CLBLM_R_X35Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y3.SLICEM_X0 CLBLM_R_X35Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y2.SLICEM_X0 CLBLM_R_X35Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y1.SLICEM_X0 CLBLM_R_X35Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="91" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X35Y0.SLICEM_X0 CLBLM_R_X35Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y149.SLICEM_X0 CLBLM_L_X36Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y148.SLICEM_X0 CLBLM_L_X36Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y147.SLICEM_X0 CLBLM_L_X36Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y146.SLICEM_X0 CLBLM_L_X36Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y145.SLICEM_X0 CLBLM_L_X36Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y144.SLICEM_X0 CLBLM_L_X36Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y143.SLICEM_X0 CLBLM_L_X36Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y142.SLICEM_X0 CLBLM_L_X36Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y141.SLICEM_X0 CLBLM_L_X36Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y140.SLICEM_X0 CLBLM_L_X36Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y139.SLICEM_X0 CLBLM_L_X36Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y138.SLICEM_X0 CLBLM_L_X36Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y137.SLICEM_X0 CLBLM_L_X36Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y136.SLICEM_X0 CLBLM_L_X36Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y135.SLICEM_X0 CLBLM_L_X36Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y134.SLICEM_X0 CLBLM_L_X36Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y133.SLICEM_X0 CLBLM_L_X36Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y132.SLICEM_X0 CLBLM_L_X36Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y131.SLICEM_X0 CLBLM_L_X36Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y130.SLICEM_X0 CLBLM_L_X36Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y129.SLICEM_X0 CLBLM_L_X36Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y128.SLICEM_X0 CLBLM_L_X36Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y127.SLICEM_X0 CLBLM_L_X36Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y126.SLICEM_X0 CLBLM_L_X36Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y125.SLICEM_X0 CLBLM_L_X36Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y124.SLICEM_X0 CLBLM_L_X36Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y123.SLICEM_X0 CLBLM_L_X36Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y122.SLICEM_X0 CLBLM_L_X36Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y121.SLICEM_X0 CLBLM_L_X36Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y120.SLICEM_X0 CLBLM_L_X36Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y119.SLICEM_X0 CLBLM_L_X36Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y118.SLICEM_X0 CLBLM_L_X36Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y117.SLICEM_X0 CLBLM_L_X36Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y116.SLICEM_X0 CLBLM_L_X36Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y115.SLICEM_X0 CLBLM_L_X36Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y114.SLICEM_X0 CLBLM_L_X36Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y113.SLICEM_X0 CLBLM_L_X36Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y112.SLICEM_X0 CLBLM_L_X36Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y111.SLICEM_X0 CLBLM_L_X36Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y110.SLICEM_X0 CLBLM_L_X36Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y109.SLICEM_X0 CLBLM_L_X36Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y108.SLICEM_X0 CLBLM_L_X36Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y107.SLICEM_X0 CLBLM_L_X36Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y106.SLICEM_X0 CLBLM_L_X36Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y105.SLICEM_X0 CLBLM_L_X36Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y104.SLICEM_X0 CLBLM_L_X36Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y103.SLICEM_X0 CLBLM_L_X36Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y102.SLICEM_X0 CLBLM_L_X36Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y101.SLICEM_X0 CLBLM_L_X36Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y100.SLICEM_X0 CLBLM_L_X36Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y99.SLICEM_X0 CLBLM_L_X36Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y98.SLICEM_X0 CLBLM_L_X36Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y97.SLICEM_X0 CLBLM_L_X36Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y96.SLICEM_X0 CLBLM_L_X36Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y95.SLICEM_X0 CLBLM_L_X36Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y94.SLICEM_X0 CLBLM_L_X36Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y93.SLICEM_X0 CLBLM_L_X36Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y92.SLICEM_X0 CLBLM_L_X36Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y91.SLICEM_X0 CLBLM_L_X36Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y90.SLICEM_X0 CLBLM_L_X36Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y89.SLICEM_X0 CLBLM_L_X36Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y88.SLICEM_X0 CLBLM_L_X36Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y87.SLICEM_X0 CLBLM_L_X36Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y86.SLICEM_X0 CLBLM_L_X36Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y85.SLICEM_X0 CLBLM_L_X36Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y84.SLICEM_X0 CLBLM_L_X36Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y83.SLICEM_X0 CLBLM_L_X36Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y82.SLICEM_X0 CLBLM_L_X36Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y81.SLICEM_X0 CLBLM_L_X36Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y80.SLICEM_X0 CLBLM_L_X36Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y79.SLICEM_X0 CLBLM_L_X36Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y78.SLICEM_X0 CLBLM_L_X36Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y77.SLICEM_X0 CLBLM_L_X36Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y76.SLICEM_X0 CLBLM_L_X36Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y75.SLICEM_X0 CLBLM_L_X36Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y74.SLICEM_X0 CLBLM_L_X36Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y73.SLICEM_X0 CLBLM_L_X36Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y72.SLICEM_X0 CLBLM_L_X36Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y71.SLICEM_X0 CLBLM_L_X36Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y70.SLICEM_X0 CLBLM_L_X36Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y69.SLICEM_X0 CLBLM_L_X36Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y68.SLICEM_X0 CLBLM_L_X36Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y67.SLICEM_X0 CLBLM_L_X36Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y66.SLICEM_X0 CLBLM_L_X36Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y65.SLICEM_X0 CLBLM_L_X36Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y64.SLICEM_X0 CLBLM_L_X36Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y63.SLICEM_X0 CLBLM_L_X36Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y62.SLICEM_X0 CLBLM_L_X36Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y61.SLICEM_X0 CLBLM_L_X36Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y60.SLICEM_X0 CLBLM_L_X36Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y59.SLICEM_X0 CLBLM_L_X36Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y58.SLICEM_X0 CLBLM_L_X36Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y57.SLICEM_X0 CLBLM_L_X36Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y56.SLICEM_X0 CLBLM_L_X36Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y55.SLICEM_X0 CLBLM_L_X36Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y54.SLICEM_X0 CLBLM_L_X36Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y53.SLICEM_X0 CLBLM_L_X36Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y52.SLICEM_X0 CLBLM_L_X36Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y51.SLICEM_X0 CLBLM_L_X36Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y50.SLICEM_X0 CLBLM_L_X36Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y49.SLICEM_X0 CLBLM_L_X36Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y48.SLICEM_X0 CLBLM_L_X36Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y47.SLICEM_X0 CLBLM_L_X36Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y46.SLICEM_X0 CLBLM_L_X36Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y45.SLICEM_X0 CLBLM_L_X36Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y44.SLICEM_X0 CLBLM_L_X36Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y43.SLICEM_X0 CLBLM_L_X36Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y42.SLICEM_X0 CLBLM_L_X36Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y41.SLICEM_X0 CLBLM_L_X36Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y40.SLICEM_X0 CLBLM_L_X36Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y39.SLICEM_X0 CLBLM_L_X36Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y38.SLICEM_X0 CLBLM_L_X36Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y37.SLICEM_X0 CLBLM_L_X36Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y36.SLICEM_X0 CLBLM_L_X36Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y35.SLICEM_X0 CLBLM_L_X36Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y34.SLICEM_X0 CLBLM_L_X36Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y33.SLICEM_X0 CLBLM_L_X36Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y32.SLICEM_X0 CLBLM_L_X36Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y31.SLICEM_X0 CLBLM_L_X36Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y30.SLICEM_X0 CLBLM_L_X36Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y29.SLICEM_X0 CLBLM_L_X36Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y28.SLICEM_X0 CLBLM_L_X36Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y27.SLICEM_X0 CLBLM_L_X36Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y26.SLICEM_X0 CLBLM_L_X36Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y25.SLICEM_X0 CLBLM_L_X36Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y24.SLICEM_X0 CLBLM_L_X36Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y23.SLICEM_X0 CLBLM_L_X36Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y22.SLICEM_X0 CLBLM_L_X36Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y21.SLICEM_X0 CLBLM_L_X36Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y20.SLICEM_X0 CLBLM_L_X36Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y19.SLICEM_X0 CLBLM_L_X36Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y18.SLICEM_X0 CLBLM_L_X36Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y17.SLICEM_X0 CLBLM_L_X36Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y16.SLICEM_X0 CLBLM_L_X36Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y15.SLICEM_X0 CLBLM_L_X36Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y14.SLICEM_X0 CLBLM_L_X36Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y13.SLICEM_X0 CLBLM_L_X36Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y12.SLICEM_X0 CLBLM_L_X36Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y11.SLICEM_X0 CLBLM_L_X36Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y10.SLICEM_X0 CLBLM_L_X36Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y9.SLICEM_X0 CLBLM_L_X36Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y8.SLICEM_X0 CLBLM_L_X36Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y7.SLICEM_X0 CLBLM_L_X36Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y6.SLICEM_X0 CLBLM_L_X36Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y5.SLICEM_X0 CLBLM_L_X36Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y4.SLICEM_X0 CLBLM_L_X36Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y3.SLICEM_X0 CLBLM_L_X36Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y2.SLICEM_X0 CLBLM_L_X36Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y1.SLICEM_X0 CLBLM_L_X36Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="92" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X36Y0.SLICEM_X0 CLBLM_L_X36Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y99.SLICEL_X0 CLBLL_L_X38Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y98.SLICEL_X0 CLBLL_L_X38Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y97.SLICEL_X0 CLBLL_L_X38Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y96.SLICEL_X0 CLBLL_L_X38Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y95.SLICEL_X0 CLBLL_L_X38Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y94.SLICEL_X0 CLBLL_L_X38Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y93.SLICEL_X0 CLBLL_L_X38Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y92.SLICEL_X0 CLBLL_L_X38Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y91.SLICEL_X0 CLBLL_L_X38Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y90.SLICEL_X0 CLBLL_L_X38Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y89.SLICEL_X0 CLBLL_L_X38Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y88.SLICEL_X0 CLBLL_L_X38Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y87.SLICEL_X0 CLBLL_L_X38Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y86.SLICEL_X0 CLBLL_L_X38Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y85.SLICEL_X0 CLBLL_L_X38Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y84.SLICEL_X0 CLBLL_L_X38Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y83.SLICEL_X0 CLBLL_L_X38Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y82.SLICEL_X0 CLBLL_L_X38Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y81.SLICEL_X0 CLBLL_L_X38Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y80.SLICEL_X0 CLBLL_L_X38Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y79.SLICEL_X0 CLBLL_L_X38Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y78.SLICEL_X0 CLBLL_L_X38Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y77.SLICEL_X0 CLBLL_L_X38Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y76.SLICEL_X0 CLBLL_L_X38Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y75.SLICEL_X0 CLBLL_L_X38Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y74.SLICEL_X0 CLBLL_L_X38Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y73.SLICEL_X0 CLBLL_L_X38Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y72.SLICEL_X0 CLBLL_L_X38Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y71.SLICEL_X0 CLBLL_L_X38Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y70.SLICEL_X0 CLBLL_L_X38Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y69.SLICEL_X0 CLBLL_L_X38Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y68.SLICEL_X0 CLBLL_L_X38Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y67.SLICEL_X0 CLBLL_L_X38Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y66.SLICEL_X0 CLBLL_L_X38Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y65.SLICEL_X0 CLBLL_L_X38Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y64.SLICEL_X0 CLBLL_L_X38Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y63.SLICEL_X0 CLBLL_L_X38Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y62.SLICEL_X0 CLBLL_L_X38Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y61.SLICEL_X0 CLBLL_L_X38Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y60.SLICEL_X0 CLBLL_L_X38Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y59.SLICEL_X0 CLBLL_L_X38Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y58.SLICEL_X0 CLBLL_L_X38Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y57.SLICEL_X0 CLBLL_L_X38Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y56.SLICEL_X0 CLBLL_L_X38Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y55.SLICEL_X0 CLBLL_L_X38Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y54.SLICEL_X0 CLBLL_L_X38Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y53.SLICEL_X0 CLBLL_L_X38Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y52.SLICEL_X0 CLBLL_L_X38Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y51.SLICEL_X0 CLBLL_L_X38Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y50.SLICEL_X0 CLBLL_L_X38Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y49.SLICEL_X0 CLBLL_L_X38Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y48.SLICEL_X0 CLBLL_L_X38Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y47.SLICEL_X0 CLBLL_L_X38Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y46.SLICEL_X0 CLBLL_L_X38Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y45.SLICEL_X0 CLBLL_L_X38Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y44.SLICEL_X0 CLBLL_L_X38Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y43.SLICEL_X0 CLBLL_L_X38Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y42.SLICEL_X0 CLBLL_L_X38Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y41.SLICEL_X0 CLBLL_L_X38Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y40.SLICEL_X0 CLBLL_L_X38Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y39.SLICEL_X0 CLBLL_L_X38Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y38.SLICEL_X0 CLBLL_L_X38Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y37.SLICEL_X0 CLBLL_L_X38Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y36.SLICEL_X0 CLBLL_L_X38Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y35.SLICEL_X0 CLBLL_L_X38Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y34.SLICEL_X0 CLBLL_L_X38Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y33.SLICEL_X0 CLBLL_L_X38Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y32.SLICEL_X0 CLBLL_L_X38Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y31.SLICEL_X0 CLBLL_L_X38Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y30.SLICEL_X0 CLBLL_L_X38Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y29.SLICEL_X0 CLBLL_L_X38Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y28.SLICEL_X0 CLBLL_L_X38Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y27.SLICEL_X0 CLBLL_L_X38Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y26.SLICEL_X0 CLBLL_L_X38Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y25.SLICEL_X0 CLBLL_L_X38Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y24.SLICEL_X0 CLBLL_L_X38Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y23.SLICEL_X0 CLBLL_L_X38Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y22.SLICEL_X0 CLBLL_L_X38Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y21.SLICEL_X0 CLBLL_L_X38Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y20.SLICEL_X0 CLBLL_L_X38Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y19.SLICEL_X0 CLBLL_L_X38Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y18.SLICEL_X0 CLBLL_L_X38Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y17.SLICEL_X0 CLBLL_L_X38Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y16.SLICEL_X0 CLBLL_L_X38Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y15.SLICEL_X0 CLBLL_L_X38Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y14.SLICEL_X0 CLBLL_L_X38Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y13.SLICEL_X0 CLBLL_L_X38Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y12.SLICEL_X0 CLBLL_L_X38Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y11.SLICEL_X0 CLBLL_L_X38Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y10.SLICEL_X0 CLBLL_L_X38Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y9.SLICEL_X0 CLBLL_L_X38Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y8.SLICEL_X0 CLBLL_L_X38Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y7.SLICEL_X0 CLBLL_L_X38Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y6.SLICEL_X0 CLBLL_L_X38Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y5.SLICEL_X0 CLBLL_L_X38Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y4.SLICEL_X0 CLBLL_L_X38Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y3.SLICEL_X0 CLBLL_L_X38Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y2.SLICEL_X0 CLBLL_L_X38Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y1.SLICEL_X0 CLBLL_L_X38Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="98" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X38Y0.SLICEL_X0 CLBLL_L_X38Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y99.SLICEM_X0 CLBLM_R_X39Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y98.SLICEM_X0 CLBLM_R_X39Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y97.SLICEM_X0 CLBLM_R_X39Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y96.SLICEM_X0 CLBLM_R_X39Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y95.SLICEM_X0 CLBLM_R_X39Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y94.SLICEM_X0 CLBLM_R_X39Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y93.SLICEM_X0 CLBLM_R_X39Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y92.SLICEM_X0 CLBLM_R_X39Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y91.SLICEM_X0 CLBLM_R_X39Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y90.SLICEM_X0 CLBLM_R_X39Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y89.SLICEM_X0 CLBLM_R_X39Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y88.SLICEM_X0 CLBLM_R_X39Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y87.SLICEM_X0 CLBLM_R_X39Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y86.SLICEM_X0 CLBLM_R_X39Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y85.SLICEM_X0 CLBLM_R_X39Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y84.SLICEM_X0 CLBLM_R_X39Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y83.SLICEM_X0 CLBLM_R_X39Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y82.SLICEM_X0 CLBLM_R_X39Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y81.SLICEM_X0 CLBLM_R_X39Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y80.SLICEM_X0 CLBLM_R_X39Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y79.SLICEM_X0 CLBLM_R_X39Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y78.SLICEM_X0 CLBLM_R_X39Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y77.SLICEM_X0 CLBLM_R_X39Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y76.SLICEM_X0 CLBLM_R_X39Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y75.SLICEM_X0 CLBLM_R_X39Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y74.SLICEM_X0 CLBLM_R_X39Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y73.SLICEM_X0 CLBLM_R_X39Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y72.SLICEM_X0 CLBLM_R_X39Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y71.SLICEM_X0 CLBLM_R_X39Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y70.SLICEM_X0 CLBLM_R_X39Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y69.SLICEM_X0 CLBLM_R_X39Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y68.SLICEM_X0 CLBLM_R_X39Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y67.SLICEM_X0 CLBLM_R_X39Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y66.SLICEM_X0 CLBLM_R_X39Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y65.SLICEM_X0 CLBLM_R_X39Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y64.SLICEM_X0 CLBLM_R_X39Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y63.SLICEM_X0 CLBLM_R_X39Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y62.SLICEM_X0 CLBLM_R_X39Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y61.SLICEM_X0 CLBLM_R_X39Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y60.SLICEM_X0 CLBLM_R_X39Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y59.SLICEM_X0 CLBLM_R_X39Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y58.SLICEM_X0 CLBLM_R_X39Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y57.SLICEM_X0 CLBLM_R_X39Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y56.SLICEM_X0 CLBLM_R_X39Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y55.SLICEM_X0 CLBLM_R_X39Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y54.SLICEM_X0 CLBLM_R_X39Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y53.SLICEM_X0 CLBLM_R_X39Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y52.SLICEM_X0 CLBLM_R_X39Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y51.SLICEM_X0 CLBLM_R_X39Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y50.SLICEM_X0 CLBLM_R_X39Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y49.SLICEM_X0 CLBLM_R_X39Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y48.SLICEM_X0 CLBLM_R_X39Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y47.SLICEM_X0 CLBLM_R_X39Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y46.SLICEM_X0 CLBLM_R_X39Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y45.SLICEM_X0 CLBLM_R_X39Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y44.SLICEM_X0 CLBLM_R_X39Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y43.SLICEM_X0 CLBLM_R_X39Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y42.SLICEM_X0 CLBLM_R_X39Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y41.SLICEM_X0 CLBLM_R_X39Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y40.SLICEM_X0 CLBLM_R_X39Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y39.SLICEM_X0 CLBLM_R_X39Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y38.SLICEM_X0 CLBLM_R_X39Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y37.SLICEM_X0 CLBLM_R_X39Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y36.SLICEM_X0 CLBLM_R_X39Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y35.SLICEM_X0 CLBLM_R_X39Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y34.SLICEM_X0 CLBLM_R_X39Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y33.SLICEM_X0 CLBLM_R_X39Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y32.SLICEM_X0 CLBLM_R_X39Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y31.SLICEM_X0 CLBLM_R_X39Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y30.SLICEM_X0 CLBLM_R_X39Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y29.SLICEM_X0 CLBLM_R_X39Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y28.SLICEM_X0 CLBLM_R_X39Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y27.SLICEM_X0 CLBLM_R_X39Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y26.SLICEM_X0 CLBLM_R_X39Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y25.SLICEM_X0 CLBLM_R_X39Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y24.SLICEM_X0 CLBLM_R_X39Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y23.SLICEM_X0 CLBLM_R_X39Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y22.SLICEM_X0 CLBLM_R_X39Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y21.SLICEM_X0 CLBLM_R_X39Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y20.SLICEM_X0 CLBLM_R_X39Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y19.SLICEM_X0 CLBLM_R_X39Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y18.SLICEM_X0 CLBLM_R_X39Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y17.SLICEM_X0 CLBLM_R_X39Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y16.SLICEM_X0 CLBLM_R_X39Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y15.SLICEM_X0 CLBLM_R_X39Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y14.SLICEM_X0 CLBLM_R_X39Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y13.SLICEM_X0 CLBLM_R_X39Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y12.SLICEM_X0 CLBLM_R_X39Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y11.SLICEM_X0 CLBLM_R_X39Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y10.SLICEM_X0 CLBLM_R_X39Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y9.SLICEM_X0 CLBLM_R_X39Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y8.SLICEM_X0 CLBLM_R_X39Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y7.SLICEM_X0 CLBLM_R_X39Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y6.SLICEM_X0 CLBLM_R_X39Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y5.SLICEM_X0 CLBLM_R_X39Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y4.SLICEM_X0 CLBLM_R_X39Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y3.SLICEM_X0 CLBLM_R_X39Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y2.SLICEM_X0 CLBLM_R_X39Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y1.SLICEM_X0 CLBLM_R_X39Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="101" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X39Y0.SLICEM_X0 CLBLM_R_X39Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y99.SLICEL_X0 CLBLL_L_X40Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y98.SLICEL_X0 CLBLL_L_X40Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y97.SLICEL_X0 CLBLL_L_X40Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y96.SLICEL_X0 CLBLL_L_X40Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y95.SLICEL_X0 CLBLL_L_X40Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y94.SLICEL_X0 CLBLL_L_X40Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y93.SLICEL_X0 CLBLL_L_X40Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y92.SLICEL_X0 CLBLL_L_X40Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y91.SLICEL_X0 CLBLL_L_X40Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y90.SLICEL_X0 CLBLL_L_X40Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y89.SLICEL_X0 CLBLL_L_X40Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y88.SLICEL_X0 CLBLL_L_X40Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y87.SLICEL_X0 CLBLL_L_X40Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y86.SLICEL_X0 CLBLL_L_X40Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y85.SLICEL_X0 CLBLL_L_X40Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y84.SLICEL_X0 CLBLL_L_X40Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y83.SLICEL_X0 CLBLL_L_X40Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y82.SLICEL_X0 CLBLL_L_X40Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y81.SLICEL_X0 CLBLL_L_X40Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y80.SLICEL_X0 CLBLL_L_X40Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y79.SLICEL_X0 CLBLL_L_X40Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y78.SLICEL_X0 CLBLL_L_X40Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y77.SLICEL_X0 CLBLL_L_X40Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y76.SLICEL_X0 CLBLL_L_X40Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y75.SLICEL_X0 CLBLL_L_X40Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y74.SLICEL_X0 CLBLL_L_X40Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y73.SLICEL_X0 CLBLL_L_X40Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y72.SLICEL_X0 CLBLL_L_X40Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y71.SLICEL_X0 CLBLL_L_X40Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y70.SLICEL_X0 CLBLL_L_X40Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y69.SLICEL_X0 CLBLL_L_X40Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y68.SLICEL_X0 CLBLL_L_X40Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y67.SLICEL_X0 CLBLL_L_X40Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y66.SLICEL_X0 CLBLL_L_X40Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y65.SLICEL_X0 CLBLL_L_X40Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y64.SLICEL_X0 CLBLL_L_X40Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y63.SLICEL_X0 CLBLL_L_X40Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y62.SLICEL_X0 CLBLL_L_X40Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y61.SLICEL_X0 CLBLL_L_X40Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y60.SLICEL_X0 CLBLL_L_X40Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y59.SLICEL_X0 CLBLL_L_X40Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y58.SLICEL_X0 CLBLL_L_X40Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y57.SLICEL_X0 CLBLL_L_X40Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y56.SLICEL_X0 CLBLL_L_X40Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y55.SLICEL_X0 CLBLL_L_X40Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y54.SLICEL_X0 CLBLL_L_X40Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y53.SLICEL_X0 CLBLL_L_X40Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y52.SLICEL_X0 CLBLL_L_X40Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y51.SLICEL_X0 CLBLL_L_X40Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y50.SLICEL_X0 CLBLL_L_X40Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y49.SLICEL_X0 CLBLL_L_X40Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y48.SLICEL_X0 CLBLL_L_X40Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y47.SLICEL_X0 CLBLL_L_X40Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y46.SLICEL_X0 CLBLL_L_X40Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y45.SLICEL_X0 CLBLL_L_X40Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y44.SLICEL_X0 CLBLL_L_X40Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y43.SLICEL_X0 CLBLL_L_X40Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y42.SLICEL_X0 CLBLL_L_X40Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y41.SLICEL_X0 CLBLL_L_X40Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y40.SLICEL_X0 CLBLL_L_X40Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y39.SLICEL_X0 CLBLL_L_X40Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y38.SLICEL_X0 CLBLL_L_X40Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y37.SLICEL_X0 CLBLL_L_X40Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y36.SLICEL_X0 CLBLL_L_X40Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y35.SLICEL_X0 CLBLL_L_X40Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y34.SLICEL_X0 CLBLL_L_X40Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y33.SLICEL_X0 CLBLL_L_X40Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y32.SLICEL_X0 CLBLL_L_X40Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y31.SLICEL_X0 CLBLL_L_X40Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y30.SLICEL_X0 CLBLL_L_X40Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y29.SLICEL_X0 CLBLL_L_X40Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y28.SLICEL_X0 CLBLL_L_X40Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y27.SLICEL_X0 CLBLL_L_X40Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y26.SLICEL_X0 CLBLL_L_X40Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y25.SLICEL_X0 CLBLL_L_X40Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y24.SLICEL_X0 CLBLL_L_X40Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y23.SLICEL_X0 CLBLL_L_X40Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y22.SLICEL_X0 CLBLL_L_X40Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y21.SLICEL_X0 CLBLL_L_X40Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y20.SLICEL_X0 CLBLL_L_X40Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y19.SLICEL_X0 CLBLL_L_X40Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y18.SLICEL_X0 CLBLL_L_X40Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y17.SLICEL_X0 CLBLL_L_X40Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y16.SLICEL_X0 CLBLL_L_X40Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y15.SLICEL_X0 CLBLL_L_X40Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y14.SLICEL_X0 CLBLL_L_X40Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y13.SLICEL_X0 CLBLL_L_X40Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y12.SLICEL_X0 CLBLL_L_X40Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y11.SLICEL_X0 CLBLL_L_X40Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y10.SLICEL_X0 CLBLL_L_X40Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y9.SLICEL_X0 CLBLL_L_X40Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y8.SLICEL_X0 CLBLL_L_X40Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y7.SLICEL_X0 CLBLL_L_X40Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y6.SLICEL_X0 CLBLL_L_X40Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y5.SLICEL_X0 CLBLL_L_X40Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y4.SLICEL_X0 CLBLL_L_X40Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y3.SLICEL_X0 CLBLL_L_X40Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y2.SLICEL_X0 CLBLL_L_X40Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y1.SLICEL_X0 CLBLL_L_X40Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="102" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X40Y0.SLICEL_X0 CLBLL_L_X40Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="55">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y99.SLICEM_X0 CLBLM_R_X41Y99.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="56">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y98.SLICEM_X0 CLBLM_R_X41Y98.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="57">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y97.SLICEM_X0 CLBLM_R_X41Y97.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="58">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y96.SLICEM_X0 CLBLM_R_X41Y96.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="59">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y95.SLICEM_X0 CLBLM_R_X41Y95.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="60">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y94.SLICEM_X0 CLBLM_R_X41Y94.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="61">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y93.SLICEM_X0 CLBLM_R_X41Y93.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="62">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y92.SLICEM_X0 CLBLM_R_X41Y92.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="63">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y91.SLICEM_X0 CLBLM_R_X41Y91.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="64">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y90.SLICEM_X0 CLBLM_R_X41Y90.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="65">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y89.SLICEM_X0 CLBLM_R_X41Y89.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="66">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y88.SLICEM_X0 CLBLM_R_X41Y88.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="67">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y87.SLICEM_X0 CLBLM_R_X41Y87.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="68">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y86.SLICEM_X0 CLBLM_R_X41Y86.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="69">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y85.SLICEM_X0 CLBLM_R_X41Y85.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="70">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y84.SLICEM_X0 CLBLM_R_X41Y84.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="71">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y83.SLICEM_X0 CLBLM_R_X41Y83.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="72">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y82.SLICEM_X0 CLBLM_R_X41Y82.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="73">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y81.SLICEM_X0 CLBLM_R_X41Y81.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="74">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y80.SLICEM_X0 CLBLM_R_X41Y80.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="75">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y79.SLICEM_X0 CLBLM_R_X41Y79.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="76">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y78.SLICEM_X0 CLBLM_R_X41Y78.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="77">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y77.SLICEM_X0 CLBLM_R_X41Y77.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="78">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y76.SLICEM_X0 CLBLM_R_X41Y76.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="79">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y75.SLICEM_X0 CLBLM_R_X41Y75.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="81">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y74.SLICEM_X0 CLBLM_R_X41Y74.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="82">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y73.SLICEM_X0 CLBLM_R_X41Y73.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="83">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y72.SLICEM_X0 CLBLM_R_X41Y72.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="84">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y71.SLICEM_X0 CLBLM_R_X41Y71.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="85">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y70.SLICEM_X0 CLBLM_R_X41Y70.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="86">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y69.SLICEM_X0 CLBLM_R_X41Y69.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="87">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y68.SLICEM_X0 CLBLM_R_X41Y68.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="88">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y67.SLICEM_X0 CLBLM_R_X41Y67.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="89">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y66.SLICEM_X0 CLBLM_R_X41Y66.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="90">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y65.SLICEM_X0 CLBLM_R_X41Y65.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="91">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y64.SLICEM_X0 CLBLM_R_X41Y64.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="92">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y63.SLICEM_X0 CLBLM_R_X41Y63.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="93">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y62.SLICEM_X0 CLBLM_R_X41Y62.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="94">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y61.SLICEM_X0 CLBLM_R_X41Y61.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="95">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y60.SLICEM_X0 CLBLM_R_X41Y60.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="96">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y59.SLICEM_X0 CLBLM_R_X41Y59.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="97">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y58.SLICEM_X0 CLBLM_R_X41Y58.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="98">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y57.SLICEM_X0 CLBLM_R_X41Y57.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="99">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y56.SLICEM_X0 CLBLM_R_X41Y56.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="100">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y55.SLICEM_X0 CLBLM_R_X41Y55.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="101">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y54.SLICEM_X0 CLBLM_R_X41Y54.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="102">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y53.SLICEM_X0 CLBLM_R_X41Y53.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="103">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y52.SLICEM_X0 CLBLM_R_X41Y52.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="104">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y51.SLICEM_X0 CLBLM_R_X41Y51.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="106">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y50.SLICEM_X0 CLBLM_R_X41Y50.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="108">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y49.SLICEM_X0 CLBLM_R_X41Y49.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="109">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y48.SLICEM_X0 CLBLM_R_X41Y48.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="110">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y47.SLICEM_X0 CLBLM_R_X41Y47.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="111">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y46.SLICEM_X0 CLBLM_R_X41Y46.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="112">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y45.SLICEM_X0 CLBLM_R_X41Y45.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="113">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y44.SLICEM_X0 CLBLM_R_X41Y44.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="114">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y43.SLICEM_X0 CLBLM_R_X41Y43.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="115">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y42.SLICEM_X0 CLBLM_R_X41Y42.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="116">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y41.SLICEM_X0 CLBLM_R_X41Y41.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="117">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y40.SLICEM_X0 CLBLM_R_X41Y40.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="118">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y39.SLICEM_X0 CLBLM_R_X41Y39.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="119">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y38.SLICEM_X0 CLBLM_R_X41Y38.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="120">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y37.SLICEM_X0 CLBLM_R_X41Y37.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="121">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y36.SLICEM_X0 CLBLM_R_X41Y36.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="122">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y35.SLICEM_X0 CLBLM_R_X41Y35.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="123">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y34.SLICEM_X0 CLBLM_R_X41Y34.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="124">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y33.SLICEM_X0 CLBLM_R_X41Y33.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="125">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y32.SLICEM_X0 CLBLM_R_X41Y32.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="126">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y31.SLICEM_X0 CLBLM_R_X41Y31.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="127">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y30.SLICEM_X0 CLBLM_R_X41Y30.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="128">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y29.SLICEM_X0 CLBLM_R_X41Y29.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="129">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y28.SLICEM_X0 CLBLM_R_X41Y28.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="130">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y27.SLICEM_X0 CLBLM_R_X41Y27.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="131">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y26.SLICEM_X0 CLBLM_R_X41Y26.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="132">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y25.SLICEM_X0 CLBLM_R_X41Y25.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="134">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y24.SLICEM_X0 CLBLM_R_X41Y24.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="135">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y23.SLICEM_X0 CLBLM_R_X41Y23.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="136">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y22.SLICEM_X0 CLBLM_R_X41Y22.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="137">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y21.SLICEM_X0 CLBLM_R_X41Y21.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="138">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y20.SLICEM_X0 CLBLM_R_X41Y20.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="139">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y19.SLICEM_X0 CLBLM_R_X41Y19.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="140">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y18.SLICEM_X0 CLBLM_R_X41Y18.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="141">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y17.SLICEM_X0 CLBLM_R_X41Y17.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="142">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y16.SLICEM_X0 CLBLM_R_X41Y16.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="143">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y15.SLICEM_X0 CLBLM_R_X41Y15.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="144">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y14.SLICEM_X0 CLBLM_R_X41Y14.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="145">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y13.SLICEM_X0 CLBLM_R_X41Y13.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="146">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y12.SLICEM_X0 CLBLM_R_X41Y12.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="147">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y11.SLICEM_X0 CLBLM_R_X41Y11.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="148">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y10.SLICEM_X0 CLBLM_R_X41Y10.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="149">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y9.SLICEM_X0 CLBLM_R_X41Y9.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="150">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y8.SLICEM_X0 CLBLM_R_X41Y8.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="151">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y7.SLICEM_X0 CLBLM_R_X41Y7.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="152">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y6.SLICEM_X0 CLBLM_R_X41Y6.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="153">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y5.SLICEM_X0 CLBLM_R_X41Y5.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="154">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y4.SLICEM_X0 CLBLM_R_X41Y4.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="155">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y3.SLICEM_X0 CLBLM_R_X41Y3.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="156">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y2.SLICEM_X0 CLBLM_R_X41Y2.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="157">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y1.SLICEM_X0 CLBLM_R_X41Y1.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="105" y="159">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X41Y0.SLICEM_X0 CLBLM_R_X41Y0.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CMT_TOP_L_UPPER_T" x="107" y="62">
        <metadata>
          <meta name="fasm_prefix">CMT_TOP_L_UPPER_T_X106Y96</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CMT_TOP_L_UPPER_T" x="107" y="115">
        <metadata>
          <meta name="fasm_prefix">CMT_TOP_L_UPPER_T_X106Y44</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_SING" x="114" y="55">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_SING_X43Y99
IOI3_TILE : RIOI3_SING_X43Y99
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="56">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y97
IOI3_TILE : RIOI3_X43Y97
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="57">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y97
IOI3_TILE : RIOI3_X43Y97
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="58">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y95
IOI3_TILE : RIOI3_X43Y95
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="59">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y95
IOI3_TILE : RIOI3_X43Y95
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="60">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y93
IOI3_TILE : RIOI3_TBYTESRC_X43Y93
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="61">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y93
IOI3_TILE : RIOI3_TBYTESRC_X43Y93
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="62">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y91
IOI3_TILE : RIOI3_X43Y91
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="63">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y91
IOI3_TILE : RIOI3_X43Y91
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="64">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y89
IOI3_TILE : RIOI3_X43Y89
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="65">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y89
IOI3_TILE : RIOI3_X43Y89
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="66">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y87
IOI3_TILE : RIOI3_TBYTETERM_X43Y87
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="67">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y87
IOI3_TILE : RIOI3_TBYTETERM_X43Y87
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="68">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y85
IOI3_TILE : RIOI3_X43Y85
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="69">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y85
IOI3_TILE : RIOI3_X43Y85
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="70">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y83
IOI3_TILE : RIOI3_X43Y83
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="71">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y83
IOI3_TILE : RIOI3_X43Y83
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="72">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y81
IOI3_TILE : RIOI3_TBYTESRC_X43Y81
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="73">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y81
IOI3_TILE : RIOI3_TBYTESRC_X43Y81
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="74">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y79
IOI3_TILE : RIOI3_X43Y79
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="75">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y79
IOI3_TILE : RIOI3_X43Y79
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="76">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y77
IOI3_TILE : RIOI3_X43Y77
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="77">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y77
IOI3_TILE : RIOI3_X43Y77
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="78">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y75
IOI3_TILE : RIOI3_X43Y75
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="79">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y75
IOI3_TILE : RIOI3_X43Y75
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-HCLK_IOI3" x="114" y="80">
        <metadata>
          <meta name="fasm_prefix">HCLK_IOI3_X113Y78</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="81">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y73
IOI3_TILE : RIOI3_X43Y73
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="82">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y73
IOI3_TILE : RIOI3_X43Y73
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="83">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y71
IOI3_TILE : RIOI3_X43Y71
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="84">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y71
IOI3_TILE : RIOI3_X43Y71
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="85">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y69
IOI3_TILE : RIOI3_TBYTESRC_X43Y69
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="86">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y69
IOI3_TILE : RIOI3_TBYTESRC_X43Y69
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="87">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y67
IOI3_TILE : RIOI3_X43Y67
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="88">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y67
IOI3_TILE : RIOI3_X43Y67
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="89">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y65
IOI3_TILE : RIOI3_X43Y65
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="90">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y65
IOI3_TILE : RIOI3_X43Y65
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="91">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y63
IOI3_TILE : RIOI3_TBYTETERM_X43Y63
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="92">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y63
IOI3_TILE : RIOI3_TBYTETERM_X43Y63
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="93">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y61
IOI3_TILE : RIOI3_X43Y61
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="94">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y61
IOI3_TILE : RIOI3_X43Y61
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="95">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y59
IOI3_TILE : RIOI3_X43Y59
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="96">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y59
IOI3_TILE : RIOI3_X43Y59
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="97">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y57
IOI3_TILE : RIOI3_TBYTESRC_X43Y57
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="98">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y57
IOI3_TILE : RIOI3_TBYTESRC_X43Y57
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="99">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y55
IOI3_TILE : RIOI3_X43Y55
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="100">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y55
IOI3_TILE : RIOI3_X43Y55
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="101">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y53
IOI3_TILE : RIOI3_X43Y53
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="102">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y53
IOI3_TILE : RIOI3_X43Y53
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="103">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y51
IOI3_TILE : RIOI3_X43Y51
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="104">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y51
IOI3_TILE : RIOI3_X43Y51
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_SING" x="114" y="106">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_SING_X43Y50
IOI3_TILE : RIOI3_SING_X43Y50
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_SING" x="114" y="108">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_SING_X43Y49
IOI3_TILE : RIOI3_SING_X43Y49
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="109">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y47
IOI3_TILE : RIOI3_X43Y47
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="110">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y47
IOI3_TILE : RIOI3_X43Y47
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="111">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y45
IOI3_TILE : RIOI3_X43Y45
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="112">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y45
IOI3_TILE : RIOI3_X43Y45
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="113">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y43
IOI3_TILE : RIOI3_TBYTESRC_X43Y43
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="114">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y43
IOI3_TILE : RIOI3_TBYTESRC_X43Y43
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="115">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y41
IOI3_TILE : RIOI3_X43Y41
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="116">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y41
IOI3_TILE : RIOI3_X43Y41
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="117">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y39
IOI3_TILE : RIOI3_X43Y39
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="118">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y39
IOI3_TILE : RIOI3_X43Y39
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="119">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y37
IOI3_TILE : RIOI3_TBYTETERM_X43Y37
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="120">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y37
IOI3_TILE : RIOI3_TBYTETERM_X43Y37
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="121">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y35
IOI3_TILE : RIOI3_X43Y35
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="122">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y35
IOI3_TILE : RIOI3_X43Y35
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="123">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y33
IOI3_TILE : RIOI3_X43Y33
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="124">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y33
IOI3_TILE : RIOI3_X43Y33
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="125">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y31
IOI3_TILE : RIOI3_TBYTESRC_X43Y31
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="126">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y31
IOI3_TILE : RIOI3_TBYTESRC_X43Y31
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="127">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y29
IOI3_TILE : RIOI3_X43Y29
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="128">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y29
IOI3_TILE : RIOI3_X43Y29
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="129">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y27
IOI3_TILE : RIOI3_X43Y27
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="130">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y27
IOI3_TILE : RIOI3_X43Y27
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="131">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y25
IOI3_TILE : RIOI3_X43Y25
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="132">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y25
IOI3_TILE : RIOI3_X43Y25
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-HCLK_IOI3" x="114" y="133">
        <metadata>
          <meta name="fasm_prefix">HCLK_IOI3_X113Y26</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="134">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y23
IOI3_TILE : RIOI3_X43Y23
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="135">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y23
IOI3_TILE : RIOI3_X43Y23
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="136">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y21
IOI3_TILE : RIOI3_X43Y21
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="137">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y21
IOI3_TILE : RIOI3_X43Y21
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="138">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y19
IOI3_TILE : RIOI3_TBYTESRC_X43Y19
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="139">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y19
IOI3_TILE : RIOI3_TBYTESRC_X43Y19
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="140">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y17
IOI3_TILE : RIOI3_X43Y17
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="141">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y17
IOI3_TILE : RIOI3_X43Y17
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="142">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y15
IOI3_TILE : RIOI3_X43Y15
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="143">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y15
IOI3_TILE : RIOI3_X43Y15
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="144">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y13
IOI3_TILE : RIOI3_TBYTETERM_X43Y13
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="145">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y13
IOI3_TILE : RIOI3_TBYTETERM_X43Y13
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="146">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y11
IOI3_TILE : RIOI3_X43Y11
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="147">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y11
IOI3_TILE : RIOI3_X43Y11
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="148">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y9
IOI3_TILE : RIOI3_X43Y9
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="149">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y9
IOI3_TILE : RIOI3_X43Y9
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="150">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y7
IOI3_TILE : RIOI3_TBYTESRC_X43Y7
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="151">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y7
IOI3_TILE : RIOI3_TBYTESRC_X43Y7
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="152">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y5
IOI3_TILE : RIOI3_X43Y5
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="153">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y5
IOI3_TILE : RIOI3_X43Y5
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="154">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y3
IOI3_TILE : RIOI3_X43Y3
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="155">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y3
IOI3_TILE : RIOI3_X43Y3
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_M" x="114" y="156">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y1
IOI3_TILE : RIOI3_X43Y1
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_S" x="114" y="157">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_X43Y1
IOI3_TILE : RIOI3_X43Y1
IOB : IOB_Y1
IDELAY : IDELAY_Y1
ILOGIC : ILOGIC_Y1
OLOGIC : OLOGIC_Y1
</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-RIOPAD_SING" x="114" y="159">
        <metadata>
          <meta name="fasm_placeholders">
IOB_TILE : RIOB33_SING_X43Y0
IOI3_TILE : RIOI3_SING_X43Y0
IOB : IOB_Y0
IDELAY : IDELAY_Y0
ILOGIC : ILOGIC_Y0
OLOGIC : OLOGIC_Y0
</meta>
        </metadata>
      </single>
    </fixed_layout>
  </layout>
  <switchlist>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="short" penalty_cost="0.0" type="short"/>
    <switch Cin="0" Cinternal="5.961999999999999e-09" Cout="0" R="0.0013258925624999999" Tdel="1.86e-10" name="routing_R0.0013258925624999999_C5.961999999999999e-09_Tdel1.86e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.000737319" Tdel="1.34e-10" name="routing_R0.000737319_C0.0_Tdel1.34e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.38e-10" name="routing_R0.0_C0.0_Tdel3.38e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="pass_transistor_R0.0_C0.0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="pass_gate"/>
    <switch Cin="0" Cinternal="1.111e-09" Cout="0" R="0.000424875" Tdel="3.12e-10" name="routing_R0.000424875_C1.111e-09_Tdel3.12e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.24e-10" name="routing_R0.0_C0.0_Tdel1.24e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.09e-10" name="routing_R0.0_C0.0_Tdel2.09e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.0799999999999998e-10" name="routing_R0.0_C0.0_Tdel2.0799999999999998e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.05e-10" name="routing_R0.0_C0.0_Tdel2.05e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.05e-10" name="routing_R0.0_C0.0_Tdel3.05e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.11e-10" name="routing_R0.0_C0.0_Tdel2.11e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.0599999999999999e-10" name="routing_R0.0_C0.0_Tdel2.0599999999999999e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.13e-10" name="routing_R0.0_C0.0_Tdel2.13e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3e-10" name="routing_R0.0_C0.0_Tdel3e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.1399999999999998e-10" name="routing_R0.0_C0.0_Tdel2.1399999999999998e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.91e-10" name="routing_R0.0_C0.0_Tdel1.91e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.6e-11" name="routing_R0.0_C0.0_Tdel9.6e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.2e-11" name="routing_R0.0_C0.0_Tdel7.2e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.2800000000000001e-10" name="routing_R0.0_C0.0_Tdel2.2800000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.3800000000000001e-10" name="routing_R0.0_C0.0_Tdel1.3800000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.52e-10" name="routing_R0.0_C0.0_Tdel1.52e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.0799999999999997e-10" name="routing_R0.0_C0.0_Tdel3.0799999999999997e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.1999999999999995e-11" name="routing_R0.0_C0.0_Tdel5.1999999999999995e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.98e-10" name="routing_R0.0_C0.0_Tdel3.98e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.4e-10" name="routing_R0.0_C0.0_Tdel4.4e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.650000000000001e-10" name="routing_R0.0_C0.0_Tdel6.650000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.24e-10" name="routing_R0.0_C0.0_Tdel4.24e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.27e-10" name="routing_R0.0_C0.0_Tdel1.27e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.41e-10" name="routing_R0.0_C0.0_Tdel3.41e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.02e-10" name="routing_R0.0_C0.0_Tdel3.02e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0004125" Tdel="0.0" name="routing_R0.0004125_C0.0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0015063124999999998" Tdel="0.0" name="routing_R0.0015063124999999998_C0.0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.49e-10" name="routing_R0.0_C0.0_Tdel2.49e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.19e-10" name="routing_R0.0_C0.0_Tdel1.19e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.26e-10" name="routing_R0.0_C0.0_Tdel1.26e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.65e-10" name="routing_R0.0_C0.0_Tdel2.65e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.62e-10" name="routing_R0.0_C0.0_Tdel2.62e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.59e-10" name="routing_R0.0_C0.0_Tdel2.59e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.55e-10" name="routing_R0.0_C0.0_Tdel2.55e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.08e-10" name="routing_R0.0_C0.0_Tdel1.08e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.11e-10" name="routing_R0.0_C0.0_Tdel1.11e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.13e-10" name="routing_R0.0_C0.0_Tdel1.13e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.51e-10" name="routing_R0.0_C0.0_Tdel2.51e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.48e-10" name="routing_R0.0_C0.0_Tdel2.48e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.53e-10" name="routing_R0.0_C0.0_Tdel2.53e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.56e-10" name="routing_R0.0_C0.0_Tdel2.56e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.57e-10" name="routing_R0.0_C0.0_Tdel2.57e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.6000000000000003e-10" name="routing_R0.0_C0.0_Tdel2.6000000000000003e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.6100000000000003e-10" name="routing_R0.0_C0.0_Tdel2.6100000000000003e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.63e-10" name="routing_R0.0_C0.0_Tdel2.63e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.52e-10" name="routing_R0.0_C0.0_Tdel2.52e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.46e-10" name="routing_R0.0_C0.0_Tdel2.46e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.45e-10" name="routing_R0.0_C0.0_Tdel2.45e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.44e-10" name="routing_R0.0_C0.0_Tdel2.44e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.54e-10" name="routing_R0.0_C0.0_Tdel2.54e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.37e-10" name="routing_R0.0_C0.0_Tdel2.37e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.04e-10" name="routing_R0.0_C0.0_Tdel3.04e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7600000000000003e-10" name="routing_R0.0_C0.0_Tdel2.7600000000000003e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.59e-10" name="routing_R0.0_C0.0_Tdel4.59e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.5300000000000004e-10" name="routing_R0.0_C0.0_Tdel4.5300000000000004e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.5500000000000003e-10" name="routing_R0.0_C0.0_Tdel4.5500000000000003e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.8e-10" name="routing_R0.0_C0.0_Tdel4.8e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.81e-10" name="routing_R0.0_C0.0_Tdel4.81e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.74e-10" name="routing_R0.0_C0.0_Tdel4.74e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.76e-10" name="routing_R0.0_C0.0_Tdel4.76e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.16e-10" name="routing_R0.0_C0.0_Tdel5.16e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.17e-10" name="routing_R0.0_C0.0_Tdel5.17e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.1e-10" name="routing_R0.0_C0.0_Tdel5.1e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.13e-10" name="routing_R0.0_C0.0_Tdel5.13e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0299999999999999e-10" name="routing_R0.0_C0.0_Tdel1.0299999999999999e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9e-11" name="routing_R0.0_C0.0_Tdel9e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.7e-11" name="routing_R0.0_C0.0_Tdel9.7e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1e-10" name="routing_R0.0_C0.0_Tdel1e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4e-10" name="routing_R0.0_C0.0_Tdel4e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.15e-10" name="routing_R0.0_C0.0_Tdel2.15e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.41e-10" name="routing_R0.0_C0.0_Tdel2.41e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.31e-10" name="routing_R0.0_C0.0_Tdel2.31e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.81e-10" name="routing_R0.0_C0.0_Tdel2.81e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.01e-10" name="routing_R0.0_C0.0_Tdel1.01e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.5e-11" name="routing_R0.0_C0.0_Tdel9.5e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0699999999999999e-10" name="routing_R0.0_C0.0_Tdel1.0699999999999999e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7500000000000003e-10" name="routing_R0.0_C0.0_Tdel2.7500000000000003e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.06e-10" name="routing_R0.0_C0.0_Tdel3.06e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.68e-10" name="routing_R0.0_C0.0_Tdel4.68e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.75e-10" name="routing_R0.0_C0.0_Tdel4.75e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.62e-10" name="routing_R0.0_C0.0_Tdel4.62e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.699999999999999e-10" name="routing_R0.0_C0.0_Tdel4.699999999999999e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.72e-10" name="routing_R0.0_C0.0_Tdel4.72e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.230000000000001e-10" name="routing_R0.0_C0.0_Tdel5.230000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.14e-10" name="routing_R0.0_C0.0_Tdel5.14e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.5199999999999997e-10" name="routing_R0.0_C0.0_Tdel3.5199999999999997e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.78e-10" name="routing_R0.0_C0.0_Tdel4.78e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.67e-10" name="routing_R0.0_C0.0_Tdel2.67e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2e-10" name="routing_R0.0_C0.0_Tdel1.2e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.18e-10" name="routing_R0.0_C0.0_Tdel1.18e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.23e-10" name="routing_R0.0_C0.0_Tdel2.23e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00104011875" Tdel="7.910000000000001e-10" name="routing_R0.00104011875_C0.0_Tdel7.910000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00104011875" Tdel="8.5e-11" name="routing_R0.00104011875_C0.0_Tdel8.5e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.23e-10" name="routing_R0.0_C0.0_Tdel6.23e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.94e-10" name="routing_R0.0_C0.0_Tdel7.94e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1040000000000001e-09" name="routing_R0.0_C0.0_Tdel1.1040000000000001e-09_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.93e-10" name="routing_R0.0_C0.0_Tdel5.93e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.124e-09" name="routing_R0.0_C0.0_Tdel1.124e-09_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7300000000000004e-10" name="routing_R0.0_C0.0_Tdel2.7300000000000004e-10_Pcost1e-06" penalty_cost="1e-06" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="routing_R0.0_C0.0_Tdel0.0_Pcost1e-06" penalty_cost="1e-06" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.03e-10" name="routing_R0.0_C0.0_Tdel5.03e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.26e-10" name="routing_R0.0_C0.0_Tdel5.26e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.210000000000001e-10" name="routing_R0.0_C0.0_Tdel5.210000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.67e-10" name="routing_R0.0_C0.0_Tdel4.67e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.07e-10" name="routing_R0.0_C0.0_Tdel4.07e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.64e-10" name="routing_R0.0_C0.0_Tdel2.64e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.93e-10" name="routing_R0.0_C0.0_Tdel4.93e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.24e-10" name="routing_R0.0_C0.0_Tdel5.24e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.04e-10" name="routing_R0.0_C0.0_Tdel6.04e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.98e-10" name="routing_R0.0_C0.0_Tdel5.98e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.36e-10" name="routing_R0.0_C0.0_Tdel8.36e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.32e-10" name="routing_R0.0_C0.0_Tdel4.32e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.5e-10" name="routing_R0.0_C0.0_Tdel3.5e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.26e-10" name="routing_R0.0_C0.0_Tdel4.26e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.96e-10" name="routing_R0.0_C0.0_Tdel1.96e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.299999999999999e-11" name="routing_R0.0_C0.0_Tdel7.299999999999999e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.75e-10" name="routing_R0.0_C0.0_Tdel1.75e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.11e-10" name="routing_R0.0_C0.0_Tdel5.11e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.93e-10" name="routing_R0.0_C0.0_Tdel1.93e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014764880625000002" Tdel="1.7799999999999998e-10" name="routing_R0.0014764880625000002_C0.0_Tdel1.7799999999999998e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0034898806249999996" Tdel="1.79e-10" name="routing_R0.0034898806249999996_C0.0_Tdel1.79e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="7.570000000000001e-09" Cout="0" R="0.0" Tdel="0.0" name="routing_R0.0_C7.570000000000001e-09_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="7.713000000000001e-09" Cout="0" R="0.0016107141875" Tdel="1.3800000000000001e-10" name="routing_R0.0016107141875_C7.713000000000001e-09_Tdel1.3800000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="7.485e-09" Cout="0" R="0.00164345225" Tdel="1.7e-10" name="routing_R0.00164345225_C7.485e-09_Tdel1.7e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="6.3249999999999996e-09" Cout="0" R="0.0033916664374999995" Tdel="1.89e-10" name="routing_R0.0033916664374999995_C6.3249999999999996e-09_Tdel1.89e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.39e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.39e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.65e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.65e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.23e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.23e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.24e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.24e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.34e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.34e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7599999999999999e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7599999999999999e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.32e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.32e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.8e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.8e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.32e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.32e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.3800000000000001e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.3800000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7699999999999998e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7699999999999998e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.31e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.31e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.89e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.89e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.22e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.22e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.6700000000000002e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.6700000000000002e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.33e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.33e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.85e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.85e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.79e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.79e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.31e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.31e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="1.3478e-08" Cout="0" R="0.0007569375" Tdel="3.01e-10" name="routing_R0.0007569375_C1.3478e-08_Tdel3.01e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="1.5097e-08" Cout="0" R="0.001915178375" Tdel="1.75e-10" name="routing_R0.001915178375_C1.5097e-08_Tdel1.75e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="7.485e-09" Cout="0" R="0.00164345225" Tdel="1.7e-10" name="routing_R0.00164345225_C7.485e-09_Tdel1.7e-10_Pcost1e-06" penalty_cost="1e-06" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7799999999999998e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7799999999999998e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.75e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.75e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.6800000000000001e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.6800000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.3700000000000002e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.3700000000000002e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.43e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.43e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.3000000000000002e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.3000000000000002e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.4e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.4e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.4e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.4e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.4199999999999997e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.4199999999999997e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1e-12" name="routing_R0.0_C0.0_Tdel1e-12_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3e-11" name="routing_R0.0_C0.0_Tdel3e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.9300000000000004e-10" name="routing_R0.0_C0.0_Tdel3.9300000000000004e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.156e-09" name="routing_R0.0_C0.0_Tdel1.156e-09_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1020000000000001e-09" name="routing_R0.0_C0.0_Tdel1.1020000000000001e-09_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.199999999999999e-11" name="routing_R0.0_C0.0_Tdel9.199999999999999e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.300000000000001e-11" name="routing_R0.0_C0.0_Tdel8.300000000000001e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.15e-10" name="routing_R0.0_C0.0_Tdel8.15e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.29e-10" name="routing_R0.0_C0.0_Tdel1.29e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.9e-10" name="routing_R0.0_C0.0_Tdel1.9e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0008559375" Tdel="0.0" name="routing_R0.0008559375_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0008600624999999999" Tdel="0.0" name="routing_R0.0008600624999999999_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00023718749999999999" Tdel="0.0" name="routing_R0.00023718749999999999_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00020625" Tdel="3e-12" name="routing_R0.00020625_C0_Tdel3e-12_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="1.615e-09" Cout="0" R="0.0" Tdel="5.8e-11" name="routing_R0_C1.615e-09_Tdel5.8e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00023718749999999999" Tdel="5e-09" name="routing_R0.00023718749999999999_C0_Tdel5e-09_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.000240625" Tdel="0.0" name="routing_R0.000240625_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0001753125" Tdel="0.0" name="routing_R0.0001753125_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0999999999999999e-11" name="routing_R0_C0.0_Tdel1.0999999999999999e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0013261875000000001" Tdel="0.0" name="routing_R0.0013261875000000001_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.07e-10" name="routing_R0_C0.0_Tdel5.07e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.4399999999999995e-10" name="routing_R0_C0.0_Tdel3.4399999999999995e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.8399999999999995e-10" name="routing_R0_C0.0_Tdel2.8399999999999995e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.12e-10" name="routing_R0_C0.0_Tdel1.12e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.0000000000000005e-12" name="routing_R0_C0.0_Tdel5.0000000000000005e-12_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018529761249999998" Tdel="0.0" name="routing_R0.0018529761249999998_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014279375000000002" Tdel="0.0" name="routing_R0.0014279375000000002_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014045625" Tdel="0.0" name="routing_R0.0014045625_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.18e-10" name="routing_R0_C0.0_Tdel5.18e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.06e-10" name="routing_R0_C0.0_Tdel5.06e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.49e-10" name="routing_R0_C0.0_Tdel3.49e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.8199999999999996e-10" name="routing_R0_C0.0_Tdel2.8199999999999996e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.16e-10" name="routing_R0_C0.0_Tdel1.16e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2e-12" name="routing_R0_C0.0_Tdel2e-12_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018693454999999999" Tdel="0.0" name="routing_R0.0018693454999999999_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001453375" Tdel="0.0" name="routing_R0.001453375_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.51e-10" name="routing_R0_C0.0_Tdel3.51e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1400000000000001e-10" name="routing_R0_C0.0_Tdel1.1400000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018267858125" Tdel="0.0" name="routing_R0.0018267858125_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0006875" Tdel="0.0" name="routing_R0.0006875_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001408" Tdel="0.0" name="routing_R0.001408_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.220000000000001e-10" name="routing_R0_C0.0_Tdel5.220000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.09e-10" name="routing_R0_C0.0_Tdel5.09e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.46e-10" name="routing_R0_C0.0_Tdel3.46e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014636875" Tdel="0.0" name="routing_R0.0014636875_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.31e-10" name="routing_R0_C0.0_Tdel5.31e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.12e-10" name="routing_R0_C0.0_Tdel5.12e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.72e-10" name="routing_R0_C0.0_Tdel3.72e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.03e-10" name="routing_R0_C0.0_Tdel3.03e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.6e-11" name="routing_R0_C0.0_Tdel1.6e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018333335625" Tdel="0.0" name="routing_R0.0018333335625_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.04e-10" name="routing_R0_C0.0_Tdel5.04e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.7e-10" name="routing_R0_C0.0_Tdel3.7e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.3700000000000002e-10" name="routing_R0_C0.0_Tdel1.3700000000000002e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2999999999999999e-11" name="routing_R0_C0.0_Tdel1.2999999999999999e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018988096875" Tdel="0.0" name="routing_R0.0018988096875_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001401125" Tdel="0.0" name="routing_R0.001401125_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.6799999999999997e-10" name="routing_R0_C0.0_Tdel3.6799999999999997e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.33e-10" name="routing_R0_C0.0_Tdel1.33e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2e-11" name="routing_R0_C0.0_Tdel1.2e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014176249999999998" Tdel="0.0" name="routing_R0.0014176249999999998_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.4e-10" name="routing_R0_C0.0_Tdel5.4e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.200000000000001e-10" name="routing_R0_C0.0_Tdel5.200000000000001e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.77e-10" name="routing_R0_C0.0_Tdel3.77e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.17e-10" name="routing_R0_C0.0_Tdel3.17e-10_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.1999999999999998e-11" name="routing_R0_C0.0_Tdel2.1999999999999998e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001859523875" Tdel="0.0" name="routing_R0.001859523875_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="9.831249999999998e-07" Tdel="1.4e-11" name="routing_R9.831249999999998e-07_C0_Tdel1.4e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00171220225" Tdel="1e-12" name="routing_R0.00171220225_C0_Tdel1e-12_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001337678375" Tdel="1e-12" name="routing_R0.001337678375_C0_Tdel1e-12_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cinternal="1e-12" Cout="0" R="0.0" Tdel="1e-12" name="routing_R0_C1e-12_Tdel1e-12_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1754943508222875e-38" name="routing_R0_C0_Tdel1.1754943508222875e-38_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001375" Tdel="0.0" name="routing_R0.001375_C0_Tdel0.0_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.3175137499999994e-11" name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.375e-13" name="routing_R0_C0_Tdel1.375e-13_Pcost0.0" penalty_cost="0.0" type="mux"/>
    <switch Cin=".77e-15" Cout="4e-15" R="551" Tdel="0.178e-9" buf_size="27.645901" mux_trans_size="2.630740" name="buffer" type="mux"/>
  </switchlist>
  <segmentlist>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="dummy" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="unknown" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="263" name="VCC_NET" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="263" name="GND_NET" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="CLKFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="5" name="BRAM_CASCADE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="25" name="BUFG_CASCADE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="27" name="GCLK" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="7" name="GCLK_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GCLK_INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="52" name="HCLK_CK_IN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BRAM_IMUX" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="25" name="HCLK_COLUMNS" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="HCLK_ROWS" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="HCLK_ROW_TO_COLUMN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="CCIO_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="CCIO_CLK_IN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="PLL_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="PLL_INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="5" name="EE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_BOUNCE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="11" name="WW4BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="48" name="LV_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="13" name="LVB" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="EE4BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="NE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="7" name="SW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="SE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_ALT" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="SS2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="9" name="SE6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_BOUNCE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GFAN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="WR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="ER1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="SS6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="7" name="NN6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="48" name="LV" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_ALT" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="13" name="SW6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="9" name="NE6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="NW6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="NN2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="46" name="LH" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="21" name="ER1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="WL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="WL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="NW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="19" name="SR1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="EL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="13" name="LVB_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="5" name="WW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="21" name="WR1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="EL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
  </segmentlist>
  <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000"/>
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="buffer"/>
    <switch_block fs="3" type="wilton"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.0"/>
      <y distr="uniform" peak="1.0"/>
    </chan_width_distr>
  </device>
  <directlist>
    <direct from_pin="BLK-TL-LIOPAD_S.LIOI_OSOUT11" name="LIOPAD_S.LIOI_OSOUT11_to_LIOPAD_M.LIOI_OSIN10_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_M.LIOI_OSIN10" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_PADOUT0" name="RIOPAD_M.IOB_PADOUT0_to_RIOPAD_S.IOB_DIFFI_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_S.IOB_DIFFI_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_R.CLBLM_L_COUT" name="CLBLM_R.CLBLM_L_COUT_to_CLBLM_R.CLBLM_L_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLM_R.CLBLM_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.RIOI_ISOUT20" name="RIOPAD_M.RIOI_ISOUT20_to_RIOPAD_S.RIOI_ISIN21_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_S.RIOI_ISIN21" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_S.IOB_PADOUT1" name="RIOPAD_S.IOB_PADOUT1_to_RIOPAD_M.IOB_DIFFI_IN0_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_M.IOB_DIFFI_IN0" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_R.CLBLL_L_COUT" name="CLBLL_R.CLBLL_L_COUT_to_CLBLL_R.CLBLL_L_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLL_R.CLBLL_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_PADOUT0" name="LIOPAD_M.IOB_PADOUT0_to_LIOPAD_S.IOB_DIFFI_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_S.IOB_DIFFI_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_L.CLBLL_L_COUT" name="CLBLL_L.CLBLL_L_COUT_to_CLBLL_L.CLBLL_L_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLL_L.CLBLL_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_S.LIOI_OSOUT21" name="LIOPAD_S.LIOI_OSOUT21_to_LIOPAD_M.LIOI_OSIN20_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_M.LIOI_OSIN20" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.LIOI_ISOUT20" name="LIOPAD_M.LIOI_ISOUT20_to_LIOPAD_S.LIOI_ISIN21_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_S.LIOI_ISIN21" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" name="BRAM_L.BRAM_FIFO36_CASCADEOUTB_to_BRAM_L.BRAM_FIFO36_CASCADEINB_dx_0_dy_-5" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" x_offset="0" y_offset="-5" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_O_OUT0" name="RIOPAD_M.IOB_O_OUT0_to_RIOPAD_S.IOB_O_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_S.IOB_O_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_L.CLBLL_LL_COUT" name="CLBLL_L.CLBLL_LL_COUT_to_CLBLL_L.CLBLL_LL_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLL_L.CLBLL_LL_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" name="BRAM_L.BRAM_FIFO36_CASCADEOUTA_to_BRAM_L.BRAM_FIFO36_CASCADEINA_dx_0_dy_-5" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" x_offset="0" y_offset="-5" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_O_OUT0" name="LIOPAD_M.IOB_O_OUT0_to_LIOPAD_S.IOB_O_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_S.IOB_O_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_T_OUT0" name="RIOPAD_M.IOB_T_OUT0_to_RIOPAD_S.IOB_T_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_S.IOB_T_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_DIFFO_OUT0" name="LIOPAD_M.IOB_DIFFO_OUT0_to_LIOPAD_S.IOB_DIFFO_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_S.IOB_DIFFO_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_S.RIOI_OSOUT21" name="RIOPAD_S.RIOI_OSOUT21_to_RIOPAD_M.RIOI_OSIN20_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_M.RIOI_OSIN20" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_R.CLBLM_M_COUT" name="CLBLM_R.CLBLM_M_COUT_to_CLBLM_R.CLBLM_M_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLM_R.CLBLM_M_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.IOB_DIFFO_OUT0" name="RIOPAD_M.IOB_DIFFO_OUT0_to_RIOPAD_S.IOB_DIFFO_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_S.IOB_DIFFO_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_M.RIOI_ISOUT10" name="RIOPAD_M.RIOI_ISOUT10_to_RIOPAD_S.RIOI_ISIN11_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_S.RIOI_ISIN11" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-RIOPAD_S.RIOI_OSOUT11" name="RIOPAD_S.RIOI_OSOUT11_to_RIOPAD_M.RIOI_OSIN10_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-RIOPAD_M.RIOI_OSIN10" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_L.CLBLM_L_COUT" name="CLBLM_L.CLBLM_L_COUT_to_CLBLM_L.CLBLM_L_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLM_L.CLBLM_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_L.CLBLM_M_COUT" name="CLBLM_L.CLBLM_M_COUT_to_CLBLM_L.CLBLM_M_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLM_L.CLBLM_M_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.LIOI_ISOUT10" name="LIOPAD_M.LIOI_ISOUT10_to_LIOPAD_S.LIOI_ISIN11_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_S.LIOI_ISIN11" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_M.IOB_T_OUT0" name="LIOPAD_M.IOB_T_OUT0_to_LIOPAD_S.IOB_T_IN1_dx_0_dy_1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_S.IOB_T_IN1" x_offset="0" y_offset="1" z_offset="0"/>
    <direct from_pin="BLK-TL-LIOPAD_S.IOB_PADOUT1" name="LIOPAD_S.IOB_PADOUT1_to_LIOPAD_M.IOB_DIFFI_IN0_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-LIOPAD_M.IOB_DIFFI_IN0" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_R.CLBLL_LL_COUT" name="CLBLL_R.CLBLL_LL_COUT_to_CLBLL_R.CLBLL_LL_CIN_dx_0_dy_-1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" to_pin="BLK-TL-CLBLL_R.CLBLL_LL_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
  </directlist>
</architecture>