commit 15a5bf74e169cf657cde6558511c58faba802377
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Nov 7 19:34:33 2017 -0800

    549515:[NO HSD] Update BIOS ID to 112.2 and FSP/RC to 7.x.16.42 for CNL/CFL all SKUs RC and CFL S/H BKC

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 7d8066834345b3cab145ce14fd780ac2373fa2f1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Nov 7 19:31:17 2017 -0800

    549514:Merged CL#549058 - [NO_HSD] Update Memory Configuraiton Block Revision
    
    CL#548527 should have updated Revision on Memory Configuration Block.

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h

commit 66a71ce8d3889839356c7c1892105b0ce6d3b86f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Nov 7 19:28:16 2017 -0800

    549513:Merged CL#548527 - [2201039891][CFL][CNL][MRC] Remove SSA API and EvLoaderPeim from MRC

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInitPreMem.h
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
Intel/CannonLakeSiliconPkg/SiPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgBuildOption.dsc
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MemoryInit.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaCallbackPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MemoryInit.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaCallbackPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCallbackPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/IncludePrivate/Library/EvLoaderLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/EvItpDownloadAgent.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/EvItpDownloadAgent.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/EvLoaderPeim.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/EvLoaderPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/EvLoaderString.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/EvLoaderString.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/MrcMiniBiosLoaderEntryPoint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/PeLoader.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/PeLoader.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/PecOff.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/PeiEvLoaderLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/README
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/ScratchPadReg.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLib/ScratchPadReg.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLibNull/PeiEvLoaderLibNull.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiEvLoaderLibNull/PeiEvLoaderLibNull.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryDdrtConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryHbmConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryServerConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaResultsConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/Include/BssaLogging.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/Include/SsaBios.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/MrcSsaCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/MrcSsaCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/MrcSsaInitialize.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/MrcSsaInitialize.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/MrcSsaServices.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/MiniBios.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/Private/Library/EvLoaderLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/EvItpDownloadAgent.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/EvItpDownloadAgent.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/EvLoaderPeim.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/EvLoaderPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/MrcMiniBiosLoaderEntryPoint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/PeLoader.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/PeLoader.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/PecOff.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/PeiEvLoaderLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/README
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/ScratchPadReg.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/ScratchPadReg.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/String.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/String.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLibNull/PeiEvLoaderLibNull.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLibNull/PeiEvLoaderLibNull.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcDdrIoDataOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcDdrIoDataOffsets.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalMiddleLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalMiddleLevel.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryDdrtConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryServerConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaResultsConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/Include/BssaLogging.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/Include/SsaBios.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaInitialize.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaInitialize.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaServices.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/BUILD/MiniBios.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 34765fce825fc66f3e086570fba8125315277f2d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Nov 7 19:24:14 2017 -0800

    549511:Merged CL#548805 - [NO_HSD] Update CPU for RC 7.0.15.7x API Review - Fix backward compatible for ImonSlope from UINT8 to UINT16

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 04cb00a5ed8d39a372d65fa083cf3b37a88bdc50
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Nov 7 19:19:17 2017 -0800

    549510:Merged CL#548415 - [NO_HSD][CNL] RC 7.0.15.7x review feedbacks - Remove comment out .S file in INF file, assembly file selection should be done by overriding BUILDRULEORDER in PlatformPkgBuildOption.dsc or SiPkgBuildOption.dsc - take 2
    Assembly file name has to be the same, otherwise both .S and NASM file are compiled which result in Linux Clang toolchain and Xcode build fail

Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.S

commit ff3604806ea0a3cc87d9b188a85ab5a090c5a3f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Nov 7 19:13:05 2017 -0800

    549505:Merged CL#547893 - [NO HSD] Update PCH RC backward compatibility for RC 7.1.15.70

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

commit 86da49a2de06de9005de4973bb37652ecdf8d811
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Nov 6 23:36:03 2017 -0800

    549194:[NO HSD] Update BIOS ID to 112.1 and FSP/RC to 7.x.16.41

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit d28848ffe620ba38f2ad22240a98c0f35a2b2d13
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Nov 1 18:34:03 2017 -0700

    [PCH] Update PCH NVS definition offset

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

commit edd47e58fa28f62b59ece452972512e8bb6444f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Nov 1 11:50:00 2017 -0700

    547729:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 5b4d028196afa1754747cb5ca4c2307e1dc79277
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Nov 1 02:37:17 2017 -0700

	Description: Update SA for RC 7.0.15.7x API review.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

commit 2f6c789c5765225ab901c36192985de37a77c5a7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Nov 1 02:26:17 2017 -0700

    [PCH] Update PCH function paramter explanation
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

commit ff5b4e609b09898378036e609111772b8dc5b59d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Nov 1 02:21:27 2017 -0700

    Calculation fix for MaxDec  to care about 2N mode.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    HSD: Customer (Lenovo) issue
    Final centering at best vref Failed" and System hang post code 0xFF with SIC 7.1.15.46 once set Nmode=2
    
    Description:
    Miss take care 2N when calculate MaxDec, Need to sub MaxDec by -1 on 2N mode,
    Relevant for DDR4 only

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit d69fe2e41d9babe124158d3001c2d352252e3177
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 31 23:50:49 2017 -0700

    547596:[NO_HSD] Update CPU for RC 7.0.15.7x API Review
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit f50d42793a99ea86549a35d8cd9b5c06086db2d3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 31 23:12:27 2017 -0700
 
    Description: RC 7.0.15.7x review feedbacks - Remove comment out .S file in INF file, assembly file selection should be done by overriding BUILDRULEORDER in PlatformPkgBuildOption.dsc or SiPkgBuildOption.dsc.
    Platform Affected: CNL
	
    ---

Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/FspTPlatformSecLib.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf

commit eb798462d6a300cc628452804abfeb5b0bbe7515
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 31 19:58:21 2017 -0700

    [PCH] fix Klocwork issues which might cuase CPU exception by NULL pointer
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/ScsUfsMmp.c

commit a576457102e402ec51765b87c757b67d1c9522f9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 31 11:52:00 2017 -0700

    547361:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit f9e4126a3875fade92cb534a9bcc0b5c0cff4097
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 31 02:02:10 2017 -0700

    547206:[220868673][CFL-H] Disable ME in BIOS Setup will cause ME permanently stay in 'ME Temporarily Disabled'.
    [Description] Exiting BIOS setup without saving first prevents ME from completing the state transition
    [Solution] Added check for state change
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit a251cafc2081b8ea9584eb965f7a840b7f275c22
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 31 01:12:47 2017 -0700

    [PCH] Use fixed 8259 PIRQ->IRQ mapping
    
    Description:
    ITSS PxRC registers are not accessible after platform transitions to POSTBOOT_SAI. BIOS should rely on initial programming done in PEI phase. Similar data needs to be passed to ASL. BIOS needs to remove PIRQ mapping capability from PNP0C0F interupt link devices by removing _PRS/_SRS/_DIS and returning fixed IRQ from _CRS.
    Because of this access restriction EFI_LEGACY_INTERRUPT_PROTOCOL ReadPirq/WritePirq functions are not usable.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/IrqLink.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Itss.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/LegacyInterrupt/Dxe/LegacyInterrupt.c
Intel/CannonLakeSiliconPkg/Pch/LegacyInterrupt/Dxe/LegacyInterrupt.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
Intel/CannonLakeSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/LegacyInterrupt.h

commit 7b00db3c30164d32fc8423708798e878902a0856
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 30 19:21:06 2017 -0700
	
	Description: System hangs when Aperture is 1Gb or above.
    Solution: Code changes will dynamically calculate the GTTMMADR and GMADR and will allocate the required MMIO.
    Platform Affected: CNL
    
    ---
    
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit aad1979a7d723c78da4804d43244a1b75e2e484a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 30 14:55:53 2017 -0700

    [PCH] Create PeiSerialIoInitLib and move PEI SerialIo initialization to the library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiSerialIoInitLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 046661a1422a41aa2d343ca0faecc37ba7ca011e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 30 11:50:38 2017 -0700

    546950:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit ba78443d0abebc3b467de7d48f3e685805b8359e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 30 10:44:13 2017 -0700

    With LP4, the DIMM ODT Summary should include "Data" and "CA" instead of "Write" and "Nom" columns.
    
    Change:
    Included "Data" and "CA" instead of "Write" and "Nom" columns in MrcCrosser.c file
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit d5feb9ffe81401653639c09888294944acab6a09
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 29 12:25:12 2017 -0700

    546709:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 3e8201a299f8b658dc877503512c458973a96284
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 29 12:04:52 2017 -0700

    546699:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 4562715736cf020d114b106cc2ab51775ae7194d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 29 11:47:10 2017 -0700

    546696:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 2a0afbee1af57a7d1bf0952814b7771efc7d55a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 29 10:09:26 2017 -0700

    546690:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/FspTPlatformSecLib.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/SecSaLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit d68dd9aa95630ceebf5ee3d007ca7094ab69a8cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 28 11:46:57 2017 -0700

    546659:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 393377eff6182b1aa6279f5da5ab2d9a9585a58b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 28 07:58:21 2017 -0700

    [PCH] Yellow bang "Intel(R) Serial IO UART Host Controller - 9DA8" observed in Device Manager Under System Devices
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

commit 7c0678170fa649bc796da30f7aba7381a5bbf94c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 28 07:53:10 2017 -0700

    [PCH] Yellow bang "Intel(R) Serial IO UART Host Controller - 9DA8" observed in Device Manager Under System Devices
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 6aac29165e82950c5f909ee46848488427607b53
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 28 07:32:51 2017 -0700

    [PCH] Yellow bang "Intel(R) Serial IO I2C Host Controller - 9DC5" observed in Device Manager Under System Devices
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 85809817608bd1944155aeded1d0203e5ddb3fa9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 27 16:36:48 2017 -0700

    MRC tuning code fails on 32GB system
    
    Issue:
    Failures seen during Late Command Training, with strange out of CLK PI bounds behavior
    
    Root Cause:
    Usage of Shared CLK signals not accounted for within new additions to MRC algorithms (JWL Post Processing, and changes to LCT). Also some base assumptions within LCT have changed.
    
    Solution:
    1. Check PI Setting bounds when determining the CLK Sweep range at the beginning of LCT.
    2. Adjust logic for WrapAllowed in CmdLinearFindEdges so that it will only be allowed if the lower PI setting is 0.
    3. Add additional checks for "Ddr4DdpSharedClock" in new code which also shifts CLK signals per-rank.
    4. Within ShiftPiForCmdTraining(), LocalRankMask should also be used when shifting DQ PIs as a result of CLK PI shifts.
    5. RTL training uses "ShiftChannelTiming" which is called individually per-rank. But for "Ddr4DdpShareClock" the ShiftPiForCmdTraining needs to have both ranks in the rank mask so the DQ PIs are also shifted.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit c93160f25152abff8b9bbb7c1b3db92e2ddcf5b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 27 16:19:32 2017 -0700

    546582:NASM only support
    https://hsdes.intel.com/appstore/article/#/220573009
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeTxtLib/Ia32/TxtPeiLib.nasm
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeTxtLib/PeiDxeTxtLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.i
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/FspTPlatformSecLib.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.nasm
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.nasm
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/SecSaLib/SecSaLib.inf

commit 101d1341979f2308a61b04ae509b7751535728e4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 27 12:45:30 2017 -0700

    [CNL_H] Need MRC to disable SAGV on 2DPC configurations
    
    Description:
    SAGV on 2DPC is not POR due to lack of register space on CNL_H to support it. Currently SAGV is remaining enabled and running triple MRC regardless of memory population.
    
    Change:
    Disabling SAGV if two dimms are populated on any one of the channels.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 054ed5a529628ea1dacc5b9e0f88f3205dd7a5e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 27 11:47:03 2017 -0700

    546431:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit e41d906a6bd65789b1f86c1b5174c13cdb3b6f3d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 27 02:23:48 2017 -0700

    [PCH] Remove all policies about PCIe software equalization and related initialzaion flow. CNP are using HWEQ
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/HsioLane.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c

commit 94500ea3c5febbbff415ffd4e508798d15ebd313
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 27 02:10:12 2017 -0700

    [PCH] Create PeiIshInitLib and move PEI ISH initialization to the library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiIshInitLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit cbf5a4e12971e376746fa4c72d9bdd320909dceb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 19:59:23 2017 -0700

    [PCH] Remove PchAccess.h reference from PCH RC to decouple IPs for IP modularity
    [Description] RC code should include the specific register header accordingly to IP modularity.
    ---

Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Itss.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl
Intel/CannonLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchPcrLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/PchAccess.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchInitCommonLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchRcLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchXhciLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegs.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPcr.h
Intel/CannonLakeSiliconPkg/Pch/LegacyInterrupt/Dxe/LegacyInterrupt.c
Intel/CannonLakeSiliconPkg/Pch/LegacyInterrupt/Dxe/LegacyInterrupt.h
Intel/CannonLakeSiliconPkg/Pch/LegacyInterrupt/Dxe/LegacyInterrupt.inf
Intel/CannonLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/BaseSmbusLib/BaseSmbusLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/DxeRuntimeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmBiosLockLib/BiosLockLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmCnviLib/CnviLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLibrary.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchEspiLib/PchEspiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchGbeLib/PchGbeLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchWdtCommonLib/WdtCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchSmmControlLib/PchSmmControlLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiResetSystemLib/PeiResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiSpiLib/PchSpi.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib/SpiCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchAlternateAccessModeLib/PchAlternateAccessModeLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCommonLib/PchInitCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchSmbusCommonLib/PchSmbusExec.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchXhciLib/PchXhciLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiGbeInitLib/PeiGbeInitLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/HsioLane.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiI2cMasterLib/I2cMasterPei.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiLpcLib/PeiLpcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchHdaLib/PeiPchHdaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioA0.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioAx.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioB0.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSecurity.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchRcLibrary.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsUfs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiWdtLib/PeiWdtLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitFsp.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSata.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/Scs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/ScsCnl.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchBiosWriteProtect.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchHdaSxSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchLanSxSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSw.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
Intel/CannonLakeSiliconPkg/Pch/Smbus/Dxe/PchSmbus.h
Intel/CannonLakeSiliconPkg/Pch/Smbus/Smm/PchSmbus.h
Intel/CannonLakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
Intel/CannonLakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.h
Intel/CannonLakeSiliconPkg/Pch/Spi/RuntimeDxe/PchSpi.c
Intel/CannonLakeSiliconPkg/Pch/Spi/RuntimeDxe/PchSpi.h
Intel/CannonLakeSiliconPkg/Pch/Spi/RuntimeDxe/PchSpiRuntime.inf
Intel/CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
Intel/CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.h
Intel/CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf
Intel/CannonLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.c

commit 21612aa35358e683ddcc8817d7d779c1d169ebfb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 17:55:53 2017 -0700

    [PCH] fix S3 resuming hang issue with EDK build BIOS.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 13ac11d718d2be998781ba9b0427fd4e84ef9585
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 17:26:00 2017 -0700

    546081:[1406551854] Integrated Touch does not work when VT-d Enabled.
    
    ---

Intel/CannonLakeSiliconPkg/Me/IntegratedTouch/IntegratedTouch.c
Intel/CannonLakeSiliconPkg/Me/IntegratedTouch/IntegratedTouchPrivate.h

commit 106ff3226ed04675e4d270a3917b21c7a8a0d078
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 17:25:38 2017 -0700

    [PCH] Serial debugger won't return bytes unless the buffer is full
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c

commit 7fa66790b70a8520e3b3df315030e5d7ccc98d2d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 16:04:45 2017 -0700

    546039:[HSD-ES][client_platf][1604458952]CFL_S_CNPH-IFWI_SECURITY:SUT hangs in OS while flashing Corrupted BGUP Image
    [Issue/Feature Description]
    SUT should not hang while Corrupted Image Flashing
    [Resolution]
    -Adjusting retry logic which was resulting in an infinite loop.
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.c

commit 4a719e18c3bbcd704bb55b8d6f176673e4ab317f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 16:01:30 2017 -0700

    MF_GV_LOW : [MRC] Early ReadMPR Timing Centering 2D runtime is too long
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 9fd0552cf3a82c43fe460059b904df35cd5d578c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 11:50:44 2017 -0700

    545873:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 7705f4a71af4e5d2d9920eab2b0ce87fabb4159f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 10:55:49 2017 -0700

    545843:[CNL][2201068819]McivrRfiFrequencyAdjust needs to be deprecated and have new implementation added as a new policy
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 85f57ee910ec1f54eeaaaa0260fc781117facac3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 26 02:25:12 2017 -0700

    FV requires mchbar registers lock bit control via Knobs , for all CNL Validation BIOS versions
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 6cf231c7a3cd9e38f1d37e48802c96c51d8a80e1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 23:46:42 2017 -0700

    Add D0 patch for mini BIOS with ID 60663
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
	D (U11) step failed on MC Frequency Lock
    
    Description:
    New patch is required for support D0 step.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 8c2509aaa42387fe7cfd201d34d981d3f539bf23
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 17:25:38 2017 -0700

    PDA Operation is failing due to DQ Offset settings
    
    PDA should not be executed before DQ Offset Control is cleared. Current flow for JEDEC Write Leveling Cleanup+Post Processing has an MrcResetSequence() due to possible CLK/CMD shifting which can occur to maximize DQ/DQS Pi Reserve regions.
    
    However, the current ordering for JEDEC Reset and resetting of DQ offsets are not correct for using PDA during JEDEC Reset. To make sure there is no issue with PDA Enter/Exit, DQ offsets should be reset to zero before issuing a reset.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit e0aeac68a4aa86dba7499018d8d9f4450d4ceb35
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 16:51:07 2017 -0700

    Memory Address Decoder UEFI Driver accessible from UEFI shell
    
    Separated the Memory Address Encode/Decode Logic from MRC into Public Base Library
    Added definition of Memory Address Encode Decode Protocol
    Added publishing of Memory Address Encode Decode Protocol in SaInitDxe
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemoryAddressEncodeDecode.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak

commit cd590707288e9e84fa6e3538d791784895071bdf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 16:37:00 2017 -0700

    [CFL] Request input parameter to limit memory frequency for CFL-H 2DPC and 1DPC design
    
    Added PcdDualDimmPerChannelBoardType as an input into MRC within MEMORY_CONFIGURATION block.
    
    This PCD when set to TRUE indicates that the board layout is designed for 2DPC configuration. Otherwise, if this PCD is set to FALSE the board layout will be assumed to be 1DPC.
    
    This PCD should not change based on DIMM Population, instead this PCD is used to indicate board layout and design.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 237ea7cb8dee404efb584a89a6115a2f95ba9c27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 14:03:09 2017 -0700

    Early write timing centering 2D doesn't cover correct & sufficient range'

    Description :
    Early write timing centering 2D step doesn't cover sufficient range. In addition, this step treats TxV is an Offset parameter when using ChangeMargin. As a result TxV margin is asymmetric and possibly leading to failures on LP4/x platforms.
    Steven, I've implemented this change in internal EV stream revision 537087, can you please grab the change from there?
    
    Change :
    Incremented WrV sweep range in Early write timing centering 2d
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 1a559b62cb8494e7895a87bd04595e59eb227776
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 13:39:24 2017 -0700

    [PCH] Improvements for BaseSiScheduleResetLib
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/SiScheduleResetLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c

commit 86018d246050df2fadb8092c3f49b9676e73ba0c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 11:46:54 2017 -0700

    545453:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 2307459acfa538f19384ea8b8d3206047c546a4f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 25 07:05:20 2017 -0700

    545379:[2006643636] USB2 "hsdiscrefen" change into BIOS for HS-Disconnect Vref from 750mV to the new value of 812.5mV
    [Description]
    USB2 HS Disconnect Test needs to pass spec Limits. HS Disconnect Test is failing with default Vref of 750mV and is passing with Vref of 812.5mV.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 5a5f3defed8c843b44831b09823d5a10d2301d62
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 24 15:20:40 2017 -0700

    Update SA DID for MRC MiniBIOS
    
    Add the missing SA DID's
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 0e41ea8c0662d6eeecd91be689419b586df3611b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 24 12:45:36 2017 -0700

    [PCH] fix S3 resuming hang issue with EDK build BIOS
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 5d52ae7114f41c2165c341d4c5de4b1aba3987ee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 24 11:46:57 2017 -0700

    545100:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 762e6d588f66da596676639522e93623e6927bc7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 24 09:57:53 2017 -0700

    [PCH] Fix missing LPSS SPI2 and UFS enumeration issue
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

commit 4e9e2ce9039fbc4ed36a1ec350e28ed717259d23
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 24 09:52:39 2017 -0700

    LPDRR3: System is hanging at Postcode dd80 with CATERROR
    
    Issue:
    Failure to train MRC seen during initial test of Round Trip Latency training. Several bytes show zero margin without Cmd Normalization enalbed.
    Solution:
    Within TrainDdrOptParamCliff(), make sure that the value for Cmd/Ctl/Clk/Dq PIs is shifted without reaching saturation within any of the timings. This is done by adding individual checks for PI value overflow.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 012c8e1bf8d1ae193a7e3dc2f9483716c2c72b94
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 24 02:31:13 2017 -0700

    [PCH] Move DciConfig from PchPreMemInit to PeiDciLib for IP based development.
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiDciLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 7943298fc7c5ec6c1af4d18242f7e0e66eea6bca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 23:07:40 2017 -0700

    [PCH] Remove EFI_INTERNAL_POINTER since it's not defined in UEFI spec.
    [Description] Remove EFI_INTERNAL_POINTER definition and usage since it's not defined in UEFI spec and it's not supported in MdePkg.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
Intel/CannonLakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.h
Intel/CannonLakeSiliconPkg/Pch/Spi/RuntimeDxe/PchSpi.c
Intel/CannonLakeSiliconPkg/Pch/Spi/RuntimeDxe/PchSpi.h

commit ac96018da5aa8e4c553976e3f70a50ec342971e7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 11:46:54 2017 -0700

    544702:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 9fb9328ab9167cfc782cf9b26fc142578a507221
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 08:09:33 2017 -0700

    New DDR4 spec defines tDLLK for 2667,2933 - need MRC update
    
    Description:
    
    New Jedec spec (79-4B) defines new (reduced) timing for tDLLK latency.
    This helps reduce self refresh exit latency for improved Display Engine performance.
    
    Please update MRC per the new spec.
    
    Current MRC sets the tDLLK to 1024 for all frequencies above 2400.
    
    Spec defines the following:
    2667: 854
    2933: 940
    
      if (DdrType == MRC_DDR_TYPE_DDR4) {
        if (Frequency <= f1867) {
          tXSDLLVal = tDLLK_DDR4_1867;
        } else if (Frequency <= f2400) {
          tXSDLLVal = tDLLK_DDR4_2400;
        } else {
          tXSDLLVal = tDLLK_DDR4_MAX;
    
        }
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h

commit 84fcc327bf5a985baa79bbb2a45ff76a02936dcc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 06:40:21 2017 -0700

    [PCH] USB2 Phy Registers programming doesn't work in Usb2AfeProgramming()
    [Description]
    USB2 AFE programming was done after the initial USB2 Core Power Gating was enabled. Since driver wasn't started yet USB2 PHY instantly power gated and AFE tuning wasn't successfull.
    
    ---

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

commit 088583b1b50c8e11387d81891d2887bc05289056
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 05:55:55 2017 -0700

    [PCH] Add SKU Matrix for supported RST mode
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c

commit df0f8f6ea1c4fa0428e1f7c79360311ef108a136
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 05:37:44 2017 -0700

    Enable Park mode -  PART II, ignore set register value for DDR4
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Description:
    Need to enable Park mode (GsmIocLp4ForceDqsNOn) in MRC, this change fix a memorry currption failures in memtest.
    Ena in McActive and Reset it in MrcMemorySsInit
    Note: EV will take other changes in poower training that related enabiling ParkMode.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 1cde093d1436d505f6ac19ea2dcdf3dfd5e3979f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 05:20:27 2017 -0700

    [PCH] Update ITSS library for normalization.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLibInternal.h

commit 7bd3daa889a907b2a1ed4f89c2fd03db84b406c0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 02:51:38 2017 -0700

    544568:[NO HSD] Update BIOS ID as v110.1 and FSP/RC version as 7.0.15.11
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit fe1380ae0dc3ce9d5459a8802928ce89873eca6c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 01:40:21 2017 -0700

    544557:Back out changelist 544433 - Caused CNL U/Y stuck at PC_dd12 - Part II
    
    [MRC] Enable Park mode (GsmIocLp4ForceDqsNOn).
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit e1c40243ec049a7faaa8331fbd7cb036f9c0dc1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 01:27:23 2017 -0700

    544550:Back out changelist 544516 - Caused CNL U/Y stuck at PC_dd12 - Part I
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 12331048eb95b79e4c1d3b9840d3ecb205f7c3c5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 23 00:35:28 2017 -0700

    [PCH] Enable DBC bits when Platform Debug Consent is disabled to avoid global reset with CMOS clear
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c

commit e711db758d528bb70cc6e784e853195c8f3ed1c8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 23:55:55 2017 -0700

    [PCH] Dead loop when execute PchGpiSmiUnRegister ()
    [Description] Always loop into the next node.
    ---

Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c

commit a66e566a8ceb45fb4a853b88ba8fb37a6498f55a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 23:41:13 2017 -0700

    [MRC] Enable Park mode -  FIX a bug from MRC 3.0.93 (CL#544433)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

    LP4/4x Park mode (ForceDqsNOn)
    
    Description:
    Need to enable Park mode (GsmIocLp4ForceDqsNOn) in MRC, this change fix a memorry currption failures in memtest.
    Ena in McActive and Reset it in MrcMemorySsInit
    Note: EV will take other changes in poower training that related enabiling ParkMode.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 62079842f7c99525751b4f6bd48576e8a53edee7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 22:12:08 2017 -0700

	Description: Configure rxsqexctl to 4 before L1 and gen3 enabled.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPcieInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit 10e9a88a8c411ae06f0c865ff2810a7f2034ff26
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 19:15:57 2017 -0700

    [PCH] BIOS boot stuck with ASSERT on CFL-U RVP
    [Description] The assert must be fixed, it was not hit due to relaxed primary/sideband ordering. Debug slows things down so sideband cycle completes before primary access resulting in assert triggered. To ensure POSTBOOT_SAI switch is seen, we need a read back from IPCS.PSS after write in DMI.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c

commit 0f023fb98042bfada45abc99922e00a6387b9bc9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 12:26:16 2017 -0700

    544463:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 91c5595fb2aa1a935ea8d8747129eb81dd3607ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 12:03:49 2017 -0700

    544452:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 7718c79279c6ee5af2342df36bef6c3f9da30ca5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 11:47:02 2017 -0700

    544449:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit f14a30e00cab1f79495bca86a8d47715b0d809c0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 10:08:34 2017 -0700

    544443:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

commit d486e5e422eadf36b49543c66b4c48bc70e59843
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 03:36:08 2017 -0700

    [MRC] Enable Park mode (GsmIocLp4ForceDqsNOn).
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

    LP4/4x Park mode (ForceDqsNOn)
    
    Description:
    Need to enable Park mode (GsmIocLp4ForceDqsNOn) in MRC, this change fix a memorry currption failures in memtest.
    Ena in McActive and Reset it in MrcMemorySsInit
    Note: EV will take other changes in poower training that related enabiling ParkMode.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit bf5802a02ed2986d01a672c774cee322db5a2a98
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 22 01:49:58 2017 -0700

    [MRC] D STEP POWER ON - set RefPiValue back to 0 at memory frequency is 2667Mhz.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

    [CNL U11] - MRC fail at late command training on LPDDR4 board
    
    Description:
    Lot of boot and Stability issue during CNL U11 (MCP U11=CNL D2 + PCH B1) PO, failuers at post code 0080 several times.
    happens only with memory frequency is 2667Mhz.
    Invistigation show that setting back RefPiValue to 0 fixed this issue

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 065cde522846aefadbe65ee3a79155dd13476a54
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 21 11:47:04 2017 -0700

    544394:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit ba2b882bf43885a4064cffeca7915997caf43f70
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 20 16:58:18 2017 -0700

    544353:[220767596]Remove default policy initialization PcdCpuApLoopMode. Policy is set in DSC file value and PCD type.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

commit 4c4d2f5f686037564b1f2097767f544aa7b79e5e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 20 13:15:38 2017 -0700

    
    Removed variable access from MemoryInit.c
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 654f14698b11a0e0f73a730f8ea4514e1b06cbae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 20 11:48:48 2017 -0700

    544246:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 9471a3b4055fe7a8483e10576a434791344c6377
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 20 10:41:12 2017 -0700

    Teamcity GCC build fix - SPD alias check can fail when retraining is enabled due to known bug
    

    
    Description :
    when running MrcAliasCheck with retraining enabled, can fail MRC run, due to using memoryscrub function, with refreshes enabled
          Status = MrcRunMemoryScrub (MrcData, ActiveChBitMask, FALSE);
    
    while there is a known bug, where retraining will be mistakenly understood by REUT as a read failure, whenever refreshes are enabled.
    need to either:
    1) not read the status of MrcRunMemoryScrub
    2) not enable refreshes for this step (can cost time)
    3) disable retraining for this step and enable it back on afterwards
    
    Change:
    Fixed the unused bust length variable.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit b0e9c4c3aa5ddd042236ef93e44caac1e09949ab
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 20 04:59:16 2017 -0700

    544175:1805748984 HeciFlow tries to disconnect clients which were not connected
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c

commit 762d5e58796b41995c40ec1d83801a2c49b88f15
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 19 15:09:13 2017 -0700

    Fix CFL MiniBIOS Compile Errors
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MiniMrc.mak

commit 4f2018b2083f66ce4618c96ebfd2836fe3449868
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 19 11:47:16 2017 -0700

    543851:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit bf90426e5a77a75c9e7ee0bb9152e0fdc1601e4d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 19 10:40:01 2017 -0700

    [CNL][MRC] SPD alias check can fail when retraining is enabled due to known bug

    
    Description :
    when running MrcAliasCheck with retraining enabled, can fail MRC run, due to using memoryscrub function, with refreshes enabled
          Status = MrcRunMemoryScrub (MrcData, ActiveChBitMask, FALSE);
    
    while there is a known bug, where retraining will be mistakenly understood by REUT as a read failure, whenever refreshes are enabled.
    need to either:
    1) not read the status of MrcRunMemoryScrub
    2) not enable refreshes for this step (can cost time)
    3) disable retraining for this step and enable it back on afterwards
    
    Change:
    Added Bank8 alsoin the alias check.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 5b4bec3633f92431c44106460f36d694a04c4eb5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 18:39:14 2017 -0700

    Update CPU for RC 7.0.11.xx API Review - update wording
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit 906aa7060fd546de6245ca94c6bd5f948146bb49
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 15:37:31 2017 -0700

    Observed Hang with Post code ( D67F ) while waking the system from Sleep with ISH disabled in Bios
    
    MRC Hang observed when system is booted with ISH enabled, then disabled through the BIOS Menu. After disabling in BIOS Menu, S3 resume flow will not properly complete MRC.
    
    Solution:
    Re-save MeStolenSize and ImrAlignment values on non-cold boots, in case features were enabled or disabled in BIOS Menu, which would cause memory map to change.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 77eb4b68cb99426fe433b89e8d734640afceb495
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 12:59:12 2017 -0700

    [PCH] Create PeiLpcInitLib and move PEI LPC initialization to the library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiLpcLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiLpcLib/PeiLpcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiLpcLib/PeiLpcLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit dc31aa63690d1db9b58e2fb39c6e5c1a18d511c8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 11:47:37 2017 -0700

    543316:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit b974e5a0ea8ab886551ff34e6e557548c2e974a5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 11:36:26 2017 -0700
	
	Description: WeaklockEn should be enabled for default RC settings.
    Solution: WeakLock is enabled now.
    Platform Affected: CNL
	
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit 617e401fb44c83a57288492c78c7748d58502949
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 06:27:32 2017 -0700

	Description: Fix source code build fail with Edk2 master.
    Solution: PCI_ECAM_ADDRESS macro is defined on IndustryStandard/PciExpress21.h so any module which use PciSegmentLib will need to include PciExpress21.h.
    Platform Affected: CNL
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

commit 5435c8ae18de01ec2c9f9d85bde882ef23e1012e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 00:22:23 2017 -0700

    isable cmd mirroring during Alias check step.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    After integration of 105.1 Ref Code (MRC 3.0.67) system is failing to boot on some cold boot cycles around normal mode memory test then caterr's
    
    Description:
    Enable command merroring during Alias check cause MC to nt be drain,
    Need to keep merroring status before start Alias check stepa and restore after it for ignore MC drain issue.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit c5c0460c5e1197dba46e783fd5e49d7f5956ba4b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 00:16:19 2017 -0700

    543186:Fixed TC CIs error caused by CL#543042 - 1305381522 [CFL][OC] HWPS maximum performance should be set to 0xFF when enabling the overclocking menu
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl

commit edda8e85ff37815cd102b52e487df031d4100c5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 23:08:21 2017 -0700

    [PCH] Update PCH for RC 7.0.11.xx
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c

commit 13d9c20eb5713ce230d563781b59deb0157a4706
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 22:37:18 2017 -0700

    [cannon_lake]After converged SiPkg.dec file, CFL external builds are failing
    
    Issue:
      After converging to 1 .dec, CFL external builds are failing; and MiniBIOS automation is broken.
    
    Solution:
      Internal packages are, incorrectly, including MRC private headers directly.  This should be removed.
      Revert all private changes related to.dec change.
      Ensure MRCP4PATH is defined in the bat script before executing RD in the MiniBIOS clean-up step.
    
    Changes:
      FillMrcVersion.c has a hardcoded path to the CR and no longer includes MrcMcRegister.h
      PackageCoreThreadElement.c no longer refers to MrcMcRegisters.h.  Register offsets are hardcoded.
      Reverted explicit header patch in #include directive for CFL MRC.
      Removed private header patch from SiPkg.dec.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MemoryTest.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcDdr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcIoControl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcMalloc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcDdrIoDataOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalMiddleLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcIoControl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMalloc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/McGdxcbar.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister0xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister2xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister3xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister4xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister6xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister7xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterEnum.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro0xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro2xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro3xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro4xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro6xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro7xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct0xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct2xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct3xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct4xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct6xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct7xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/Pci000.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaInitialize.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/uart16550.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 9c63624e380f0b6204e602ce8edc05029c5eac12
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 15:24:47 2017 -0700

    543042:1305381522 [CFL][OC] HWPS maximum performance should be set to 0xFF when enabling the overclocking menu
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

commit 892ccddc23864ce30104eff42a9d629cbbfa3db8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 11:47:03 2017 -0700

    542980:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 7ee5a3992b9f7a7558d061eb2fb6ab09bc0393ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 09:27:32 2017 -0700

    542890:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 7bd1572f2819b3f8cc6667c899c64580fd0796b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 07:07:00 2017 -0700

    [PCH] Move functions informing about SCS features into generation specific code.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c

commit c9390b3a2c91b5cc7cc9b2be5fc036ab4edb36fe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 03:47:49 2017 -0700

    542840:[NO_HSD] Minor change for CFL RC 7.0.11.XX review feedbacks.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc

commit cce78345eed834381c9cee551c42e1a493f91144
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 03:24:37 2017 -0700

    [PCH] Create PeiEspiInitLib and move PEI ESPI initialization to the library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiEspiInitLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 9835ba50d7cd361fc1393f72e276341565ec2a2b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 01:36:50 2017 -0700

    542786:[NO HSD] Update silicon file header descriptions to CannonLake.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgDxe.dsc
Intel/CannonLakeSiliconPkg/SiPkgDxeLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 0b6679ea10a7da623a8909fdf1f7b3a411da74ca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 23:28:29 2017 -0700

    542757:Backout CL#534450, 535675, remove BOOT_GUARD_SUPPORT_FLAG. For DCD bit check no longer bonds to BootGuard status, and system with boot gurad disabled will not disable TH as long as DCD is not set.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c

commit df69bb9a92ad916b2fb23d5547f692d03f398805
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 20:14:11 2017 -0700

    Description: C0 BIOS is not programming correct values for RC6 EI mode for C0+ stepping.
    Solution: Programmed correct RC6 EI mode values for C0.
    Platform Affected: CNL
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

commit a2f9b07340e02255b0b885205e187380aafec0a7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 16:55:09 2017 -0700
    
    Awaiting stable MRC Include Headers Structure
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

commit 4b532e0b8d4c344f3f8e9c91f460b43eb4789b4c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 16:52:59 2017 -0700

    [CNL][CFL][MRC] Observed Hang with Post code ( D67F ) while waking the system from Sleep with ISH disabled in Bios
    
    MRC Hang observed when system is booted with ISH enabled, then disabled through the BIOS Menu. After disabling in BIOS Menu, S3 resume flow will not properly complete MRC.
    
    Solution:
    Re-save MeStolenSize and ImrAlignment values on non-cold boots, in case features were enabled or disabled in BIOS Menu, which would cause memory map to change.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

commit 07c5fd261fa879a8787d569c4ffbed55a8154297
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 09:06:03 2017 -0700

    [PCH] Create PeiGbeInitLib and move PEI GBE initialization to the library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiGbeInitLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiGbeInitLib/PeiGbeInitLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiGbeInitLib/PeiGbeInitLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit 52d382fba5e41edec16b88ed10faee8efe88282c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 08:47:04 2017 -0700

    [PCH] Separate Iosf2Ocp bridge programming from SCS controllers initialization. Fixing function for writing to MMP private registers.

    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/ScsUfsMmp.c

commit 901d2f1614e203ee49acc1dac2ed7921ff395872
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 05:02:55 2017 -0700

    [PCH] GPE _L61 event (PCIe Hot plug) interrupt storm causing sysmte hang or high CPU usage after S3/S4 resume

    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

commit 2a4444ea9fefe2f27ed41577815a42522b11fc7d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 04:51:46 2017 -0700

    542472:[NO HSD] Update CPU for RC 7.0.11.xx  API Review
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit 5bc492ca2b67243f72687330115021751e67f0e5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 04:24:12 2017 -0700

    [PCH] Separate Iosf2Ocp bridge programming from SCS controllers initialization.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpLkf.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpTgl.c

commit 94d9c393d928efee10b020c2c51a07fc89f2b91f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 04:17:56 2017 -0700

    542467:[NO HSD] Correct FSP/ RC version to 7.x.14.10
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 53e1e4f3f5f6d47c7b18dcd3e86359bf72dccd43
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 04:13:14 2017 -0700

	Description: Need to remove the additional SSDT not requires from PCH HG flow.
    Solution: Combined ON/OFF methods and rootport power resource into single SSDT.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgAcpiTablesPch.inf
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgDgpuPch.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpSsdt.asl
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.c

commit f1343be0874cf91be4df2c179997dfd2ae94266e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 04:00:53 2017 -0700

    [PCH] Separate Iosf2Ocp bridge programming from SCS controllers initialization
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/PchAccess.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiScsLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScs.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScsCnl.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScsIosf2OcpBridge.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScsSd.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScsUfs.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2Ocp.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2Ocp.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpLkf.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiIosf2OcpTgl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsUfs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/ScsUfsMmp.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/Scs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/ScsCnl.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit ccea6da2a63500274bb3a570d17e96eab75d1d24
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 01:06:38 2017 -0700

	Description: Add per-port CTLE override control to PEG policy values.
    Solution: Implemented per port override control feature for PEG policy values.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit 67c1ffbbffe89f7962d9581eed52a46644227f27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 15 20:43:35 2017 -0700

    Update PCH for RC 7.0.11.xx  review
    
    ---

Intel/CannonLakeSiliconPkg/SiPkg.dec

commit 657ed0f8e0296f21235cc3a63261c473d4e54aad
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 15 12:31:12 2017 -0700

    542331:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 4332e3914227e3e44d0e0b9ab2eb52ae2b36796e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 15 10:10:42 2017 -0700

    542324:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/GpioDevConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryTest.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSpdData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCallbackPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit ce01a54097b2c2cebe7412a5d151ea715a4426d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 14 14:52:43 2017 -0700

    542302:[220936078][TXT] Remove obsolete TXT files
    
    We have eliminated a legacy requirement to init APs for TXT.  This allows us to simplify and remove some legacy code.
    Deleted TxtPeiAp and TxtDxeAp files.
    Eliminated all remaining references to TXT_RLP_INIT build option.
    Deleted unused PeiDxeTxtLibNull.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/Txt.inc
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeTxtLibNull/PeiDxeTxtLibNull.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeTxtLibNull/TxtLibNull.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBsp.asm
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeAp.asm
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.asm
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Pei/Ia32/TxtPeiAp.asm16
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Pei/Ia32/TxtPeiAp.inf
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Pei/Ia32/TxtPeiApGccDummy.c
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Pei/Ia32/makefile.new

commit dbf3990c3dc9dfc3e32c33983c4de536b2654948
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 14 03:52:20 2017 -0700

    Fixed TeamCity CFL CIs error caused by CL#542176 - Part III : FSP_GCC_External_CFL
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterEnum.h

commit 5bae9c2718fbc42efef93bb62b38cd10ca992ed3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 14 01:02:24 2017 -0700

    Fixed lots TeamCity CFL CIs error caused by CL#542176 - Part II : w/a CFL MRC lots of public and private APIs not found issue
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MemoryTest.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcDdrIoDataOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalMiddleLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaCommonConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryClientConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Ssa/MrcSsaInitialize.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/uart16550.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit f0acfa7427e35d0d83d1d29bbc2d019a5225ae20
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 22:25:54 2017 -0700

    542274:Back out changelist 542273 - It's not right solution!
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit af135ab7b4647be89208fa1f6bffa8743ef55e82
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 21:12:48 2017 -0700

    Fixed lots TeamCity CFL CIs error caused by CL#542176
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit 3f90d78c385e678526d5de4aefc4c864bce6a762
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 15:50:00 2017 -0700

    Fix Stage2 build errors: Isolation of MRC related content from SiPkg.dec file into different dec files to use between CNL and CFL builds.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h

commit dbdf0e7812e647f6091189b8b21f8f3a40713b48
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 14:37:46 2017 -0700

    Fix build errors : Isolation of MRC related content from SiPkg.dec file into different dec files to use between CNL and CFL builds.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h

commit c2fb64cdb2f047f630ecd0b35331b45853c6907b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 14:37:32 2017 -0700

    Isolation of MRC related content from SiPkg.dec file into different dec files to use between CNL and CFL builds.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/CannonLakeSiliconPkg/SiPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MemoryInit.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MemoryTest.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcSpdData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaCallbackPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MemoryInit.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MemoryTest.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcSpdData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaCallbackPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryInit.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MemoryTest.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSpdData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSsaServices.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCallbackPeim.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCommonConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryClientConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryDdrtConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryHbmConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryServerConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaResultsConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcDdr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcIoControl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcMalloc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Cannonlake/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcDdr3Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcDdr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcIoControl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcMalloc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/Coffeelake/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/McGdxcbar.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister0xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister2xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister3xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister4xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister6xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegister7xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterEnum.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro0xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro2xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro3xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro4xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro6xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterMacro7xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct0xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct2xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct3xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct4xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct6xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/MrcMcRegisterStruct7xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Coffeelake/Pci000.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalMiddleLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MiniMrc.mak

commit 100e2a11fa608c1fb4f424f2101ad5e5ecae8da5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 11:47:24 2017 -0700

    542136:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit d6533b0a5cf5e3214671d31986d78483b54fbfcd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 10:20:39 2017 -0700

    542071:[HSD-ES][client_platf][1406542163] Update Doxygen with Compiler Defenses documentation
    
    Issue:
    Compiler Defense documentation missing in customer documentation.
    
    Solution:
    Add  documentation to Doxygen Compiler section.
    
    Code collab review: https://fm-codecollab.intel.com/ui#review:id=208247
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit a5ac83b5d517c666dbfd5a7b72f58350886f7875
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 09:30:01 2017 -0700

    [MRC] Enable Tracking MRs per SubChannel for LPDDR4
    
    HSD :
    
    Change :
    This is first chekc-in before making the exact subCh level changes for MR12, MR13 and MR14.
    Added Sub Chanel level for the MRs in MrcRankOut structure.
    ---
    
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 3277057e4e03164cc02be7f354d7b94cb83ede3f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 01:21:20 2017 -0700

    [PCH] Request to reintroduce the knob of GPIO ACPI device enable/disable BIOS policy
    
    Description:
     - Add a possibility to hide GPIO ACPI device in case platform/customers do not use it.
     - Create PCH RC DXE policy to allow users to hide GPIO ACPI device.
     - Move GPIO ACPI device definition from SerialIo to a new ASL file
     - Remove outdated code in SerialIo.asl (GIRQ method)
     - Add PCH NVS object to pass hide information to ASL
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4a222a97ba4f9d961970cfa68ff076dab5444792
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 13 00:39:52 2017 -0700

    [PCH] Request to reintroduce the knob of GPIO ACPI device enable/disable BIOS policy
    
    Description:
     - Add a possibility to hide GPIO ACPI device in case platform/customers do not use it.
     - Create PCH RC DXE policy to allow users to hide GPIO ACPI device.
     - Move GPIO ACPI device definition from SerialIo to a new ASL file
     - Remove outdated code in SerialIo.asl (GIRQ method)
     - Add PCH NVS object to pass hide information to ASL
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesCnl.h
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesCnl.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/GpioDevConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec

commit 4787397f1426382c0aec39e78b0e9b4425637f5e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 18:30:10 2017 -0700

    541926:[1504363831] Suggestion: Using library constructor replace AmtLibInit in DxeAmtLib
    [Solution:] 1. Merge Me\ActiveManagement\AmtBootOptions\Dxe\ActiveManagement.c and Amt\Library\DxeAmtLib\DxeAmtLib.c to a single DxeAsfLib.
                          The content of these two files are most identical.
                          In that case, gActiveManagementProtocolGuid and Protocol/ActiveManagement.h can be removed.
                      2. Remove Efi from gEfiAmtWrapperProtocolGuid.
                      3. Rename items of AMT_WRAPPER_PROTOCOL
                      4. Remove ActiveManagementPreMem.c and ActiveManagementPreMemNull.c. They are not used.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/ActiveManagement/AlertStandardFormat/Dxe/AlertStandardFormatDxe.c
Intel/CannonLakeSiliconPkg/Me/ActiveManagement/AlertStandardFormat/Dxe/AlertStandardFormatDxe.h
Intel/CannonLakeSiliconPkg/Me/ActiveManagement/AmtBootOptions/Dxe/ActiveManagement.c
Intel/CannonLakeSiliconPkg/Me/ActiveManagement/AmtBootOptions/Dxe/ActiveManagement.h
Intel/CannonLakeSiliconPkg/Me/ActiveManagement/Sol/Dxe/SerialOverLan.c
Intel/CannonLakeSiliconPkg/Me/ActiveManagement/Sol/Dxe/SerialOverLan.h
Intel/CannonLakeSiliconPkg/Me/ActiveManagement/Sol/Dxe/SerialOverLan.inf
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/Inventory.c
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/UsbProvision.c
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeAmtLib.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeAsfLib.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/Library/ActiveManagementLib.h
Intel/CannonLakeSiliconPkg/Me/Include/Protocol/ActiveManagement.h
Intel/CannonLakeSiliconPkg/Me/Include/Protocol/AlertStandardFormat.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeAmtLib/AmtDxeLibInternals.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeAmtLib/AmtHeciDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeAmtLib/AmtPolicyDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeAmtLib/DxeAmtLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeAmtLib/DxeAmtLib.inf
Intel/CannonLakeSiliconPkg/Me/Library/DxeAsfLib/DxeAsfLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeAsfLib/DxeAsfLib.inf
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiActiveManagementLib/ActiveManagementPreMem.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiActiveManagementLib/PeiActiveManagementLib.inf
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiActiveManagementLibNull/ActiveManagementPreMemNull.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiActiveManagementLibNull/PeiActiveManagementLibNull.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgDxe.dsc
Intel/CannonLakeSiliconPkg/SiPkgDxeLib.dsc

commit ce2e74e3ac3b87a32ce96d2f6b76d291b2a9782e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 17:32:17 2017 -0700

    Fix RefCode Compile warnings
    
    Werror=unused-but-set-variable
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 09488ed2f75206e74fd495fbdca0b0a290982f5d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 15:54:58 2017 -0700

    [cannon_lake][MRC] Merge ECT fixes from ICL

    CNL should take these fixes.
    
    Changes:
      Removal of LP3 functions and code.
      Added ByteMode code to the remaining CBT algorithms to not skip feedback on even bytes.
      CBT now enters and exits all channels in parallel for the given Rank.
      All Channels for the given rank are shifted back to the initial value before exiting/entering CBT.
      CS is per sub channel, and the sub channel is shifted independently.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit a49ea6c2186283c96c6c8d79cf8c3a1452fea6a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 14:06:34 2017 -0700

    5Syntax fix for No Devices Detected on mDVP HSIO  Config-D
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 5a045896e5dc36d445495214cd6f4bfe6c3ce11b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 11:57:45 2017 -0700

    541766:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit bf9e430adba26e8005faffa54f46f3cb97767a77
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 11:33:18 2017 -0700

    [cannon_lake]RefPi setting per frequency
    
    Request:
    MRC needs to be able to set RefPi value per frequency.
    RefPi Fubs are listed below
    For LP4 case, the Command/Clock/Control RefPi has to switch according to frequency every time the frequency is switching for JEDEC Reset such that the command is sent properly.
    Based on D step (after per die Vccsa is finalized) EV volume and HVM data, we will eventually fine tune the actual RefPi values. But the infrastructure needs to be there.
    
    Changes:
      New function to set Command/Clock/Control RefPi value - MrcSetCccRefPi()
      This function is called during MrcDdrIoInit() if the "current" frequency is >=2667 (I.E. SAGV Disabled)
      It is called by MrcFrequencySwitch after switching the frequency but before the RComp.
      GsmIocDataRefPi is added to access Data partation RefPi setting as the regsiter is already in GetSet.
    
    [cannon_lake][MRC] Clock Scomp termination value is incorrect for DDR4
    
    Issue:
      Currently MRC is modeling the Clock termination as 93 Ohms with a 15 Ohm Serial resistor.  This is incorrect
    
    Root Cause:
      No serial resistor for clock.
      Clock load is 39 Ohms.
    
    Changes:
      Updated SComp calculations.
    
    Other Changes:
      Updating MiniBIOS Ucode patch to the release version and version 1a.  U8 production parts for beta won't load the SysDebug patch.
      Changed GSM_PRINT_VAL to PrintValue in DdrIoInit.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit e58db12a8e682eec2b4ba7591c12fd1c7ea2f193
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 11:22:25 2017 -0700

    [PCH] Create PeiSmbusInitLib and move PEI SMBUS initialization to the library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiSmbusLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusArp.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLibInternal.h
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 6e7f4868dd0f010046d789faef28f4309016dce1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 10:40:11 2017 -0700

    541732:CNLH: Setting this fuse (hwp_favored_core_enable=0x1) is causing the BIOS hang at 0E24
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit 1b24f3f3ac2c195e39a4136ed775774c73c884c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 07:19:33 2017 -0700

    [PCH] Add eSPI Secondary Slave support to PchCycleDecoding library CannonLake + fix for assert during boot
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchDmiLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiLib.c

commit 6559a963e98e50059595aaf9a84a833d1e813a19
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 04:23:34 2017 -0700

    Fix CFL MRC show incorrect version in SetupManu
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 2b2501a89415123181b5212bb0832247f9916fcc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 12 01:51:17 2017 -0700

    [PCH] Create separate functions in PMC and PSF lib for SCS and SerialIo devices
    
    Description:
     - modify PSF lib SerialIO functions for disabling/enabling BAR1, disabling/enabling controller and hidding/revealing controller so that that there is a specific function for each SerialIo controller type (I2C, SPI, UART)
     - modify PSF lib  SCS functions for disabling BAR1 and disabling device so that that there is a specific function for each SCS controller type (eMMC, SdCard, UFS)
     - modify PMC lib SerialIO functions for static power gating so that as mentioned is BWG all controllers are either enabled or disabled together without support for handling them separately
     - modify PMC lib SCS functions disabling or checking device support so that there is a separate function for each controller type (eMMC, SdCard, UFS)
     - Fix some comments in PMC lib
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 4d3d3be822a44005d47168ffac69be3caf7c6ea7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 11 19:45:28 2017 -0700

	Description: Null library is not actually disabling IPU, We should have disable lib, which fully disables silicon feature when not used.
    Solution: NULL instance is implemented to disable device when feature is disabled.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf

commit 1e02484aab93bda1ab89b9dc3a23f7eeea668e38
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 11 18:08:00 2017 -0700

    [PCH] Fix incorrect HSIO Lane mapping used for CNP-H
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c

commit d5990b7387e6f162fa87032a0b0c3ebef8fd14d3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 11 17:59:06 2017 -0700

	Description: Fix source code build fail with Edk2 master.
    Solution: PCI_ECAM_ADDRESS macro is defined on IndustryStandard/PciExpress21.h so any module which use PciSegmentLib will need to include PciExpress21.h.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

commit f97ecefe6dcdd0f608f21056b67dae61c45d1daf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 11 12:49:24 2017 -0700

    541392:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 7dfd11b3f4e1ca086087e3c88c0510a4638cec89
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 11 00:12:03 2017 -0700

    541206:1504612143 Klocwork issues for ME RC based on ICL Release_1401_00_230
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c

commit d5eeb6fbe8dd06a65c1db1b453aa3480a4695f53
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 10 12:25:24 2017 -0700

    541051:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0bc715b3296eda0e5dcee7c8b1cffa729d5c5300
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 10 12:24:22 2017 -0700

    MRC code using redefine of VA_xxxx from cryptopkg instead of just referring to VA_xxxx directly in edk2/mdepkg/include/base.h
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit f81bb3eddc48113c85466f59139772c50c376bd1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 10 11:31:30 2017 -0700

    [PCH] fix S3 resuming hang issue with EDK build BIOS
    
    ---

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

commit a54729de1ac46f911215e36cd2069954257d590f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 10 09:53:04 2017 -0700

    540962:1406529089 - CNL-Y BIOS: Bios must add a workaround to set DC LL = AC LL = 6.5mOhm
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h

commit 74c9ae342181958d1e513021521c741905c4a1f4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 10 08:07:26 2017 -0700

    [PCH] Add eSPI Secondary Slave support to PchCycleDecoding library CannonLake + fix for assert during boot
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchDmiLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiLib.c

commit bb928028d038c4670e95b8e5f4e5ad731f372834
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 10 01:21:16 2017 -0700

    [PCH] Add eSPI Secondary Slave support to PchCycleDecoding library CannonLake + fix for assert during boot
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchDmiLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiLib.c

commit 98f1bc83c8a1f5b4617ec224f577ae26105243fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 9 17:56:37 2017 -0700

    [MRC] Disable aliasCheck for DDR4 as WA for LPDDR4 boot iissue after clear CMOS.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    system stuck at Normal mem test and get MLC MCA
    
    Description: disable Alias check for LPDDR4 after its failed on each Cold boot.
    MC is not drain after alias check was callingm will sdisable it till fix the training alghorithm

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit f5b1144f4df5bc331f96f79735a0bff316e97222
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 9 16:56:27 2017 -0700

    [cannon_lake][MRC] P-Path should be used on CNL-H LPDDR4 Systems
    
    Issue:
      NPath is being enabled on CNL-H P0 LPDDR4 systems.  This leads to failures above 2133.
    
    Root Cause:
      CNL-H P0 is using A0 PCH stepping.  BIOS is using B0 PCH stepping to determine when to enable P-Path.
    
    Solution:
      P0 silicon has health P-Path receivers.  Enable P-Path if DtHalo is detected.
    
    Other fixes:
      Limit CNL-H LPDDR4 frequency to 2667 since the part is unfused and SPD limit is 3733.
      Fix MiniBIOS default on DebugLevel from TIME -> ALL.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 2374d5c81c92710b36ea31fb39f7abe7dbdfe117
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 9 11:46:19 2017 -0700

    540691:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fa4d25bac0975ea3b71d9a7dcbbeec17120cb7d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 8 12:36:46 2017 -0700

    540532:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit c6cb48898c0faa6e5dfe75ed84e7cfceb4603f2a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 8 12:02:57 2017 -0700

    540527:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit ffac71e2ca4e9b1eeb65ba875d943e1ce2aee833
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 8 11:46:14 2017 -0700

    540525:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fa3831fcd76bebe721e10137c0c9edc6003a3207
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 8 10:09:31 2017 -0700

    540520:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

commit 87530aa651b679d9e3655989781b43e5b9001d49
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Oct 7 11:46:32 2017 -0700

    540483:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit eaeadedc2536b6bc554b23989c7f91770583f680
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 6 11:47:27 2017 -0700

    540344:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0b987b3b547c74e764c946d1319b518e63c7d3d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Oct 6 10:59:57 2017 -0700

    540322:1305367435 - [CFL][OC] Ring down bin is disabled by BIOS
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h

commit 676af3dbdc92e618725dec647b494f9e8aed5afc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 23:44:14 2017 -0700

    [PCH] Fix PSF PCIe Root Port related register naming and offset to align with silicon design
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsf.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsfCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c

commit 463adf4b4f2191df8a10fd8c4d619d8b0c37781b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 22:29:43 2017 -0700

	Description: DMI CPU TXEQ change for Coffelake PCH H.
    Platform Affected: CFL
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit 085d725d3b9cce8f59ba0b453a4ff2278e470283
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 12:09:12 2017 -0700

    540039:[CFL][OC] VR menu needs to display actual values not zeros
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 60253389056f8ff4441d05dabfa1c5d88da42b92
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 11:50:14 2017 -0700

    540034:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 7639836049f4bc31bd901a8727939d3801de1fd3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 10:47:16 2017 -0700

    540007:1305367435 - [CFL][OC] Ring down bin is disabled by BIOS
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h

commit 05b4f27b2a8db910cedd3a8bc4c6fb4888264159
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 06:49:30 2017 -0700

	Description: Can't program SVIDSSID with FSP.
    Solution: SVIDSSID is programmed.
    Platform Affected: CFL
    
    ---

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

commit b43949cff8d64df1f36c7d317aeec9d89d5c30e6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 5 00:22:19 2017 -0700

    [PCH] Fix GCC build error
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c

commit d38e26044c874dfc0791a15e68a121620030499b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 23:55:22 2017 -0700

    [PCH] Merge Reset PPI
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLan.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit ef395b06b5767dce0654041b206f75c04bafbf81
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 19:24:08 2017 -0700

    539844:220487777 [CFL-S/CNP] Please change Tau value from 8sec to 28sec to improve performance
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

commit 175806a3e572d17746ff46d55a3eda65b62a44f6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 18:50:26 2017 -0700

    539834:[HSD-ES][client_platf][1406367589][CNL][BIOS Guard]BIOS Guard could hang when PcdCpuSmmEnableBspElection is set to TRUE
    [Issue/Feature Description]
    Index is not always 0 for SMM BSP. SMM BSP may be any CPU when PcdCpuSmmEnableBspElection is set to TRUE.
    [Resolution]
    -Updated BIOS Guard code to account for System BSP not always being index 0.
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.c

commit 8f59b172f0ea5ec5c6b9dad9209be262006918f2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 17:36:05 2017 -0700

    [cannon_lake]System hangs at PC "0080" on CNL_U_LP4 Boards
    
    Issue:
      MRC sporadically fails training if retrain flow is detected at 1067.
    
    Solution:
      Limit LPDDR4/x 1067 to only Hi-Z for DQ ODT.
      LPDDR4/x 1067 ODT related changes:
        1. Disabled TxV Centering steps.
        2. DIMM ODT Training uses Hi-Z fixed value (Sweeps only WrDS & TxEQ)
        3. WrV Hs margin ignored in retrain.
        4. WrV Eye extrapolated from LS (2*LsMargin)
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 00225337bb9c61aefbeb90b59b755b4c4b2cb952
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 14:35:19 2017 -0700

    539727:1604468850 - CFL S +CNP H: OC- Ring option is present in BIOS.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c

commit e51d8d8f0d8ca2d987498b52d0f4e26f9d75d98b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 14:28:37 2017 -0700

    539715:[HSD-ES][client_platf][1305343083][CNL][BIOS Guard]Include production signed Bios Guard binary (2.0.4103) in CNL Bios
    [Issue/Feature Description]
    Production signed (non production worthy) BIOS Guard binary is released in order to fix module behavior which failed in case IMR range is disabled
    [Resolution]
    -Disabled IA exclusion IMR no longer causes the module to exit with error in BIOS Guard Module
    -Update BIOS_SVN
    -Updating SVN logic for CNL/CFL
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/BiosGuard.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c

commit ad7b6c9cd10cb563c68717261d6980ef797005a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 14:08:09 2017 -0700

    [MRC] Update RC to support D0 stepping
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit 2e54664bfe10a9cf6850a71743862750302e5fea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 13:48:01 2017 -0700

    [CNL] Klocwork issues for MRC RC based on CNL Daily_105_01_260
    
    Change :
    Added channel check condition to fix the klocwork issue.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 84c0cca2de2312c0b684d5e70dcd135ae0881fe7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 11:46:30 2017 -0700

    539616:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 3132afa25cb1b9474f9dd473eee3c4303ed4e1f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 4 07:20:29 2017 -0700

    Remove duplicated TSEG resource descriptor from FSP - take2
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit c7548ea922fa8f365e4f1ac762e87a8947d81f40
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 3 22:31:15 2017 -0700

    539457:[NO HSD] Fixed GCC build error.  Was introduced by CL 539358.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c

commit bd0a76fa9f42c8a1e976bdf7b325234b6dd41afa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 3 15:26:29 2017 -0700

    539358:[1604472520][CFL][TXT] SUT hangs at PC "9C71" during S3 Resume, if TXT enabled and "AP threads Idle Manner" set to "MWAIT Loop"
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.uni
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/PeiMpLib.c

commit a4a15aa9ca83bc6613a6604238f6c3d1556ba234
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 3 11:46:17 2017 -0700

    539273:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 06a823527d478996d5f23eb26a16a69c41921d67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 3 07:19:46 2017 -0700

	Description:  Fixed issues for CannonLakeRestrictedPkg based on CL_CNL_Release104_04_1.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h

commit 95b1600bc41fff5cf49965df186784eebb7fb21e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 3 01:51:14 2017 -0700

    [PCH] SUT is not booting to OS and hangs at post code 9b08 with Debug BIOS
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 908ae13abe297e8a4c9adf164e8e1f938c224b6f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 2 18:17:56 2017 -0700

    [PCH] Update NO_REBOOT bit location to TCO1_CNT[0] (TCTL1[0]) in CNP-B0/CNP-H-A0.
    Note: WDAT table requires update. NO_REBOOT capability should not be reported in WDAT in case no reboot pin strap is asserted (in this case NO_REBOOT bit becomes RO)
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSmbus.h

commit b0c97499a070748998066066d1c10fe0fd6d77f2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 2 16:11:30 2017 -0700

    Random BSOD found with Micron 2133MHz 16GB Memory
    
    Issue:
    Random BSOD found with Micron LPDDR3 2133MHz 16GB Memory, when system is trained at cold temperature, and memory tested at high temperature.
    
    Root Cause:
    tDQSCK drifts as a result of temperature changes. This causes memory corruption leading to BSOD.
    
    Solution:
    Add guardband in RoundTrip latency to account for possible tDQSCK drift.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

commit d654cc7abb422bc54be8f2ad2dcafa4604732815
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 2 11:53:53 2017 -0700

    538923:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit af508b23c28e4ef22bd024a369aae7009b5a25b5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 2 04:10:29 2017 -0700

    538819:[1805524217] Always retrieve entire HECI message
    [Description] BIOS should retrieve the whole message instead of resetting the interface
    [Solution] Implementation fixed
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.c
Intel/CannonLakeSiliconPkg/Me/Include/Private/Library/HeciInitLib.h
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.h
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.c

commit 7e1ec6b247570862adf4d9f4d1c668d392716039
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 2 00:39:19 2017 -0700

    [PCH] Create PeiInterruptAssignLib and move PEI interrupt initialization to the library
    
    Description:
     - move interrupt programming code to respective IPs
     - create new library to handle ITSS programming and interrupt configuration verification
     - provide new API for other modules to retrieve interrupt settings
     - create additional TraceHub post-mem lib for interrupt programming
    
    ---

Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLibFsp.inf
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiCnviPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiItssLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiP2sbPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiPchTraceHubLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiIoApicLib/PeiIoApicLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/PchDevIntInfoCnlH.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/PchDevIntInfoCnlLp.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/PeiItssLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLan.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSmbus.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSmbus.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 5dffc77c27a762ec7b3ebd183ecffee51ba0a9d6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 1 23:12:47 2017 -0700

    Remove duplicated TSEG resource descriptor from FSP.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit dfa200b4e2221ee22bbf4090494e31fa5aa31a2e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 1 12:37:25 2017 -0700

    538742:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 492c87e3a02b1b3081fdd2357cbc0ed162f512dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 1 12:02:38 2017 -0700

    538731:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f5b741441817bf3391cffe106a06d5ef60b56ef9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 1 11:46:33 2017 -0700

    538727:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b1fc9a67355f78bebc8d1011cddfe941268904d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 1 10:09:16 2017 -0700

    538722:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiSataPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 18373a53b8ffc3f5d02b1816b04dde8dd9503cf0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 30 11:46:23 2017 -0700

    538682:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9eeaf11e13a578ffb9992d25fd770b826cddbef2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 16:34:39 2017 -0700

    [cannon_lake][MRC] Support the Probing and Non-Probing Interposer for CNL-H LPDDR4
    
      Issue:
        SV request mapping CNL-H DDR4 RVP BOMID=6 to be the probing interposer and BOMID5 being the non-probing interposer.
        CPU-to-DRAM Byte Mapping is attached.
        Need to update BIOS and MiniBIOS
    
      Changes:
        Added 2 constants in MiniBIOS and BIOS for the interposers' mapping.
        Added code in MiniBIOS to get BOMID from KSC.
        Map SPD addresses to 0xA8, 0xA0, 0xA8, 0xA0.
        Disable DqPinsInterleave if BOMID 5 or 6 is detected for CNL-H DDR4 RVP.
    
    [cannon_lake][CNL][MRC] Enable DDR4 2-Rank Only SAGV
    
      Issue:
        DDR4 SAGV on 2 Rank's per channel systems is POR for CNL-H.
        Currently MRC limits SAGV enable to ULX/ULT only.
        Also, need to handle the case where Rank 2/3 only is populated.  To do this, Rank 3 MR values must be placed in the Rank 1 MR locations in MC CR's.  Rank 2 should be in Rank 0 MR locations in MC CR's.
        Need to review rest of SAGV programming for any other gotchas.
    
      Changes:
        Added code to determine if there is 2DPC populated.  If so, disable SAGV for CNL-H.
        Removed force to zero for Inputs->SaGv if it is DtHalo.
    
    Other fixes:
      Limit CNL-H DDR Low frequency to 1600 to W/A TxFIFO issue.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit ed38ee04ddfafb1a7c825749527349ef3c1fe7b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 11:50:48 2017 -0700

    538539:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f04eb3f7596274679629269261f4cb936f242a4e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 11:18:35 2017 -0700

    Fix NR build error
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit d444c24e24cecc4146cc9b9c8109a041a5e04ae6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 09:45:03 2017 -0700

    [CNL] Klocwork issues for MRC RC based on CNL Daily_105_01_260
        
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 6b2eb14efb85454032d70ccdf32d03805d30d7a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 02:47:33 2017 -0700

    [PCH] Update year of copyright declarion
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.c

commit b2eca0cbe8f138e3474fd5cc7d9d1baf932b4ff2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 02:16:30 2017 -0700

    [PCH] Fix incorrect function disable flow for SCS devices.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit 13c78fa9f1fb35bf0ca1ed79c498f1bfb31de9ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 02:12:51 2017 -0700

    [PCH] Create an IP block for SATA
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiSataPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiSataPrivateLib/PeiSataPrivateLib.inf
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit d99883be6b33d66b068f35972be5abd1bf84b71f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 00:22:14 2017 -0700

    538352:Fix CL#538349 error
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h

commit b4b88755d57c4bab975c47dce5e696d63c4c9a6c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 00:14:56 2017 -0700

    538349:[1504604960][CFL] The SVID and SSID of Bus00/Dev16h/Fun03, Keyboard and Text (KT) isn't programmed as expected
    [description]
    In SiInit.c, it program SVID and DID only if the value is 0 when reading from the register,
    but the default of this register is 0x8086 in Keyboard and Text (KT).
    [solution]
    1. Change SVID_SID_DEVICE_REGISTER to Address.
    2. Fix coding error.
    3. Remove check SSID&SVID default values.
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=207005
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h

commit f45b75dbb7f99d314f572b1b0b20a356575a3b61
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 23:47:11 2017 -0700

    538343:[1406478108][CNL] It hangs when access to CPU trace hub when "CPU Debugging" is "Disabled" from FIT.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes
    Pcode will PG CPU TH when DCD is set, and BIOS needs stay off access to it. DCD is checked via D22F0.0xC6.bit1 (CSME FWSTST6), independent of BG policy

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c

commit 4ac1998ab114d87d3bab851d7a247a6c9b31c26f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 18:26:31 2017 -0700

    [CNL U8] [LPDDR4][GT0] Failure in Command Voltage Centering
    
    Issue:
      Command Voltage Centering on U8 is having high speckling or all fails.  This leads MRC to report an error in training and return to the BIOS core with an assert.
    
    Changes:
      Since it is not Root Caused, we are disabling the step for LP4 as a W/A
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit f82d28b818cba92538fc02370545b73d4c6800e3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 13:19:16 2017 -0700

    538175:1305337776 - VR PS-State are not configured correctly in CNL-U platforms causing system to run in PS0 100%
        -merge CL# 349955 from KBL
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h

commit 2979e99931b4fd09560488ab1ddf4cac24cd3fe7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 13:12:16 2017 -0700

    [cannon_lake]High retrain rate due to low Rx margins in power training
    
    CNL U, Y with LPDDR4, LPDDR4x shows a high retrain rate, causing long boot time.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit f4429c251caa30231b002fcaac7ab7fbee452b8b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 11:46:38 2017 -0700

    538133:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 84eeb1f036f972bc2462a6fd4a786ebd87fd45fa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 07:39:46 2017 -0700

    [PCH] Update for normalization
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c

commit 2e0e2c6653a4ef95cf3eae5a9e91dd6751049fd0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 04:04:58 2017 -0700

    [PCH] Refactor PMC reference code
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

commit 554fe5d763093543ddee6af30205900d4b3ee599
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 02:44:11 2017 -0700

    [PCH] Update PCIe root port initializaion for PTM capabiltiy
    
    ---

Intel/CannonLakeSiliconPkg/Include/PcieRegs.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 2882ae8a2598bbd4bf37acc3ec144089d2e82ba7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 02:32:18 2017 -0700

    [PCH] Create an IP block for HsioLaneLib
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/PeiDxeUsbInitLib.inf
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchHsioLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/HsioLane.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
