{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485110315212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485110315214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 18:38:34 2017 " "Processing started: Sun Jan 22 18:38:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485110315214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485110315214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485110315215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485110315602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/top_level/fp_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/top_level/fp_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_output_mux-rtl " "Found design unit 1: fp_output_mux-rtl" {  } { { "../top_level/fp_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/fp_output_mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316178 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_output_mux " "Found entity 1: fp_output_mux" {  } { { "../top_level/fp_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/fp_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_state_generator-rtl " "Found design unit 1: t_state_generator-rtl" {  } { { "../state_generator/t_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316180 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_state_generator " "Found entity 1: t_state_generator" {  } { { "../state_generator/t_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_generator-rtl " "Found design unit 1: state_generator-rtl" {  } { { "../state_generator/state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316181 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_generator " "Found entity 1: state_generator" {  } { { "../state_generator/state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_state_generator-rtl " "Found design unit 1: s_state_generator-rtl" {  } { { "../state_generator/s_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316183 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_state_generator " "Found entity 1: s_state_generator" {  } { { "../state_generator/s_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_to_8-rtl " "Found design unit 1: decoder_3_to_8-rtl" {  } { { "../state_generator/decoder_3_to_8.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316184 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_to_8 " "Found entity 1: decoder_3_to_8" {  } { { "../state_generator/decoder_3_to_8.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_3_bit_with_load-rtl " "Found design unit 1: counter_3_bit_with_load-rtl" {  } { { "../state_generator/counter_3_bit_with_load.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316186 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_3_bit_with_load " "Found entity 1: counter_3_bit_with_load" {  } { { "../state_generator/counter_3_bit_with_load.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_3_bit-rtl " "Found design unit 1: counter_3_bit-rtl" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316187 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_3_bit " "Found entity 1: counter_3_bit" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_output_mux-behavior " "Found design unit 1: register_output_mux-behavior" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316189 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_output_mux " "Found entity 1: register_output_mux" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_subsystem-rtl " "Found design unit 1: control_subsystem-rtl" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316191 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_subsystem " "Found entity 1: control_subsystem" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-rtl " "Found design unit 1: control_logic-rtl" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316193 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 front_panel_latches-rtl " "Found design unit 1: front_panel_latches-rtl" {  } { { "../clock_generator/front_panel_latches.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316195 ""} { "Info" "ISGN_ENTITY_NAME" "1 front_panel_latches " "Found entity 1: front_panel_latches" {  } { { "../clock_generator/front_panel_latches.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316197 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_xor-rtl " "Found design unit 1: alu_xor-rtl" {  } { { "../alu_xor/alu_xor.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316198 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_xor " "Found entity 1: alu_xor" {  } { { "../alu_xor/alu_xor.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_subsystem-rtl " "Found design unit 1: alu_subsystem-rtl" {  } { { "../alu_subsystem/alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316200 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_subsystem " "Found entity 1: alu_subsystem" {  } { { "../alu_subsystem/alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_shifter-rtl " "Found design unit 1: alu_shifter-rtl" {  } { { "../alu_shifter/alu_shifter.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316201 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_shifter " "Found entity 1: alu_shifter" {  } { { "../alu_shifter/alu_shifter.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_output_mux-behavior " "Found design unit 1: alu_output_mux-behavior" {  } { { "../alu_output_mux/alu_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316203 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_output_mux " "Found entity 1: alu_output_mux" {  } { { "../alu_output_mux/alu_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_1_bit_full_adder-rtl " "Found design unit 1: nand_1_bit_full_adder-rtl" {  } { { "../alu_main/nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316204 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_1_bit_full_adder " "Found entity 1: nand_1_bit_full_adder" {  } { { "../alu_main/nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_or-rtl " "Found design unit 1: alu_or-rtl" {  } { { "../alu_main/alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316205 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "../alu_main/alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mux-rtl " "Found design unit 1: alu_mux-rtl" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316207 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mux " "Found entity 1: alu_mux" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_main-rtl " "Found design unit 1: alu_main-rtl" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316208 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_main " "Found entity 1: alu_main" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_and-rtl " "Found design unit 1: alu_and-rtl" {  } { { "../alu_main/alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "../alu_main/alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_add-rtl " "Found design unit 1: alu_add-rtl" {  } { { "../alu_main/alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316211 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "../alu_main/alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_incrementer-rtl " "Found design unit 1: alu_incrementer-rtl" {  } { { "../alu_inc/alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316212 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_incrementer " "Found entity 1: alu_incrementer" {  } { { "../alu_inc/alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_comparator-rtl " "Found design unit 1: alu_comparator-rtl" {  } { { "../alu_comparator/alu_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316214 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_comparator " "Found entity 1: alu_comparator" {  } { { "../alu_comparator/alu_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_clr-rtl " "Found design unit 1: alu_clr-rtl" {  } { { "../alu_clear/alu_clear.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316215 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_clr " "Found entity 1: alu_clr" {  } { { "../alu_clear/alu_clear.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_comparator-rtl " "Found design unit 1: address_comparator-rtl" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316217 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_comparator " "Found entity 1: address_comparator" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit_split-rtl " "Found design unit 1: register_12_bit_split-rtl" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316218 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit_split " "Found entity 1: register_12_bit_split" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit-rtl " "Found design unit 1: register_12_bit-rtl" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316220 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit " "Found entity 1: register_12_bit" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_5_bit-rtl " "Found design unit 1: register_5_bit-rtl" {  } { { "../12_bit_register/register_5_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316221 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_5_bit " "Found entity 1: register_5_bit" {  } { { "../12_bit_register/register_5_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316223 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_array-rtl " "Found design unit 1: register_array-rtl" {  } { { "../register_array/register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316224 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "../register_array/register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md_input_mux-behavior " "Found design unit 1: md_input_mux-behavior" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316225 ""} { "Info" "ISGN_ENTITY_NAME" "1 md_input_mux " "Found entity 1: md_input_mux" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316227 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 20 10 " "Found 20 design units, including 10 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_3_gate-rtl " "Found design unit 8: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_gate-rtl " "Found design unit 9: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_gate-rtl " "Found design unit 10: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_3_gate " "Found entity 8: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_gate " "Found entity 9: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_gate " "Found entity 10: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "../top_level/top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316231 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../top_level/top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_4k-SYN " "Found design unit 1: memory_4k-SYN" {  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316233 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_4k " "Found entity 1: memory_4k" {  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316235 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1485110316336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_4k memory_4k:memory_bank_0 " "Elaborating entity \"memory_4k\" for hierarchy \"memory_4k:memory_bank_0\"" {  } { { "system.vhd" "memory_bank_0" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_4k:memory_bank_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\"" {  } { { "../memory_4k/memory_4k.vhd" "altsyncram_component" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_4k:memory_bank_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\"" {  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110316459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_4k:memory_bank_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_state.mif " "Parameter \"init_file\" = \"initial_state.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316460 ""}  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1485110316460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aie1 " "Found entity 1: altsyncram_aie1" {  } { { "db/altsyncram_aie1.tdf" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/db/altsyncram_aie1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485110316519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485110316519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aie1 memory_4k:memory_bank_0\|altsyncram:altsyncram_component\|altsyncram_aie1:auto_generated " "Elaborating entity \"altsyncram_aie1\" for hierarchy \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\|altsyncram_aie1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:cpu " "Elaborating entity \"top_level\" for hierarchy \"top_level:cpu\"" {  } { { "system.vhd" "cpu" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array top_level:cpu\|register_array:register_array_0 " "Elaborating entity \"register_array\" for hierarchy \"top_level:cpu\|register_array:register_array_0\"" {  } { { "../top_level/top_level.vhd" "register_array_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit_split top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register " "Elaborating entity \"register_12_bit_split\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\"" {  } { { "../register_array/register_array.vhd" "MA_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit_split.vhd(32) " "Verilog HDL or VHDL warning at register_12_bit_split.vhd(32): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110316536 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md_input_mux top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0 " "Elaborating entity \"md_input_mux\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\"" {  } { { "../register_array/register_array.vhd" "md_input_mux_0" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register " "Elaborating entity \"register_12_bit\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\"" {  } { { "../register_array/register_array.vhd" "MD_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110316668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit.vhd(29) " "Verilog HDL or VHDL warning at register_12_bit.vhd(29): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110316669 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit top_level:cpu\|register_array:register_array_0\|register_1_bit:LINK_register " "Elaborating entity \"register_1_bit\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_1_bit:LINK_register\"" {  } { { "../register_array/register_array.vhd" "LINK_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_1_bit.vhd(28) " "Verilog HDL or VHDL warning at register_1_bit.vhd(28): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317049 "|system|top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_output_mux top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux " "Elaborating entity \"register_output_mux\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\"" {  } { { "../register_array/register_array.vhd" "output_mux" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_output_mux top_level:cpu\|fp_output_mux:front_panel_display_mux " "Elaborating entity \"fp_output_mux\" for hierarchy \"top_level:cpu\|fp_output_mux:front_panel_display_mux\"" {  } { { "../top_level/top_level.vhd" "front_panel_display_mux" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_comparator top_level:cpu\|address_comparator:address_comparator_0 " "Elaborating entity \"address_comparator\" for hierarchy \"top_level:cpu\|address_comparator:address_comparator_0\"" {  } { { "../top_level/top_level.vhd" "address_comparator_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate top_level:cpu\|address_comparator:address_comparator_0\|OR_gate:or_0 " "Elaborating entity \"OR_gate\" for hierarchy \"top_level:cpu\|address_comparator:address_comparator_0\|OR_gate:or_0\"" {  } { { "../address_comparator/address_comparator.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate top_level:cpu\|address_comparator:address_comparator_0\|AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"top_level:cpu\|address_comparator:address_comparator_0\|AND_gate:and_0\"" {  } { { "../address_comparator/address_comparator.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_subsystem top_level:cpu\|control_subsystem:control_subsystem_0 " "Elaborating entity \"control_subsystem\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\"" {  } { { "../top_level/top_level.vhd" "control_subsystem_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_5_bit top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0 " "Elaborating entity \"register_5_bit\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\"" {  } { { "../control_subsystem/control_subsystem.vhd" "register_5_bit_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_5_bit.vhd(29) " "Verilog HDL or VHDL warning at register_5_bit.vhd(29): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_5_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317083 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0 " "Elaborating entity \"clock_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\"" {  } { { "../control_subsystem/control_subsystem.vhd" "clock_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_not_output_0 clock_generator.vhd(70) " "Verilog HDL or VHDL warning at clock_generator.vhd(70): object \"ff_not_output_0\" assigned a value but never read" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317139 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_not_output_1 clock_generator.vhd(72) " "Verilog HDL or VHDL warning at clock_generator.vhd(72): object \"ff_not_output_1\" assigned a value but never read" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317139 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_not_output_2 clock_generator.vhd(74) " "Verilog HDL or VHDL warning at clock_generator.vhd(74): object \"ff_not_output_2\" assigned a value but never read" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317139 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_not_output_3 clock_generator.vhd(76) " "Verilog HDL or VHDL warning at clock_generator.vhd(76): object \"ff_not_output_3\" assigned a value but never read" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317139 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|AND_3_gate:and_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|AND_3_gate:and_0\"" {  } { { "../clock_generator/clock_generator.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "front_panel_latches top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank " "Elaborating entity \"front_panel_latches\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\"" {  } { { "../clock_generator/clock_generator.vhd" "fp_latch_bank" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q front_panel_latches.vhd(60) " "Verilog HDL or VHDL warning at front_panel_latches.vhd(60): object \"not_q\" assigned a value but never read" {  } { { "../clock_generator/front_panel_latches.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317192 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3_gate top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|OR_3_gate:or_3_0 " "Elaborating entity \"OR_3_gate\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|OR_3_gate:or_3_0\"" {  } { { "../clock_generator/front_panel_latches.vhd" "or_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_generator top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0 " "Elaborating entity \"state_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\"" {  } { { "../control_subsystem/control_subsystem.vhd" "state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_state_generator top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0 " "Elaborating entity \"s_state_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\"" {  } { { "../state_generator/state_generator.vhd" "s_state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3_bit_with_load top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter " "Elaborating entity \"counter_3_bit_with_load\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\"" {  } { { "../state_generator/s_state_generator.vhd" "counter" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_3_bit_with_load.vhd(46) " "Verilog HDL or VHDL warning at counter_3_bit_with_load.vhd(46): object \"not_q\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit_with_load.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317244 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_to_8 top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|decoder_3_to_8:decoder " "Elaborating entity \"decoder_3_to_8\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|decoder_3_to_8:decoder\"" {  } { { "../state_generator/s_state_generator.vhd" "decoder" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_state_generator top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0 " "Elaborating entity \"t_state_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\"" {  } { { "../state_generator/state_generator.vhd" "t_state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3_bit top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0 " "Elaborating entity \"counter_3_bit\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\"" {  } { { "../state_generator/t_state_generator.vhd" "counter_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_3_bit.vhd(36) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(36): object \"not_q\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317317 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_0 counter_3_bit.vhd(40) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(40): object \"not_ff_output_0\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317317 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_1 counter_3_bit.vhd(41) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(41): object \"not_ff_output_1\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317317 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix " "Elaborating entity \"control_logic\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\"" {  } { { "../control_subsystem/control_subsystem.vhd" "control_matrix" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CARRY_MASTER control_logic.vhd(117) " "Verilog HDL or VHDL warning at control_logic.vhd(117): object \"CARRY_MASTER\" assigned a value but never read" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485110317378 "|system|top_level:cpu|control_subsystem:control_subsystem_0|control_logic:control_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_subsystem top_level:cpu\|alu_subsystem:alu_subsystem_0 " "Elaborating entity \"alu_subsystem\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\"" {  } { { "../top_level/top_level.vhd" "alu_subsystem_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_main top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0 " "Elaborating entity \"alu_main\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_main_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0 " "Elaborating entity \"alu_mux\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_mux_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_and:alu_and_0 " "Elaborating entity \"alu_and\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_and:alu_and_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_and_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0 " "Elaborating entity \"alu_add\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_add_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_1_bit_full_adder top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0 " "Elaborating entity \"nand_1_bit_full_adder\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0\"" {  } { { "../alu_main/alu_add.vhd" "adder_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_or:alu_or_0 " "Elaborating entity \"alu_or\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_or:alu_or_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_or_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_clr top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_clr:alu_clr_0 " "Elaborating entity \"alu_clr\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_clr:alu_clr_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_clr_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_xor top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0 " "Elaborating entity \"alu_xor\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_xor_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0\|XOR_gate:xor_0 " "Elaborating entity \"XOR_gate\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0\|XOR_gate:xor_0\"" {  } { { "../alu_xor/alu_xor.vhd" "xor_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_incrementer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_incrementer:alu_inc_0 " "Elaborating entity \"alu_incrementer\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_incrementer:alu_inc_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_inc_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shifter top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_shifter:alu_rot_0 " "Elaborating entity \"alu_shifter\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_shifter:alu_rot_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_rot_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_comparator top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_comparator:alu_comp_0 " "Elaborating entity \"alu_comparator\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_comparator:alu_comp_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_comp_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485110317819 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1485110318925 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1485110318925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1485110321741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110321741 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRQ " "No output dependent on input pin \"IRQ\"" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110321887 "|system|IRQ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1485110321887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "611 " "Implemented 611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1485110321888 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1485110321888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "548 " "Implemented 548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1485110321888 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1485110321888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1485110321888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485110321914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 18:38:41 2017 " "Processing ended: Sun Jan 22 18:38:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485110321914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485110321914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485110321914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485110321914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485110324301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485110324303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 18:38:44 2017 " "Processing started: Sun Jan 22 18:38:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485110324303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1485110324303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1485110324304 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1485110324344 ""}
{ "Info" "0" "" "Project  = system" {  } {  } 0 0 "Project  = system" 0 0 "Fitter" 0 0 1485110324346 ""}
{ "Info" "0" "" "Revision = system" {  } {  } 0 0 "Revision = system" 0 0 "Fitter" 0 0 1485110324346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1485110324501 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "system EP2C5AT144A7 " "Selected device EP2C5AT144A7 for design \"system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1485110324510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485110324534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485110324534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1485110324798 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1485110324812 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1485110325022 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 2195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485110325035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 2196 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485110325035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 2197 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485110325035 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1485110325035 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1485110325042 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[0\] " "Pin FP_PC_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[0] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[1\] " "Pin FP_PC_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[1] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1079 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[2\] " "Pin FP_PC_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[2] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[3\] " "Pin FP_PC_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[3] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[4\] " "Pin FP_PC_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[4] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[5\] " "Pin FP_PC_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[5] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[6\] " "Pin FP_PC_OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[6] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[7\] " "Pin FP_PC_OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[7] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[8\] " "Pin FP_PC_OUTPUT\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[8] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[9\] " "Pin FP_PC_OUTPUT\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[9] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[10\] " "Pin FP_PC_OUTPUT\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[10] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_PC_OUTPUT\[11\] " "Pin FP_PC_OUTPUT\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_PC_OUTPUT[11] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_PC_OUTPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[0\] " "Pin FP_DATA_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[0] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[1\] " "Pin FP_DATA_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[1] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[2\] " "Pin FP_DATA_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[2] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[3\] " "Pin FP_DATA_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[3] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[4\] " "Pin FP_DATA_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[4] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[5\] " "Pin FP_DATA_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[5] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[6\] " "Pin FP_DATA_OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[6] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[7\] " "Pin FP_DATA_OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[7] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[8\] " "Pin FP_DATA_OUTPUT\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[8] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[9\] " "Pin FP_DATA_OUTPUT\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[9] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[10\] " "Pin FP_DATA_OUTPUT\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[10] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_OUTPUT\[11\] " "Pin FP_DATA_OUTPUT\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_OUTPUT[11] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_OUTPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out " "Pin clk_out not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk_out } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 13 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRQ " "Pin IRQ not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IRQ } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 21 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IRQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HLT_indicator " "Pin HLT_indicator not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HLT_indicator } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 22 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HLT_indicator } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN_indicator " "Pin RUN_indicator not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RUN_indicator } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 23 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RUN_indicator } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_SELECT\[0\] " "Pin FP_DATA_SELECT\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_SELECT[0] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_SELECT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_SELECT\[1\] " "Pin FP_DATA_SELECT\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_SELECT[1] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_SELECT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DATA_SELECT\[2\] " "Pin FP_DATA_SELECT\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DATA_SELECT[2] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DATA_SELECT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[1\] " "Pin FP_SR_INPUT\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[1] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[0\] " "Pin FP_SR_INPUT\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[0] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[10\] " "Pin FP_SR_INPUT\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[10] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[9\] " "Pin FP_SR_INPUT\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[9] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[8\] " "Pin FP_SR_INPUT\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[8] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[7\] " "Pin FP_SR_INPUT\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[7] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[6\] " "Pin FP_SR_INPUT\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[6] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[5\] " "Pin FP_SR_INPUT\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[5] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[4\] " "Pin FP_SR_INPUT\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[4] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[3\] " "Pin FP_SR_INPUT\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[3] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[2\] " "Pin FP_SR_INPUT\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[2] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_SR_INPUT\[11\] " "Pin FP_SR_INPUT\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_SR_INPUT[11] } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_SR_INPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Pin clk_in not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk_in } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 12 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Pin START not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { START } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 15 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP " "Pin STEP not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { STEP } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 16 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not_reset " "Pin not_reset not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 14 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_ADDR_LOAD " "Pin FP_ADDR_LOAD not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_ADDR_LOAD } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 17 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_ADDR_LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_EXAMINE " "Pin FP_EXAMINE not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_EXAMINE } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 18 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_EXAMINE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FP_DEPOSIT " "Pin FP_DEPOSIT not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { FP_DEPOSIT } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 19 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FP_DEPOSIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRQ " "Pin HRQ not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HRQ } } } { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 20 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HRQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485110325087 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1485110325087 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1485110325253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1485110325256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1485110325257 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325263 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325263 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325263 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325263 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325263 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|datab " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325263 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325264 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|datad " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325264 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|datad " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|datab " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325264 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325264 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|datad " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|datab " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325265 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325265 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325265 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325265 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325266 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325266 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325266 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325266 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325267 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325267 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325267 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325267 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325268 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325268 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325268 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325268 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325269 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325269 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325269 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325270 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325270 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325270 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325270 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325271 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325271 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325271 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325271 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325272 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325272 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325272 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325273 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325273 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325273 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325274 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325274 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325274 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325274 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325275 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325275 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325275 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325275 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325276 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|combout " "Node \"cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|datac " "Node \"cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325276 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325276 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325277 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325277 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325277 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325277 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325278 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325278 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325278 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325278 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|datab " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325279 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325279 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325279 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325279 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325280 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325280 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325280 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325280 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|datad " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325281 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|datad " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325281 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|dataa " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|datad " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|dataa " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|dataa " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|datab " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|datab " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325281 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325281 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325282 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325282 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325282 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325283 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325283 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325283 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325284 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325284 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325284 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325284 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325285 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|dataa " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325285 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325285 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325286 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|datad " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110325286 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1485110325286 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1485110325293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|AND_3_gate:and_2\|output  " "Automatically promoted node top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|AND_3_gate:and_2\|output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1735 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1733 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|AND_gate:and_0\|output " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|AND_gate:and_0\|output" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 61 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|AND_gate:and_0|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_2\|NAND_3_gate:nand_3_1\|output~0 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_2\|NAND_3_gate:nand_3_1\|output~0" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1|output~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1 " "Destination node top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1784 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110325357 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1485110325357 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 79 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_3_gate:and_2|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1365 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485110325357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|AND_gate:and_0\|output  " "Automatically promoted node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|AND_gate:and_0\|output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1485110325359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_5\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_5\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1725 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_0\|NAND_gate:nand_1\|output~1 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_0\|NAND_gate:nand_1\|output~1" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1832 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_1\|output~2 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_1\|output~2" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325359 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_3_gate:nand_3_3\|output~0 " "Destination node top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_3_gate:nand_3_3\|output~0" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_3_gate:nand_3_3|output~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1838 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485110325359 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1485110325359 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 61 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|AND_gate:and_0|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 0 { 0 ""} 0 1345 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485110325359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1485110325476 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485110325477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485110325478 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485110325480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485110325481 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1485110325481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1485110325481 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1485110325482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1485110325482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1485110325482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1485110325482 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 24 27 0 " "Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 24 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1485110325485 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1485110325485 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1485110325485 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485110325486 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485110325486 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485110325486 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485110325486 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1485110325486 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1485110325486 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485110325510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1485110325989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485110326257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1485110326271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1485110327841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485110327841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1485110327988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/system/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1485110329935 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1485110329935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485110331436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1485110331439 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1485110331439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.79 " "Total time spent on timing analysis during the Fitter is 1.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1485110331467 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485110331473 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[0\] 0 " "Pin \"FP_PC_OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[1\] 0 " "Pin \"FP_PC_OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[2\] 0 " "Pin \"FP_PC_OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[3\] 0 " "Pin \"FP_PC_OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[4\] 0 " "Pin \"FP_PC_OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[5\] 0 " "Pin \"FP_PC_OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[6\] 0 " "Pin \"FP_PC_OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[7\] 0 " "Pin \"FP_PC_OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[8\] 0 " "Pin \"FP_PC_OUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[9\] 0 " "Pin \"FP_PC_OUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[10\] 0 " "Pin \"FP_PC_OUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_PC_OUTPUT\[11\] 0 " "Pin \"FP_PC_OUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[0\] 0 " "Pin \"FP_DATA_OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[1\] 0 " "Pin \"FP_DATA_OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[2\] 0 " "Pin \"FP_DATA_OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[3\] 0 " "Pin \"FP_DATA_OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[4\] 0 " "Pin \"FP_DATA_OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[5\] 0 " "Pin \"FP_DATA_OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[6\] 0 " "Pin \"FP_DATA_OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[7\] 0 " "Pin \"FP_DATA_OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[8\] 0 " "Pin \"FP_DATA_OUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[9\] 0 " "Pin \"FP_DATA_OUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[10\] 0 " "Pin \"FP_DATA_OUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FP_DATA_OUTPUT\[11\] 0 " "Pin \"FP_DATA_OUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HLT_indicator 0 " "Pin \"HLT_indicator\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RUN_indicator 0 " "Pin \"RUN_indicator\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1485110331495 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1485110331495 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485110331916 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485110331973 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485110332453 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485110332618 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1485110332630 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1485110332654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/pdp-8/system/output_files/system.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/system/output_files/system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1485110332802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 346 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 346 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485110333059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 18:38:53 2017 " "Processing ended: Sun Jan 22 18:38:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485110333059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485110333059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485110333059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1485110333059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1485110335425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485110335427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 18:38:55 2017 " "Processing started: Sun Jan 22 18:38:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485110335427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1485110335427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1485110335428 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1485110335962 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1485110335979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485110336211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 18:38:56 2017 " "Processing ended: Sun Jan 22 18:38:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485110336211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485110336211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485110336211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1485110336211 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1485110336345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1485110338234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 18:38:57 2017 " "Processing started: Sun Jan 22 18:38:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485110338236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485110338236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system -c system " "Command: quartus_sta system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485110338236 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1485110338279 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485110338480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1485110338506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1485110338506 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1485110338604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1485110338626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1485110338627 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FP_ADDR_LOAD FP_ADDR_LOAD " "create_clock -period 1.000 -name FP_ADDR_LOAD FP_ADDR_LOAD" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FP_DEPOSIT FP_DEPOSIT " "create_clock -period 1.000 -name FP_DEPOSIT FP_DEPOSIT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FP_EXAMINE FP_EXAMINE " "create_clock -period 1.000 -name FP_EXAMINE FP_EXAMINE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338632 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338632 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338633 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|dataa " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_2\|nand_3_3\|output~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338633 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338633 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|datac " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|datab " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_3\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338634 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_2\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338634 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338634 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|datab " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_1\|nand_1\|output~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338635 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|datac " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|ms_jk_ff_0\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338635 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|datac " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|dataa " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_1\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338635 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|datad " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338635 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338635 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338636 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338636 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338636 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338636 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|datab " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_2\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338637 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|datab " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_10\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338637 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338637 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338637 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338638 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338638 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|datab " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_9\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338638 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338638 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|datab " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_9\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338639 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|datab " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_8\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338639 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|datab " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_8\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338639 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338639 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338640 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_8\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338640 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|datab " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_7\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338640 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338640 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|datab " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_6\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338641 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338641 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338641 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338641 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338642 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|combout " "Node \"cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|dataa " "Node \"cpu\|register_array_0\|LINK_register\|ms_jk_ff_0\|nand_1\|output~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338642 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_3\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338642 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338642 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_3\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338643 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338643 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_2\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338643 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338643 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_2\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338644 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|datab " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338644 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|datab " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_1\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338644 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338644 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338645 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_1\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338645 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338645 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338645 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|datab " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_1\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|datab " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_0\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338646 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338646 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|datab " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|datad " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_0\|nand_1\|output~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338647 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338647 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|datac " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_4\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338647 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338647 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338648 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|dataa " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|dataa " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|datac " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|datab " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|dataa " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|datab " "Node \"cpu\|alu_subsystem_0\|alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338648 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338648 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338649 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338649 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338649 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338649 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338649 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338649 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|datab " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_4\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338649 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338649 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|AC_register\|ms_jk_ff_4\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|datac " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_3\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338650 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|dataa " "Node \"cpu\|register_array_0\|MD_register\|ms_jk_ff_5\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338651 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|datab " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_4\|nand_1\|output~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338651 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338651 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338651 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338652 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_1\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338652 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338652 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338652 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|datab " "Node \"cpu\|control_subsystem_0\|state_generator_0\|t_state_generator_0\|counter_3_0\|ms_jk_ff_2\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338653 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338653 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|datac " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|datab " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_2\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338653 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338653 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_6\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338654 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|datab " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|PC_register\|ms_jk_ff_5\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338654 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_7\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338654 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338654 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|datad " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_8\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338655 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|datac " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_9\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338655 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_10\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338655 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338655 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|datab " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|combout " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa " "Node \"cpu\|register_array_0\|MA_register\|ms_jk_ff_11\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|datac " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|datab " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_3\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338656 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|datad " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|datab " "Node \"cpu\|control_subsystem_0\|state_generator_0\|s_state_generator_0\|counter\|ff_0\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|datad " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|datab " "Node \"cpu\|control_subsystem_0\|register_5_bit_0\|ms_jk_ff_1\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|datac " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|combout " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_3_3\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""} { "Warning" "WSTA_SCC_NODE" "cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"cpu\|control_subsystem_0\|clock_generator_0\|fp_latch_bank\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485110338657 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1485110338657 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1485110338664 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1485110338676 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1485110338690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.404 " "Worst-case setup slack is -24.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.404     -2027.593 clk_in  " "  -24.404     -2027.593 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.543        -9.543 FP_EXAMINE  " "   -9.543        -9.543 FP_EXAMINE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.471        -8.471 FP_DEPOSIT  " "   -8.471        -8.471 FP_DEPOSIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.461        -8.461 FP_ADDR_LOAD  " "   -8.461        -8.461 FP_ADDR_LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.382 " "Worst-case hold slack is -0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382        -0.382 clk_in  " "   -0.382        -0.382 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990         0.000 FP_ADDR_LOAD  " "    0.990         0.000 FP_ADDR_LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002         0.000 FP_EXAMINE  " "    1.002         0.000 FP_EXAMINE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004         0.000 FP_DEPOSIT  " "    1.004         0.000 FP_DEPOSIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.250 " "Worst-case recovery slack is -8.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.250        -8.250 clk_in  " "   -8.250        -8.250 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.144 " "Worst-case removal slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144        -0.144 clk_in  " "   -0.144        -0.144 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -744.509 clk_in  " "   -2.064      -744.509 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 FP_ADDR_LOAD  " "   -1.631        -1.631 FP_ADDR_LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 FP_DEPOSIT  " "   -1.631        -1.631 FP_DEPOSIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 FP_EXAMINE  " "   -1.631        -1.631 FP_EXAMINE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338701 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1485110338803 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1485110338805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1485110338842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.353 " "Worst-case setup slack is -8.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.353      -581.082 clk_in  " "   -8.353      -581.082 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850        -2.850 FP_EXAMINE  " "   -2.850        -2.850 FP_EXAMINE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463        -2.463 FP_DEPOSIT  " "   -2.463        -2.463 FP_DEPOSIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442        -2.442 FP_ADDR_LOAD  " "   -2.442        -2.442 FP_ADDR_LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.315 " "Worst-case hold slack is -0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315        -0.448 clk_in  " "   -0.315        -0.448 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 FP_ADDR_LOAD  " "    0.320         0.000 FP_ADDR_LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 FP_EXAMINE  " "    0.327         0.000 FP_EXAMINE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 FP_DEPOSIT  " "    0.330         0.000 FP_DEPOSIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.679 " "Worst-case recovery slack is -2.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.679        -2.679 clk_in  " "   -2.679        -2.679 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.018 " "Worst-case removal slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018        -0.018 clk_in  " "   -0.018        -0.018 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -721.222 clk_in  " "   -2.000      -721.222 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 FP_ADDR_LOAD  " "   -1.380        -1.380 FP_ADDR_LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 FP_DEPOSIT  " "   -1.380        -1.380 FP_DEPOSIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 FP_EXAMINE  " "   -1.380        -1.380 FP_EXAMINE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485110338864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485110338864 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1485110338993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1485110339058 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1485110339062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 344 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 344 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485110339158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 18:38:59 2017 " "Processing ended: Sun Jan 22 18:38:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485110339158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485110339158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485110339158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485110339158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485110342138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485110342140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 18:39:01 2017 " "Processing started: Sun Jan 22 18:39:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485110342140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485110342140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485110342141 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "system.vho\", \"system_fast.vho system_vhd.sdo system_vhd_fast.sdo /home/sebsikora/altera/projects/pdp-8/system/simulation/modelsim/ simulation " "Generated files \"system.vho\", \"system_fast.vho\", \"system_vhd.sdo\" and \"system_vhd_fast.sdo\" in directory \"/home/sebsikora/altera/projects/pdp-8/system/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1485110342839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485110342905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 18:39:02 2017 " "Processing ended: Sun Jan 22 18:39:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485110342905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485110342905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485110342905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485110342905 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 725 s " "Quartus II Full Compilation was successful. 0 errors, 725 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485110343065 ""}
