
*** Running vivado
    with args -log inter_spartan.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source inter_spartan.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source inter_spartan.tcl -notrace
Command: link_design -top inter_spartan -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_inst_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_1/ila_1.dcp' for cell 'ascon_fsm_0/your_instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1051.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ascon_fsm_0/your_instance_name UUID: d218242a-701a-534e-99b2-d0174464c177 
INFO: [Chipscope 16-324] Core: ila_inst_0 UUID: 5dc30306-05c2-5874-9522-d3cc32769ed2 
Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_0/inst'
Finished Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_0/inst'
Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1766.988 ; gain = 578.941
Finished Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_0/inst'
Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst_0/inst'
Finished Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst_0/inst'
Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst_0/inst'
Finished Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst_0/inst'
Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ascon_fsm_0/your_instance_name/inst'
Finished Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ascon_fsm_0/your_instance_name/inst'
Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ascon_fsm_0/your_instance_name/inst'
Finished Parsing XDC File [c:/Users/eleves/new_fpga_25mars/new_fpga_25mars.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ascon_fsm_0/your_instance_name/inst'
Parsing XDC File [C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.srcs/constrs_1/imports/new/uart_test.xdc]
Finished Parsing XDC File [C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.srcs/constrs_1/imports/new/uart_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1766.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 236 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1766.988 ; gain = 1189.801
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1766.988 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17107ebe0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1788.879 ; gain = 21.891

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a211c7940892cc4b.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2152.082 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: ca50d493

Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.082 ; gain = 19.926

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter fsm_uart_0/cipher_reg_0/key_s[127]_i_3 into driver instance uart_core_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ila_inst_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance ila_inst_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2154d9f77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2152.082 ; gain = 19.926
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Retarget, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 162201826

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2152.082 ; gain = 19.926
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 232df6460

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2152.082 ; gain = 19.926
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 121 cells
INFO: [Opt 31-1021] In phase Sweep, 1548 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 232df6460

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2152.082 ; gain = 19.926
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 232df6460

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2152.082 ; gain = 19.926
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 232df6460

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2152.082 ; gain = 19.926
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              25  |                                             86  |
|  Constant propagation         |               0  |              32  |                                             52  |
|  Sweep                        |               0  |             121  |                                           1548  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2152.082 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 176bab353

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2152.082 ; gain = 19.926

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: f8ac42e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2239.664 ; gain = 0.000
Ending Power Optimization Task | Checksum: f8ac42e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.664 ; gain = 87.582

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f8ac42e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2239.664 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2239.664 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15f90d0f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2239.664 ; gain = 472.676
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.runs/impl_1/inter_spartan_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file inter_spartan_drc_opted.rpt -pb inter_spartan_drc_opted.pb -rpx inter_spartan_drc_opted.rpx
Command: report_drc -file inter_spartan_drc_opted.rpt -pb inter_spartan_drc_opted.pb -rpx inter_spartan_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.runs/impl_1/inter_spartan_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ba614c91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2239.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11e7a7a50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135a1c746

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135a1c746

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 135a1c746

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21ab3c81a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15b9eec4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15b9eec4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 178400028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 174 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 81 nets or LUTs. Breaked 0 LUT, combined 81 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2239.664 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             81  |                    81  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             81  |                    81  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13e3e4d2c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 122bfb2b2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 2 Global Placement | Checksum: 122bfb2b2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f9b723db

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ff6a0b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120d1b87a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b756641

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10d5ff0d3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 184b2ae04

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15b88e32f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15b88e32f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18a0287d5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.390 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16d26b24b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.530 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Place 46-33] Processed net fsm_uart_0/cipher_reg_0/en_cipher_s, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1908d4b4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18a0287d5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.390. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f8f4dd07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2239.664 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f8f4dd07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f8f4dd07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f8f4dd07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: f8f4dd07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2239.664 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2239.664 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2239.664 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3cce289

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2239.664 ; gain = 0.000
Ending Placer Task | Checksum: 1b635cc70

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.962 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.runs/impl_1/inter_spartan_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file inter_spartan_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file inter_spartan_utilization_placed.rpt -pb inter_spartan_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file inter_spartan_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2239.664 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.992 . Memory (MB): peak = 2239.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.runs/impl_1/inter_spartan_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c20b59eb ConstDB: 0 ShapeSum: f42a7285 RouteDB: 0
Post Restoration Checksum: NetGraph: 6a21a2bf NumContArr: 2eb2a964 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 98d44c23

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2311.773 ; gain = 72.109

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 98d44c23

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2318.035 ; gain = 78.371

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 98d44c23

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2318.035 ; gain = 78.371
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12a706956

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 2338.699 ; gain = 99.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.511 | TNS=0.000  | WHS=-0.186 | THS=-185.122|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1c7a18e7c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.375 ; gain = 112.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.511 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 14c6fbf01

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.461 ; gain = 124.797

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00191571 %
  Global Horizontal Routing Utilization  = 0.00295808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11264
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11225
  Number of Partially Routed Nets     = 39
  Number of Node Overlaps             = 24

Phase 2 Router Initialization | Checksum: 19efc8793

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19efc8793

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.461 ; gain = 124.797
Phase 3 Initial Routing | Checksum: 18e1ec5c8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 764
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.120  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: abc0e352

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.120  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 164a43537

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2364.461 ; gain = 124.797
Phase 4 Rip-up And Reroute | Checksum: 164a43537

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 148ac6840

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2364.461 ; gain = 124.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.120  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c56094b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c56094b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2364.461 ; gain = 124.797
Phase 5 Delay and Skew Optimization | Checksum: 1c56094b8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10a90a200

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2364.461 ; gain = 124.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.120  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 164873c1a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2364.461 ; gain = 124.797
Phase 6 Post Hold Fix | Checksum: 164873c1a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.75122 %
  Global Horizontal Routing Utilization  = 2.08173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12e1bedaa

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12e1bedaa

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fce11a4d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2364.461 ; gain = 124.797

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.120  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fce11a4d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2364.461 ; gain = 124.797
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2364.461 ; gain = 124.797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.461 ; gain = 124.797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2374.746 ; gain = 10.285
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.runs/impl_1/inter_spartan_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file inter_spartan_drc_routed.rpt -pb inter_spartan_drc_routed.pb -rpx inter_spartan_drc_routed.rpx
Command: report_drc -file inter_spartan_drc_routed.rpt -pb inter_spartan_drc_routed.pb -rpx inter_spartan_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.runs/impl_1/inter_spartan_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file inter_spartan_methodology_drc_routed.rpt -pb inter_spartan_methodology_drc_routed.pb -rpx inter_spartan_methodology_drc_routed.rpx
Command: report_methodology -file inter_spartan_methodology_drc_routed.rpt -pb inter_spartan_methodology_drc_routed.pb -rpx inter_spartan_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/eleves/new_fpga_25mars/new_fpga_25mars.runs/impl_1/inter_spartan_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file inter_spartan_power_routed.rpt -pb inter_spartan_power_summary_routed.pb -rpx inter_spartan_power_routed.rpx
Command: report_power -file inter_spartan_power_routed.rpt -pb inter_spartan_power_summary_routed.pb -rpx inter_spartan_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file inter_spartan_route_status.rpt -pb inter_spartan_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file inter_spartan_timing_summary_routed.rpt -pb inter_spartan_timing_summary_routed.pb -rpx inter_spartan_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file inter_spartan_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file inter_spartan_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file inter_spartan_bus_skew_routed.rpt -pb inter_spartan_bus_skew_routed.pb -rpx inter_spartan_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force inter_spartan.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net ascon_fsm_0/associate_data_o_reg_i_1_n_1 is a gated clock net sourced by a combinational pin ascon_fsm_0/associate_data_o_reg_i_1/O, cell ascon_fsm_0/associate_data_o_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 29 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./inter_spartan.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2880.078 ; gain = 480.527
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 18:41:07 2025...
