<!-- ========================================================= -->
<!--              SEMICOLON DIGITAL VERIFICATION WORKSHOP       -->
<!-- ========================================================= -->
<!--                SESSION 3 â€” INSTRUCTOR: AMMAR WAHIDI        -->
<!-- ========================================================= -->

# Semicolon Digital Verification Workshop â€” Session 3
**Instructor:** Ammar Wahidi  
**Organization:** Semicolon Digital  
**Workshop Year:** 2025  
**Focus:** *SystemVerilog Functional Verification â€” Advanced Concepts*

---

## ğŸŒ Overview
This repository contains all learning materials, examples, and assignments from **Session 3** of the **Semicolon Digital Verification Workshop**
The session covers intermediate-to-advanced SystemVerilog verification concepts, emphasizing **functional coverage**, **EDA flow**, and **testbench design best practices**.

---

## ğŸ§© Session Topics
> ### Covered Concepts
> - **More Data Types** â€” Dynamic, Associative, and Queues  
> - **Scheduling Semantics**  
> - **Code Coverage**  
> - **Functional Coverage** 
> - **EDA Flow**  
> - **QuestaSim TCL Commands**  
> - **DO File Automation**  
> - **Interface & Top Module Design**  
> - **Improving Testbench Architecture** â€” Adder Testbench Improvement 

---

## ğŸ—‚ï¸ Repository Structure
```
Semicolon-Digital-Verification-Workshop-Session-3/
â”‚
â”œâ”€â”€ ğŸ“˜ Slides/
â”‚   â””â”€â”€ Session 3.pdf
â”‚
â”œâ”€â”€ ğŸ§  Assignment/
â”‚   â”œâ”€â”€ Assignment 3.pdf
â”‚   â””â”€â”€ Coverage Solution/
â”‚       â””â”€â”€ Coverage_Solution.sv
â”‚
â”œâ”€â”€ ğŸ’» Codes/
â”‚   â”œâ”€â”€ Array Ordering methods/
â”‚   â”‚   â””â”€â”€ Array_Ordering_methods.sv
â”‚   â”œâ”€â”€ Array Reduction methods/
â”‚   â”‚   â””â”€â”€ Array_Reduction_methods.sv
â”‚   â”œâ”€â”€ Associative Arrays/
â”‚   â”‚   â””â”€â”€ Associative_Arrays.sv
â”‚   â”œâ”€â”€ Code Coverage/
â”‚   â”‚   â”œâ”€â”€ statement_coverage.sv
â”‚   â”‚   â”œâ”€â”€ Branch_Coverage.sv
â”‚   â”‚   â””â”€â”€ Path_Coverage.sv
â”‚   â”œâ”€â”€ Do File/
â”‚   â”‚   â””â”€â”€ Do_example.do
â”‚   â”œâ”€â”€ Dynamic Array/
â”‚   â”‚   â””â”€â”€ Dynamic_Array.sv
â”‚   â”œâ”€â”€ Events/
â”‚   â”‚   â””â”€â”€ Events.sv
â”‚   â”œâ”€â”€ Functional Coverage/
â”‚   â”‚   â”œâ”€â”€ Bins.sv
â”‚   â”‚   â”œâ”€â”€ Coverage_Methods.sv
â”‚   â”‚   â”œâ”€â”€ Coverage_Options.sv
â”‚   â”‚   â”œâ”€â”€ Covergroup.sv
â”‚   â”‚   â””â”€â”€ Cross_Coverage.sv
â”‚   â”œâ”€â”€ Improving Our Testbench/
â”‚   â”‚   â”œâ”€â”€ adderDUT.sv
â”‚   â”‚   â”œâ”€â”€ adderDUT_before_interface.sv
â”‚   â”‚   â”œâ”€â”€ adderTB_before_interface.sv
â”‚   â”‚   â”œâ”€â”€ adder_if.sv
â”‚   â”‚   â”œâ”€â”€ adder_TB.sv
â”‚   â”‚   â”œâ”€â”€ adder_top.sv
â”‚   â”‚   â”œâ”€â”€ adder_cvg.sv
â”‚   â”‚   â”œâ”€â”€ adder_monitor.sv
â”‚   â”‚   â””â”€â”€ adder_sequence_item.sv
â”‚   â”œâ”€â”€ Interface and Top Module/
â”‚   â”‚   â”œâ”€â”€ tb_without_interface.sv
â”‚   â”‚   â”œâ”€â”€ tb_with_interface.sv
â”‚   â”‚   â””â”€â”€ tb_with_interface_modport.sv
â”‚   â”œâ”€â”€ Queues/
â”‚   â”‚   â””â”€â”€ Queues.sv
â”‚   â””â”€â”€ Scheduling Semantics Example/
â”‚       â””â”€â”€ Example.sv
â”‚
â””â”€â”€ README.md
```

---

## ğŸ§  Assignment Details
**Assignment 3** builds upon previous ALU projects to integrate:
- SystemVerilog **interface** and **top module**
- Code and functional coverage
- Cross coverage between operands and opcodes
- Coverage report generation and 100% coverage validation
- Create Do File 

ğŸ“˜ *Reference:* [`Assignment/Assignment 3.pdf`](Assignment/Assignment%203.pdf)  
ğŸ’¡ *Solution Example:* [`Assignment/Coverage Solution/Coverage_Solution.sv`](Assignment/Coverage%20Solution/Coverage_Solution.sv)

---

## ğŸ§° Tools & Technologies
- **SystemVerilog (IEEE 1800-2017)**
- **Mentor QuestaSim / ModelSim**
- **Functional & Code Coverage**
- **TCL / DO File Automation**
- **EDA Simulation Flow**

---

## ğŸ¯ Learning Outcomes
By completing Session 3, participants were able to:
- Use SystemVerilogâ€™s **advanced data types** effectively.  
- Understand **scheduling semantics** in simulation.  
- Implement **functional and code coverage** for verification metrics.  
- Automate **EDA flows** via TCL scripting.  
- Develop **modular, reusable testbenches** using interfaces and classes.  

---

## ğŸ¤ Connect & Collaborate
ğŸ“ **Instructor:** *Ammar Wahidi*  
ğŸ”— **LinkedIn:** [linkedin.com/in/Ammar-Wahidi](https://www.linkedin.com/in/ammar-wahidi-4292a7309/)  
ğŸ’» **GitHub:** [github.com/Ammar-Wahidi](https://github.com/Ammar-Wahidi)

---

## ğŸ§¾ License
This repository is part of the **Semicolon Digital Verification Workshop (2025)**  
and is shared for **educational and non-commercial purposes**.

---

<!-- ========================================================= -->
<!--            END OF README â€” SEMICOLON SESSION 3             -->
<!-- ========================================================= -->
