<?xml version="1.0" encoding="ISO-8859-1" ?>
<opml version="1.0">
	<head>
		<title>VCS dump file for DVE debugging</title>
		<vcsVersion>F-2011.12-SP1_Full64</vcsVersion>
		<dateCreated>Thu Oct 15 23:07:54 2015</dateCreated>
	</head>
	<body>
		<!-- VCS compile options -->
		<vcsCompileOptions text="/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/include  -Mldflags=  -Mout=tb_simv -Mamsrun= -Mvcsaceobjs= -Mobjects= /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/liberrorinf.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/libsnpsmalloc.so  -Msaverestoreobj=/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn= -Mcsrc= -Msyslibs=-ldl -lm  -uum xil_defaultlib.tb xil_defaultlib.glbl -mxunielab -uni_make -full64 -Xcbug=0x1 +vcs+lic+wait -l elaborate.log -o tb_simv -uum -elaboration_options=/tmp/vcs_20151016030753_22118/elaboptfile_22118 -full64 -pp_used +vcsd +itf+/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/vcsdp.tab +cli+1 -debug=1 +memcbk +vpi -VHDLelab=-mxunielab -uni_make -nc -t ps -licqueue -exe tb_simv -uum -elaboration_options /tmp/vcs_20151016030753_22118/elaboptfile_22118 -debug 1  -gen_obj -f tb_simv.daidir/mxopt.db "/>
		<!-- File list for the whole design -->
		<fileList>
			<file fid="0" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/new/top.sv" />
			<file fid="2" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/new/memory_map.sv" />
			<file fid="8" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/new/dma_ctrl.sv" />
			<file fid="14" path="/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unisims/PLLE2_ADV.v" />
			<file fid="11" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.sim/sim_1/behav/glbl.v" />
			<file fid="5" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v" />
			<file fid="4" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/ip/clock_divider/clock_divider.v" />
			<file fid="12" path="/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unisims/IBUF.v" />
			<file fid="7" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/new/timing_ctrl.sv" />
			<file fid="13" path="/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unisims/BUFG.v" />
			<file fid="9" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v" />
			<file fid="3" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/new/line_ram.sv" />
			<file fid="6" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/new/maria.sv" />
			<file fid="1" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/vga.sv" />
			<file fid="10" path="/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/maria/maria.srcs/sources_1/new/tb.sv" />
		</fileList>
		<!-- Include file list for the whole design -->
		<includeFileList>
		</includeFileList>
		<!-- Encrypted codes list for the whole design -->
		<encryptedCodesList>
		</encryptedCodesList>
		<!-- Inactive codes list for the whole design -->
		<inactiveCodesList>
			<inactiveCodes fid="14" lineno="50:56 487:509 3419:3458" />
			<inactiveCodes fid="12" lineno="39:41 99:104" />
			<inactiveCodes fid="13" lineno="30:33 43:48" />
		</inactiveCodesList>
		<!-- Compile options UUM based -->
		<langKeywords>
			<v2kFiles fid="4-5 9 11-14" />
			<svFiles fid="0-3 6-8 10" />
		</langKeywords>
		<!--  Case insensitive file list -->
		<caseInsensitiveFiles fid="" />
		<!-- Macro definition list for the whole design --> 
		<macroDefinitionList>
			<macro name="P6532_SIG" module="unnamed$$_0" sourceID="2" lineno="57" defID="2" defLine="5" value="1"  vip="false"/>
			<macro name="RAM1_SIG" module="unnamed$$_0" sourceID="2" lineno="61" defID="2" defLine="7" value="2"  vip="false"/>
			<macro name="TIA_SIG" module="unnamed$$_0" sourceID="2" lineno="65" defID="2" defLine="4" value="3"  vip="false"/>
			<macro name="RAM0_SIG" module="unnamed$$_0" sourceID="2" lineno="73" defID="2" defLine="6" value="4"  vip="false"/>
			<macro name="NONE_SIG" module="unnamed$$_0" sourceID="2" lineno="75" defID="2" defLine="8" value="5"  vip="false"/>
			<macro name="DP_DMA_KILL_COL" module="timing_ctrl" sourceID="7" lineno="101" defID="7" defLine="11" value="6"  vip="false"/>
			<macro name="ZP_READY_ROW" module="timing_ctrl" sourceID="7" lineno="103" defID="7" defLine="21" value="7"  vip="false"/>
			<macro name="ZP_READY_COL" module="timing_ctrl" sourceID="7" lineno="104" defID="7" defLine="16" value="8"  vip="false"/>
			<macro name="VGA_VISIBLE_COLS" module="timing_ctrl" sourceID="7" lineno="107" defID="7" defLine="23" value="9"  vip="false"/>
			<macro name="NTSC_SCANLINE_COUNT" module="timing_ctrl" sourceID="7" lineno="109" defID="7" defLine="25" value="10"  vip="false"/>
			<macro name="DMA_STARTUP_CYCLES" module="unnamed$$_12" sourceID="7" lineno="195" defID="7" defLine="5" value="11"  vip="false"/>
			<macro name="START_OF_LINE_CYCLES" module="unnamed$$_18" sourceID="7" lineno="214" defID="7" defLine="8" value="12"  vip="false"/>
			<macro name="DMA_STARTUP_CYCLES" module="unnamed$$_21" sourceID="7" lineno="225" defID="7" defLine="5" value="11"  vip="false"/>
		</macroDefinitionList>
		<!-- Macro value list for the whole design --> 
		<macroValueList>
			<mv i="6" n="436" />
			<mv i="1" n="4&apos;b1011" />
			<mv i="11" n="9" />
			<mv i="12" n="28" />
			<mv i="4" n="4&apos;b1101" />
			<mv i="7" n="520" />
			<mv i="3" n="4&apos;b0111" />
			<mv i="2" n="4&apos;b1110" />
			<mv i="9" n="640" />
			<mv i="10" n="242" />
			<mv i="5" n="4&apos;b1111" />
			<mv i="8" n="420" />
		</macroValueList>
	</body>
</opml>
