
---------- Begin Simulation Statistics ----------
final_tick                                 5343500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33381                       # Simulator instruction rate (inst/s)
host_mem_usage                                 892200                       # Number of bytes of host memory used
host_op_rate                                    37161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   299.57                       # Real time elapsed on the host
host_tick_rate                               17837053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11132385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005344                       # Number of seconds simulated
sim_ticks                                  5343500000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.316827                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  957892                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               974291                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40860                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1495111                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34265                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34483                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2012280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  183463                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3506703                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3501650                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             37748                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1873361                       # Number of branches committed
system.cpu.commit.bw_lim_events                465569                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          335342                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10008566                       # Number of instructions committed
system.cpu.commit.committedOps               11140950                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9394869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.185855                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.086774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5663907     60.29%     60.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1329841     14.15%     74.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       889763      9.47%     83.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       472555      5.03%     88.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       215494      2.29%     91.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       202734      2.16%     93.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        71322      0.76%     94.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        83684      0.89%     95.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       465569      4.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9394869                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               183162                       # Number of function calls committed.
system.cpu.commit.int_insts                   9941906                       # Number of committed integer instructions.
system.cpu.commit.loads                       1623294                       # Number of loads committed
system.cpu.commit.membars                       11427                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        11428      0.10%      0.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7562940     67.88%     67.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          227263      2.04%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                4      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          11420      0.10%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           5710      0.05%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           5710      0.05%     70.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         22840      0.21%     70.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           22868      0.21%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           45709      0.41%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           45712      0.41%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          34285      0.31%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1623294     14.57%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1521767     13.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11140950                       # Class of committed instruction
system.cpu.commit.refs                        3145061                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    337102                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11132385                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.068700                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.068700                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                452756                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3118                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               950360                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11735503                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6619896                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2313890                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37816                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 17507                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 34840                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2012280                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1687918                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2513551                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 22762                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10635896                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   81856                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188292                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6904719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1175620                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.995218                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9459198                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.254920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.518507                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7053962     74.57%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   383167      4.05%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   163082      1.72%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   192787      2.04%     82.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   453703      4.80%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   121401      1.28%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   258110      2.73%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    51521      0.54%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   781465      8.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9459198                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      2064358                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      6296461                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      8813344                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      40974617                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1227803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                37820                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1891547                       # Number of branches executed
system.cpu.iew.exec_nop                          8609                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.060234                       # Inst execution rate
system.cpu.iew.exec_refs                      3235378                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1522681                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   27004                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1678247                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              11454                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             45912                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1555492                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11476311                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1712697                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             61577                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11330727                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   242                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37816                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   250                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            79963                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        62856                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        54953                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33721                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        27898                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9922                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10515739                       # num instructions consuming a value
system.cpu.iew.wb_count                      11257188                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558289                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5870823                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.053353                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11257831                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13743974                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8092654                       # number of integer regfile writes
system.cpu.ipc                               0.935716                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.935716                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             11429      0.10%      0.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7702232     67.61%     67.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               227264      1.99%     69.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     69.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11420      0.10%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5710      0.05%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                5710      0.05%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              22841      0.20%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22874      0.20%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                45713      0.40%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                45716      0.40%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               34288      0.30%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1723741     15.13%     86.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1533363     13.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11392306                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      226050                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019842                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17389      7.69%      7.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  51099     22.61%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  66641     29.48%     59.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 90918     40.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11253807                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31768205                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10920054                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11465645                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11456248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11392306                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11454                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          335298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                75                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       316044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9459198                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.204363                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.758161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5310398     56.14%     56.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1216513     12.86%     69.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              912965      9.65%     78.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              867118      9.17%     87.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              556389      5.88%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              250735      2.65%     96.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              201176      2.13%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               89010      0.94%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54894      0.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9459198                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.065997                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 353120                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             701728                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       337134                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            337408                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             69251                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57820                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1678247                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1555492                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8108214                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  74259                       # number of misc regfile writes
system.cpu.numCycles                         10687001                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   27277                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11692988                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3137                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6658427                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups              19000371                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11642018                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12270022                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2310177                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    638                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37816                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 60949                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   577016                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14089361                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         364552                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              40195                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    319263                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          11457                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           401225                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20405358                       # The number of ROB reads
system.cpu.rob.rob_writes                    23016944                       # The number of ROB writes
system.cpu.timesIdled                          174273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   394307                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  222845                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       916222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1832922                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                638                       # Transaction distribution
system.membus.trans_dist::ReadExReq               232                       # Transaction distribution
system.membus.trans_dist::ReadExResp              232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           638                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               878                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     878    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 878                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1087500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4634500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            916457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       916222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        916353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2748925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2749619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    117284608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              117306304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           916700                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 916699    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             916700                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1877125249                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             35.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            539446                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1374525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            25.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               215004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       700818                       # number of demand (read+write) hits
system.l2.demand_hits::total                   915822                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              215004                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       700818                       # number of overall hits
system.l2.overall_hits::total                  915822                       # number of overall hits
system.l2.demand_misses::.cpu.inst                531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                339                       # number of demand (read+write) misses
system.l2.demand_misses::total                    870                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               531                       # number of overall misses
system.l2.overall_misses::.cpu.data               339                       # number of overall misses
system.l2.overall_misses::total                   870                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     29953500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72274500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42321000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     29953500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72274500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           215535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       700818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               916692                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          215535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       700818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              916692                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000949                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000949                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79700.564972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88358.407080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83074.137931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79700.564972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88358.407080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83074.137931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               870                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              870                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37011000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     26563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63574500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37011000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     26563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63574500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000949                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69700.564972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78358.407080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73074.137931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69700.564972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78358.407080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73074.137931                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks       916221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           916221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       916221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       916221                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 232                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     19531000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19531000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84185.344828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84185.344828                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     17211000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17211000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74185.344828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74185.344828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         215004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       700818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             915822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       215535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       700818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         916353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79700.564972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79700.564972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37011000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37011000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69700.564972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69700.564972                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97406.542056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97406.542056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9352500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9352500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87406.542056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87406.542056                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   851.263300                       # Cycle average of tags in use
system.l2.tags.total_refs                     1832913                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2106.796552                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       524.339011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       326.924289                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.006495                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          870                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.006638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14664238                       # Number of tag accesses
system.l2.tags.data_accesses                 14664238                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 870                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6359876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4060260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10420137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6359876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6359876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6359876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4060260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             10420137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000524500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11400250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                27712750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13103.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31853.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      583                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   870                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.006969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.389089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.094160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          155     54.01%     54.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     23.34%     77.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23      8.01%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      4.53%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.44%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.74%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.35%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      5.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          287                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  55680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        10.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3423906500                       # Total gap between requests
system.mem_ctrls.avgGap                    3935524.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6359876.485449611209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4060260.129128848203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15151500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12561250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28533.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37053.83                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1456560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3598560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     421643040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        314751720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1786849920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2529073980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.299145                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4642155750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    178360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    522984250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2613240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     421643040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        110977290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1958449440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2494590615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.845815                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5090498750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    178360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     74641250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1434015                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1434015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1434015                       # number of overall hits
system.cpu.icache.overall_hits::total         1434015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       253903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         253903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       253903                       # number of overall misses
system.cpu.icache.overall_misses::total        253903                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3610446000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3610446000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3610446000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3610446000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1687918                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1687918                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1687918                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1687918                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150424                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.150424                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150424                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.150424                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14219.784721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14219.784721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14219.784721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14219.784721                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            382314                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       916222                       # number of writebacks
system.cpu.icache.writebacks::total            916222                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        38368                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38368                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        38368                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38368                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       215535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       215535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       215535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       700818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       916353                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3040069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3040069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3040069500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  11735238333                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14775307833                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127693                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127693                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127693                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.542890                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14104.760248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14104.760248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14104.760248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 16745.058393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16124.034988                       # average overall mshr miss latency
system.cpu.icache.replacements                 916222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1434015                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1434015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       253903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        253903                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3610446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3610446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1687918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1687918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.150424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14219.784721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14219.784721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        38368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       215535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       215535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3040069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3040069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14104.760248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14104.760248                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       700818                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       700818                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  11735238333                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  11735238333                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 16745.058393                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 16745.058393                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.866939                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2350365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            916350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.564921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    59.440924                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    68.426015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.464382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.534578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4292186                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4292186                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3056035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3056035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3067463                       # number of overall hits
system.cpu.dcache.overall_hits::total         3067463                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1326                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1328                       # number of overall misses
system.cpu.dcache.overall_misses::total          1328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    101500500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    101500500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    101500500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    101500500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3057361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3057361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3068791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3068791                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000434                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000434                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000433                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000433                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76546.380090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76546.380090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76431.099398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76431.099398                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          982                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30696000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30696000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88768.895349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88768.895349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88716.763006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88716.763006                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1546767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1546767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20865500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20865500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1547020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1547020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82472.332016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82472.332016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10141000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10141000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97509.615385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97509.615385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1509268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1509268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     80411500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80411500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1510334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1510334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75432.926829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75432.926829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          833                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          833                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20179000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20179000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86605.150215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86605.150215                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000175                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        11427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       377000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       377000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       188500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       188500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       289500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       289500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       289500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       289500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11427                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11427                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           334.905367                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3090664                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8906.812680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   334.905367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.327056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.327056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.338867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6183641                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6183641                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5343500000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5343500000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
