// Seed: 823699868
program module_0 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri0 id_2
    , id_6,
    input  wand id_3,
    output wire id_4
);
  assign id_6 = 1;
endprogram
module module_1 #(
    parameter id_17 = 32'd27,
    parameter id_3  = 32'd50
) (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    input wire _id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output uwire id_8,
    output wire id_9
    , id_20,
    output wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input wor id_14,
    output uwire id_15,
    input uwire id_16,
    input wand _id_17,
    output supply1 id_18
);
  logic [7:0] id_21;
  assign id_9 = id_17;
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      if (1) begin : LABEL_2
        id_20 = id_21[id_17==id_3-1] == -1;
        $clog2(85);
        ;
      end
    end
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
