// Seed: 1448599877
module module_0 (
    input wire id_0,
    output uwire id_1,
    output uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wand id_7,
    output tri0 id_8
);
  wor id_10 = id_5;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output logic id_2,
    input  tri0  id_3
);
  wire id_5;
  wire id_6 = id_1;
  reg  id_7;
  always @(id_0) begin
    id_2 <= id_7;
  end
  module_0(
      id_3, id_6, id_6, id_6, id_6, id_0, id_6, id_1, id_6
  );
endmodule
