// Seed: 3664513517
module module_0 ();
  logic [7:0] id_1;
  id_3(
      .id_0(1), .id_1(1)
  );
  wire id_4;
  assign id_1[1'b0] = id_4;
  wire id_5;
  final $display(1, id_5);
endmodule
module module_1 #(
    parameter id_18 = 32'd15,
    parameter id_19 = 32'd93
) (
    input supply1 id_0
    , id_16,
    input logic id_1,
    input supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    output logic id_11,
    input tri id_12,
    input wand id_13,
    input wand id_14
);
  id_17 :
  assert property (@(posedge 1) id_0)
  else id_11 <= id_1;
  defparam id_18.id_19 = 1'h0;
  module_0 modCall_1 ();
endmodule
