0.7
2020.2
Oct 13 2023
20:47:58
E:/DigitalCircuit-Verilog-Base-Learning/lab7/lab7.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab7/lab7.srcs/sim_1/new/test_8bit_register.v,1702623053,verilog,,,,test_8bit_register,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab7/lab7.srcs/sources_1/new/8-bit register.v,1702610666,verilog,,E:/DigitalCircuit-Verilog-Base-Learning/lab7/lab7.srcs/sim_1/new/test_8bit_register.v,,TS_8bits_Gate;bit8_register;bit_8D,,,,,,,,
