/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Jul  2 04:24:43 2015
 *                 Full Compile MD5 Checksum  b5494139f25b08eff6eb1cba25d3c5d1
 *                     (minus title and desc)
 *                 MD5 Checksum               16ece07df81fe10189597886243daa5b
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16306
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_L2_0_1_H__
#define BCHP_MEMC_L2_0_1_H__

/***************************************************************************
 *MEMC_L2_0_1 - MEMSYS L2_1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MEMC_L2_0_1_CPU_STATUS              0x01103200 /* [RO] CPU interrupt Status Register */
#define BCHP_MEMC_L2_0_1_CPU_SET                 0x01103204 /* [WO] CPU interrupt Set Register */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR               0x01103208 /* [WO] CPU interrupt Clear Register */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS         0x0110320c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET            0x01103210 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR          0x01103214 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_MEMC_L2_0_1_PCI_STATUS              0x01103218 /* [RO] PCI interrupt Status Register */
#define BCHP_MEMC_L2_0_1_PCI_SET                 0x0110321c /* [WO] PCI interrupt Set Register */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR               0x01103220 /* [WO] PCI interrupt Clear Register */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS         0x01103224 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET            0x01103228 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR          0x0110322c /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS             0x01103230 /* [RO] SCPU interrupt Status Register */
#define BCHP_MEMC_L2_0_1_SCPU_SET                0x01103234 /* [WO] SCPU interrupt Set Register */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR              0x01103238 /* [WO] SCPU interrupt Clear Register */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS        0x0110323c /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET           0x01103240 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR         0x01103244 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_STATUS :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_reserved0_MASK                 0x80000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_reserved0_SHIFT                31

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_7_INTR_MASK           0x00100000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_7_INTR_SHIFT          20
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_7_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_6_INTR_MASK           0x00080000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_6_INTR_SHIFT          19
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_6_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_5_INTR_MASK           0x00040000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_5_INTR_SHIFT          18
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_5_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_4_INTR_MASK           0x00020000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_4_INTR_SHIFT          17
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_4_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_3_INTR_MASK           0x00010000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_3_INTR_SHIFT          16
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_3_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_2_INTR_MASK           0x00008000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_2_INTR_SHIFT          15
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_2_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_1_INTR_MASK           0x00004000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_1_INTR_SHIFT          14
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_1_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_0_INTR_MASK           0x00002000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_0_INTR_SHIFT          13
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ARC_0_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB3_ATW_INTR_MASK             0x00001000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB3_ATW_INTR_SHIFT            12
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB3_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB2_ATW_INTR_MASK             0x00000800
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB2_ATW_INTR_SHIFT            11
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB2_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB1_ATW_INTR_MASK             0x00000400
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB1_ATW_INTR_SHIFT            10
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB1_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB0_ATW_INTR_MASK             0x00000200
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB0_ATW_INTR_SHIFT            9
#define BCHP_MEMC_L2_0_1_CPU_STATUS_LMB0_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ATW_INTR_MASK             0x00000100
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ATW_INTR_SHIFT            8
#define BCHP_MEMC_L2_0_1_CPU_STATUS_UBUS_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_7_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_7_INTR_SHIFT               7
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_7_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_6_INTR_MASK                0x00000040
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_6_INTR_SHIFT               6
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_6_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_5_INTR_MASK                0x00000020
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_5_INTR_SHIFT               5
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_5_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_4_INTR_MASK                0x00000010
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_4_INTR_SHIFT               4
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_4_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK    0x00000008
#define BCHP_MEMC_L2_0_1_CPU_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT   3
#define BCHP_MEMC_L2_0_1_CPU_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_EOG_INTR_PFRI_4_MASK   0x00000004
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT  2
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_SOG_INTR_PFRI_4_MASK   0x00000002
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT  1
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK    0x00000001
#define BCHP_MEMC_L2_0_1_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT   0
#define BCHP_MEMC_L2_0_1_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_SET :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_SET_reserved0_MASK                    0x80000000
#define BCHP_MEMC_L2_0_1_CPU_SET_reserved0_SHIFT                   31

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK  0x40000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK  0x20000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK  0x10000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK  0x08000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK  0x04000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK  0x02000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK  0x01000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK  0x00800000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK  0x00400000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_7_INTR_MASK              0x00100000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_7_INTR_SHIFT             20
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_7_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_6_INTR_MASK              0x00080000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_6_INTR_SHIFT             19
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_6_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_5_INTR_MASK              0x00040000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_5_INTR_SHIFT             18
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_5_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_4_INTR_MASK              0x00020000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_4_INTR_SHIFT             17
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_4_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_3_INTR_MASK              0x00010000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_3_INTR_SHIFT             16
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_3_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_2_INTR_MASK              0x00008000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_2_INTR_SHIFT             15
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_2_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_1_INTR_MASK              0x00004000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_1_INTR_SHIFT             14
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_1_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_0_INTR_MASK              0x00002000
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_0_INTR_SHIFT             13
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ARC_0_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB3_ATW_INTR_MASK                0x00001000
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB3_ATW_INTR_SHIFT               12
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB3_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB2_ATW_INTR_MASK                0x00000800
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB2_ATW_INTR_SHIFT               11
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB2_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB1_ATW_INTR_MASK                0x00000400
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB1_ATW_INTR_SHIFT               10
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB1_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB0_ATW_INTR_MASK                0x00000200
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB0_ATW_INTR_SHIFT               9
#define BCHP_MEMC_L2_0_1_CPU_SET_LMB0_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ATW_INTR_MASK                0x00000100
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ATW_INTR_SHIFT               8
#define BCHP_MEMC_L2_0_1_CPU_SET_UBUS_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_7_INTR_MASK                   0x00000080
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_7_INTR_SHIFT                  7
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_7_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_6_INTR_MASK                   0x00000040
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_6_INTR_SHIFT                  6
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_6_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_5_INTR_MASK                   0x00000020
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_5_INTR_SHIFT                  5
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_5_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_4_INTR_MASK                   0x00000010
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_4_INTR_SHIFT                  4
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_4_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_SET_PAGE_BREAK_INTR_PFRI_4_MASK       0x00000008
#define BCHP_MEMC_L2_0_1_CPU_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT      3
#define BCHP_MEMC_L2_0_1_CPU_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT    0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MISSING_EOG_INTR_PFRI_4_MASK      0x00000004
#define BCHP_MEMC_L2_0_1_CPU_SET_MISSING_EOG_INTR_PFRI_4_SHIFT     2
#define BCHP_MEMC_L2_0_1_CPU_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MISSING_SOG_INTR_PFRI_4_MASK      0x00000002
#define BCHP_MEMC_L2_0_1_CPU_SET_MISSING_SOG_INTR_PFRI_4_SHIFT     1
#define BCHP_MEMC_L2_0_1_CPU_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_SET_GSIZE_VIOL_INTR_PFRI_4_MASK       0x00000001
#define BCHP_MEMC_L2_0_1_CPU_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT      0
#define BCHP_MEMC_L2_0_1_CPU_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT    0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_CLEAR :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_reserved0_MASK                  0x80000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_reserved0_SHIFT                 31

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_7_INTR_MASK            0x00100000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_7_INTR_SHIFT           20
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_7_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_6_INTR_MASK            0x00080000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_6_INTR_SHIFT           19
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_6_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_5_INTR_MASK            0x00040000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_5_INTR_SHIFT           18
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_5_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_4_INTR_MASK            0x00020000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_4_INTR_SHIFT           17
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_4_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_3_INTR_MASK            0x00010000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_3_INTR_SHIFT           16
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_3_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_2_INTR_MASK            0x00008000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_2_INTR_SHIFT           15
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_2_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_1_INTR_MASK            0x00004000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_1_INTR_SHIFT           14
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_1_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_0_INTR_MASK            0x00002000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_0_INTR_SHIFT           13
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ARC_0_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB3_ATW_INTR_MASK              0x00001000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB3_ATW_INTR_SHIFT             12
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB3_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB2_ATW_INTR_MASK              0x00000800
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB2_ATW_INTR_SHIFT             11
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB2_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB1_ATW_INTR_MASK              0x00000400
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB1_ATW_INTR_SHIFT             10
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB1_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB0_ATW_INTR_MASK              0x00000200
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB0_ATW_INTR_SHIFT             9
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_LMB0_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ATW_INTR_MASK              0x00000100
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ATW_INTR_SHIFT             8
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_UBUS_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_7_INTR_MASK                 0x00000080
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_7_INTR_SHIFT                7
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_7_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_6_INTR_MASK                 0x00000040
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_6_INTR_SHIFT                6
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_6_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_5_INTR_MASK                 0x00000020
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_5_INTR_SHIFT                5
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_5_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_4_INTR_MASK                 0x00000010
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_4_INTR_SHIFT                4
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_4_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK     0x00000008
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT    3
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK    0x00000004
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT   2
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK    0x00000002
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT   1
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK     0x00000001
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT    0
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT  0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_reserved0_MASK            0x80000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_reserved0_SHIFT           31

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_7_INTR_MASK      0x00100000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_7_INTR_SHIFT     20
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_7_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_6_INTR_MASK      0x00080000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_6_INTR_SHIFT     19
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_6_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_5_INTR_MASK      0x00040000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_5_INTR_SHIFT     18
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_5_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_4_INTR_MASK      0x00020000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_4_INTR_SHIFT     17
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_4_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_3_INTR_MASK      0x00010000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_3_INTR_SHIFT     16
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_3_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_2_INTR_MASK      0x00008000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_2_INTR_SHIFT     15
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_2_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_1_INTR_MASK      0x00004000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_1_INTR_SHIFT     14
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_1_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_0_INTR_MASK      0x00002000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_0_INTR_SHIFT     13
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ARC_0_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB3_ATW_INTR_MASK        0x00001000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB3_ATW_INTR_SHIFT       12
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB3_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB2_ATW_INTR_MASK        0x00000800
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB2_ATW_INTR_SHIFT       11
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB2_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB1_ATW_INTR_MASK        0x00000400
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB1_ATW_INTR_SHIFT       10
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB1_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB0_ATW_INTR_MASK        0x00000200
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB0_ATW_INTR_SHIFT       9
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_LMB0_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ATW_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ATW_INTR_SHIFT       8
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_UBUS_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_7_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_7_INTR_SHIFT          7
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_7_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_6_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_6_INTR_SHIFT          6
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_6_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_5_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_5_INTR_SHIFT          5
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_5_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_4_INTR_MASK           0x00000010
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_4_INTR_SHIFT          4
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_4_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_MASK_SET :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_reserved0_MASK               0x80000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_reserved0_SHIFT              31

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_7_INTR_MASK         0x00100000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_7_INTR_SHIFT        20
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_7_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_6_INTR_MASK         0x00080000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_6_INTR_SHIFT        19
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_6_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_5_INTR_MASK         0x00040000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_5_INTR_SHIFT        18
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_5_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_4_INTR_MASK         0x00020000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_4_INTR_SHIFT        17
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_4_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_3_INTR_MASK         0x00010000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_3_INTR_SHIFT        16
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_3_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_2_INTR_MASK         0x00008000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_2_INTR_SHIFT        15
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_2_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_1_INTR_MASK         0x00004000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_1_INTR_SHIFT        14
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_1_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_0_INTR_MASK         0x00002000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_0_INTR_SHIFT        13
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ARC_0_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB3_ATW_INTR_MASK           0x00001000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB3_ATW_INTR_SHIFT          12
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB3_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB2_ATW_INTR_MASK           0x00000800
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB2_ATW_INTR_SHIFT          11
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB2_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB1_ATW_INTR_MASK           0x00000400
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB1_ATW_INTR_SHIFT          10
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB1_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB0_ATW_INTR_MASK           0x00000200
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB0_ATW_INTR_SHIFT          9
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_LMB0_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ATW_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ATW_INTR_SHIFT          8
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_UBUS_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_7_INTR_MASK              0x00000080
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_7_INTR_SHIFT             7
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_7_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_6_INTR_MASK              0x00000040
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_6_INTR_SHIFT             6
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_6_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_5_INTR_MASK              0x00000020
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_5_INTR_SHIFT             5
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_5_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_4_INTR_MASK              0x00000010
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_4_INTR_SHIFT             4
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_4_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_4_MASK  0x00000008
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_MASK  0x00000001
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_reserved0_MASK             0x80000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_reserved0_SHIFT            31

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_7_INTR_MASK       0x00100000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_7_INTR_SHIFT      20
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_7_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_6_INTR_MASK       0x00080000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_6_INTR_SHIFT      19
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_6_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_5_INTR_MASK       0x00040000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_5_INTR_SHIFT      18
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_5_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_4_INTR_MASK       0x00020000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_4_INTR_SHIFT      17
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_4_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_3_INTR_MASK       0x00010000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_3_INTR_SHIFT      16
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_3_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_2_INTR_MASK       0x00008000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_2_INTR_SHIFT      15
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_2_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_1_INTR_MASK       0x00004000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_1_INTR_SHIFT      14
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_1_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_0_INTR_MASK       0x00002000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_0_INTR_SHIFT      13
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ARC_0_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB3_ATW_INTR_MASK         0x00001000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB3_ATW_INTR_SHIFT        12
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB3_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB2_ATW_INTR_MASK         0x00000800
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB2_ATW_INTR_SHIFT        11
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB2_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB1_ATW_INTR_MASK         0x00000400
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB1_ATW_INTR_SHIFT        10
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB1_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB0_ATW_INTR_MASK         0x00000200
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB0_ATW_INTR_SHIFT        9
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_LMB0_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ATW_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ATW_INTR_SHIFT        8
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_UBUS_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_7_INTR_MASK            0x00000080
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_7_INTR_SHIFT           7
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_7_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_6_INTR_MASK            0x00000040
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_6_INTR_SHIFT           6
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_6_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_5_INTR_MASK            0x00000020
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_5_INTR_SHIFT           5
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_5_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_4_INTR_MASK            0x00000010
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_4_INTR_SHIFT           4
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_4_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_STATUS :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_reserved0_MASK                 0x80000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_reserved0_SHIFT                31

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_7_INTR_MASK           0x00100000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_7_INTR_SHIFT          20
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_7_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_6_INTR_MASK           0x00080000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_6_INTR_SHIFT          19
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_6_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_5_INTR_MASK           0x00040000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_5_INTR_SHIFT          18
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_5_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_4_INTR_MASK           0x00020000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_4_INTR_SHIFT          17
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_4_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_3_INTR_MASK           0x00010000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_3_INTR_SHIFT          16
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_3_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_2_INTR_MASK           0x00008000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_2_INTR_SHIFT          15
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_2_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_1_INTR_MASK           0x00004000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_1_INTR_SHIFT          14
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_1_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_0_INTR_MASK           0x00002000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_0_INTR_SHIFT          13
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ARC_0_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB3_ATW_INTR_MASK             0x00001000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB3_ATW_INTR_SHIFT            12
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB3_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB2_ATW_INTR_MASK             0x00000800
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB2_ATW_INTR_SHIFT            11
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB2_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB1_ATW_INTR_MASK             0x00000400
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB1_ATW_INTR_SHIFT            10
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB1_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB0_ATW_INTR_MASK             0x00000200
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB0_ATW_INTR_SHIFT            9
#define BCHP_MEMC_L2_0_1_PCI_STATUS_LMB0_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ATW_INTR_MASK             0x00000100
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ATW_INTR_SHIFT            8
#define BCHP_MEMC_L2_0_1_PCI_STATUS_UBUS_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_7_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_7_INTR_SHIFT               7
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_7_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_6_INTR_MASK                0x00000040
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_6_INTR_SHIFT               6
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_6_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_5_INTR_MASK                0x00000020
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_5_INTR_SHIFT               5
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_5_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_4_INTR_MASK                0x00000010
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_4_INTR_SHIFT               4
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_4_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK    0x00000008
#define BCHP_MEMC_L2_0_1_PCI_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT   3
#define BCHP_MEMC_L2_0_1_PCI_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MISSING_EOG_INTR_PFRI_4_MASK   0x00000004
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT  2
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MISSING_SOG_INTR_PFRI_4_MASK   0x00000002
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT  1
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK    0x00000001
#define BCHP_MEMC_L2_0_1_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT   0
#define BCHP_MEMC_L2_0_1_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_SET :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_SET_reserved0_MASK                    0x80000000
#define BCHP_MEMC_L2_0_1_PCI_SET_reserved0_SHIFT                   31

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK  0x40000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK  0x20000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK  0x10000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK  0x08000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK  0x04000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK  0x02000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK  0x01000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK  0x00800000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK  0x00400000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_7_INTR_MASK              0x00100000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_7_INTR_SHIFT             20
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_7_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_6_INTR_MASK              0x00080000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_6_INTR_SHIFT             19
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_6_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_5_INTR_MASK              0x00040000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_5_INTR_SHIFT             18
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_5_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_4_INTR_MASK              0x00020000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_4_INTR_SHIFT             17
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_4_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_3_INTR_MASK              0x00010000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_3_INTR_SHIFT             16
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_3_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_2_INTR_MASK              0x00008000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_2_INTR_SHIFT             15
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_2_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_1_INTR_MASK              0x00004000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_1_INTR_SHIFT             14
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_1_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_0_INTR_MASK              0x00002000
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_0_INTR_SHIFT             13
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ARC_0_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB3_ATW_INTR_MASK                0x00001000
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB3_ATW_INTR_SHIFT               12
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB3_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB2_ATW_INTR_MASK                0x00000800
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB2_ATW_INTR_SHIFT               11
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB2_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB1_ATW_INTR_MASK                0x00000400
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB1_ATW_INTR_SHIFT               10
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB1_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB0_ATW_INTR_MASK                0x00000200
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB0_ATW_INTR_SHIFT               9
#define BCHP_MEMC_L2_0_1_PCI_SET_LMB0_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ATW_INTR_MASK                0x00000100
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ATW_INTR_SHIFT               8
#define BCHP_MEMC_L2_0_1_PCI_SET_UBUS_ATW_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_7_INTR_MASK                   0x00000080
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_7_INTR_SHIFT                  7
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_7_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_6_INTR_MASK                   0x00000040
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_6_INTR_SHIFT                  6
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_6_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_5_INTR_MASK                   0x00000020
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_5_INTR_SHIFT                  5
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_5_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_4_INTR_MASK                   0x00000010
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_4_INTR_SHIFT                  4
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_4_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_SET_PAGE_BREAK_INTR_PFRI_4_MASK       0x00000008
#define BCHP_MEMC_L2_0_1_PCI_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT      3
#define BCHP_MEMC_L2_0_1_PCI_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT    0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MISSING_EOG_INTR_PFRI_4_MASK      0x00000004
#define BCHP_MEMC_L2_0_1_PCI_SET_MISSING_EOG_INTR_PFRI_4_SHIFT     2
#define BCHP_MEMC_L2_0_1_PCI_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MISSING_SOG_INTR_PFRI_4_MASK      0x00000002
#define BCHP_MEMC_L2_0_1_PCI_SET_MISSING_SOG_INTR_PFRI_4_SHIFT     1
#define BCHP_MEMC_L2_0_1_PCI_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_SET_GSIZE_VIOL_INTR_PFRI_4_MASK       0x00000001
#define BCHP_MEMC_L2_0_1_PCI_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT      0
#define BCHP_MEMC_L2_0_1_PCI_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_CLEAR :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_reserved0_MASK                  0x80000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_reserved0_SHIFT                 31

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_7_INTR_MASK            0x00100000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_7_INTR_SHIFT           20
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_7_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_6_INTR_MASK            0x00080000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_6_INTR_SHIFT           19
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_6_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_5_INTR_MASK            0x00040000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_5_INTR_SHIFT           18
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_5_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_4_INTR_MASK            0x00020000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_4_INTR_SHIFT           17
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_4_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_3_INTR_MASK            0x00010000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_3_INTR_SHIFT           16
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_3_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_2_INTR_MASK            0x00008000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_2_INTR_SHIFT           15
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_2_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_1_INTR_MASK            0x00004000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_1_INTR_SHIFT           14
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_1_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_0_INTR_MASK            0x00002000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_0_INTR_SHIFT           13
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ARC_0_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB3_ATW_INTR_MASK              0x00001000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB3_ATW_INTR_SHIFT             12
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB3_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB2_ATW_INTR_MASK              0x00000800
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB2_ATW_INTR_SHIFT             11
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB2_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB1_ATW_INTR_MASK              0x00000400
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB1_ATW_INTR_SHIFT             10
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB1_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB0_ATW_INTR_MASK              0x00000200
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB0_ATW_INTR_SHIFT             9
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_LMB0_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ATW_INTR_MASK              0x00000100
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ATW_INTR_SHIFT             8
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_UBUS_ATW_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_7_INTR_MASK                 0x00000080
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_7_INTR_SHIFT                7
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_7_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_6_INTR_MASK                 0x00000040
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_6_INTR_SHIFT                6
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_6_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_5_INTR_MASK                 0x00000020
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_5_INTR_SHIFT                5
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_5_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_4_INTR_MASK                 0x00000010
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_4_INTR_SHIFT                4
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_4_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK     0x00000008
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT    3
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK    0x00000004
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT   2
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK    0x00000002
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT   1
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK     0x00000001
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT    0
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_reserved0_MASK            0x80000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_reserved0_SHIFT           31

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_7_INTR_MASK      0x00100000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_7_INTR_SHIFT     20
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_7_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_6_INTR_MASK      0x00080000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_6_INTR_SHIFT     19
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_6_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_5_INTR_MASK      0x00040000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_5_INTR_SHIFT     18
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_5_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_4_INTR_MASK      0x00020000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_4_INTR_SHIFT     17
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_4_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_3_INTR_MASK      0x00010000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_3_INTR_SHIFT     16
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_3_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_2_INTR_MASK      0x00008000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_2_INTR_SHIFT     15
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_2_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_1_INTR_MASK      0x00004000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_1_INTR_SHIFT     14
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_1_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_0_INTR_MASK      0x00002000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_0_INTR_SHIFT     13
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ARC_0_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB3_ATW_INTR_MASK        0x00001000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB3_ATW_INTR_SHIFT       12
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB3_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB2_ATW_INTR_MASK        0x00000800
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB2_ATW_INTR_SHIFT       11
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB2_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB1_ATW_INTR_MASK        0x00000400
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB1_ATW_INTR_SHIFT       10
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB1_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB0_ATW_INTR_MASK        0x00000200
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB0_ATW_INTR_SHIFT       9
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_LMB0_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ATW_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ATW_INTR_SHIFT       8
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_UBUS_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_7_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_7_INTR_SHIFT          7
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_7_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_6_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_6_INTR_SHIFT          6
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_6_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_5_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_5_INTR_SHIFT          5
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_5_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_4_INTR_MASK           0x00000010
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_4_INTR_SHIFT          4
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_4_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_MASK_SET :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_reserved0_MASK               0x80000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_reserved0_SHIFT              31

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_7_INTR_MASK         0x00100000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_7_INTR_SHIFT        20
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_7_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_6_INTR_MASK         0x00080000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_6_INTR_SHIFT        19
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_6_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_5_INTR_MASK         0x00040000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_5_INTR_SHIFT        18
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_5_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_4_INTR_MASK         0x00020000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_4_INTR_SHIFT        17
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_4_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_3_INTR_MASK         0x00010000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_3_INTR_SHIFT        16
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_3_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_2_INTR_MASK         0x00008000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_2_INTR_SHIFT        15
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_2_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_1_INTR_MASK         0x00004000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_1_INTR_SHIFT        14
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_1_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_0_INTR_MASK         0x00002000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_0_INTR_SHIFT        13
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ARC_0_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB3_ATW_INTR_MASK           0x00001000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB3_ATW_INTR_SHIFT          12
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB3_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB2_ATW_INTR_MASK           0x00000800
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB2_ATW_INTR_SHIFT          11
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB2_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB1_ATW_INTR_MASK           0x00000400
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB1_ATW_INTR_SHIFT          10
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB1_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB0_ATW_INTR_MASK           0x00000200
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB0_ATW_INTR_SHIFT          9
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_LMB0_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ATW_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ATW_INTR_SHIFT          8
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_UBUS_ATW_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_7_INTR_MASK              0x00000080
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_7_INTR_SHIFT             7
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_7_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_6_INTR_MASK              0x00000040
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_6_INTR_SHIFT             6
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_6_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_5_INTR_MASK              0x00000020
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_5_INTR_SHIFT             5
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_5_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_4_INTR_MASK              0x00000010
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_4_INTR_SHIFT             4
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_4_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_4_MASK  0x00000008
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_MASK  0x00000001
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_reserved0_MASK             0x80000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_reserved0_SHIFT            31

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_7_INTR_MASK       0x00100000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_7_INTR_SHIFT      20
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_7_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_6_INTR_MASK       0x00080000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_6_INTR_SHIFT      19
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_6_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_5_INTR_MASK       0x00040000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_5_INTR_SHIFT      18
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_5_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_4_INTR_MASK       0x00020000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_4_INTR_SHIFT      17
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_4_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_3_INTR_MASK       0x00010000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_3_INTR_SHIFT      16
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_3_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_2_INTR_MASK       0x00008000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_2_INTR_SHIFT      15
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_2_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_1_INTR_MASK       0x00004000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_1_INTR_SHIFT      14
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_1_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_0_INTR_MASK       0x00002000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_0_INTR_SHIFT      13
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ARC_0_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB3_ATW_INTR_MASK         0x00001000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB3_ATW_INTR_SHIFT        12
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB3_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB2_ATW_INTR_MASK         0x00000800
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB2_ATW_INTR_SHIFT        11
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB2_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB1_ATW_INTR_MASK         0x00000400
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB1_ATW_INTR_SHIFT        10
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB1_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB0_ATW_INTR_MASK         0x00000200
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB0_ATW_INTR_SHIFT        9
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_LMB0_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ATW_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ATW_INTR_SHIFT        8
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_UBUS_ATW_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_7_INTR_MASK            0x00000080
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_7_INTR_SHIFT           7
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_7_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_6_INTR_MASK            0x00000040
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_6_INTR_SHIFT           6
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_6_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_5_INTR_MASK            0x00000020
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_5_INTR_SHIFT           5
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_5_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_4_INTR_MASK            0x00000010
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_4_INTR_SHIFT           4
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_4_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_STATUS :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_reserved0_MASK                0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_reserved0_SHIFT               31

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_7_INTR_MASK          0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_7_INTR_SHIFT         20
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_7_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_6_INTR_MASK          0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_6_INTR_SHIFT         19
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_6_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_5_INTR_MASK          0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_5_INTR_SHIFT         18
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_5_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_4_INTR_MASK          0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_4_INTR_SHIFT         17
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_4_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_3_INTR_MASK          0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_3_INTR_SHIFT         16
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_3_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_2_INTR_MASK          0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_2_INTR_SHIFT         15
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_2_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_1_INTR_MASK          0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_1_INTR_SHIFT         14
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_1_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_0_INTR_MASK          0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_0_INTR_SHIFT         13
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ARC_0_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB3_ATW_INTR_MASK            0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB3_ATW_INTR_SHIFT           12
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB3_ATW_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB2_ATW_INTR_MASK            0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB2_ATW_INTR_SHIFT           11
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB2_ATW_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB1_ATW_INTR_MASK            0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB1_ATW_INTR_SHIFT           10
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB1_ATW_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB0_ATW_INTR_MASK            0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB0_ATW_INTR_SHIFT           9
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_LMB0_ATW_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ATW_INTR_MASK            0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ATW_INTR_SHIFT           8
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_UBUS_ATW_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_7_INTR_MASK               0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_7_INTR_SHIFT              7
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_7_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_6_INTR_MASK               0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_6_INTR_SHIFT              6
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_6_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_5_INTR_MASK               0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_5_INTR_SHIFT              5
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_5_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_4_INTR_MASK               0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_4_INTR_SHIFT              4
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_4_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK   0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT  3
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MISSING_EOG_INTR_PFRI_4_MASK  0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MISSING_SOG_INTR_PFRI_4_MASK  0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK   0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT  0
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_SET :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_reserved0_MASK                   0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_reserved0_SHIFT                  31

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_7_INTR_MASK             0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_7_INTR_SHIFT            20
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_7_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_6_INTR_MASK             0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_6_INTR_SHIFT            19
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_6_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_5_INTR_MASK             0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_5_INTR_SHIFT            18
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_5_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_4_INTR_MASK             0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_4_INTR_SHIFT            17
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_4_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_3_INTR_MASK             0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_3_INTR_SHIFT            16
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_3_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_2_INTR_MASK             0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_2_INTR_SHIFT            15
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_2_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_1_INTR_MASK             0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_1_INTR_SHIFT            14
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_1_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_0_INTR_MASK             0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_0_INTR_SHIFT            13
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ARC_0_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB3_ATW_INTR_MASK               0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB3_ATW_INTR_SHIFT              12
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB3_ATW_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB2_ATW_INTR_MASK               0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB2_ATW_INTR_SHIFT              11
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB2_ATW_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB1_ATW_INTR_MASK               0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB1_ATW_INTR_SHIFT              10
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB1_ATW_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB0_ATW_INTR_MASK               0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB0_ATW_INTR_SHIFT              9
#define BCHP_MEMC_L2_0_1_SCPU_SET_LMB0_ATW_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ATW_INTR_MASK               0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ATW_INTR_SHIFT              8
#define BCHP_MEMC_L2_0_1_SCPU_SET_UBUS_ATW_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_7_INTR_MASK                  0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_7_INTR_SHIFT                 7
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_7_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_6_INTR_MASK                  0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_6_INTR_SHIFT                 6
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_6_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_5_INTR_MASK                  0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_5_INTR_SHIFT                 5
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_5_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_4_INTR_MASK                  0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_4_INTR_SHIFT                 4
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_4_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_PAGE_BREAK_INTR_PFRI_4_MASK      0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT     3
#define BCHP_MEMC_L2_0_1_SCPU_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT   0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MISSING_EOG_INTR_PFRI_4_MASK     0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_SET_MISSING_EOG_INTR_PFRI_4_SHIFT    2
#define BCHP_MEMC_L2_0_1_SCPU_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MISSING_SOG_INTR_PFRI_4_MASK     0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_SET_MISSING_SOG_INTR_PFRI_4_SHIFT    1
#define BCHP_MEMC_L2_0_1_SCPU_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_GSIZE_VIOL_INTR_PFRI_4_MASK      0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT     0
#define BCHP_MEMC_L2_0_1_SCPU_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT   0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_CLEAR :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_reserved0_MASK                 0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_reserved0_SHIFT                31

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_7_INTR_MASK           0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_7_INTR_SHIFT          20
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_7_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_6_INTR_MASK           0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_6_INTR_SHIFT          19
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_6_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_5_INTR_MASK           0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_5_INTR_SHIFT          18
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_5_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_4_INTR_MASK           0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_4_INTR_SHIFT          17
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_4_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_3_INTR_MASK           0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_3_INTR_SHIFT          16
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_3_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_2_INTR_MASK           0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_2_INTR_SHIFT          15
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_2_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_1_INTR_MASK           0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_1_INTR_SHIFT          14
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_1_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_0_INTR_MASK           0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_0_INTR_SHIFT          13
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ARC_0_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB3_ATW_INTR_MASK             0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB3_ATW_INTR_SHIFT            12
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB3_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB2_ATW_INTR_MASK             0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB2_ATW_INTR_SHIFT            11
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB2_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB1_ATW_INTR_MASK             0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB1_ATW_INTR_SHIFT            10
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB1_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB0_ATW_INTR_MASK             0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB0_ATW_INTR_SHIFT            9
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_LMB0_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ATW_INTR_MASK             0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ATW_INTR_SHIFT            8
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_UBUS_ATW_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_7_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_7_INTR_SHIFT               7
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_7_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_6_INTR_MASK                0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_6_INTR_SHIFT               6
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_6_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_5_INTR_MASK                0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_5_INTR_SHIFT               5
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_5_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_4_INTR_MASK                0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_4_INTR_SHIFT               4
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_4_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK    0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT   3
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK   0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT  2
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK   0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT  1
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK    0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT   0
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_reserved0_MASK           0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_reserved0_SHIFT          31

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_7_INTR_MASK     0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_7_INTR_SHIFT    20
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_7_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_6_INTR_MASK     0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_6_INTR_SHIFT    19
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_6_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_5_INTR_MASK     0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_5_INTR_SHIFT    18
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_5_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_4_INTR_MASK     0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_4_INTR_SHIFT    17
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_4_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_3_INTR_MASK     0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_3_INTR_SHIFT    16
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_3_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_2_INTR_MASK     0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_2_INTR_SHIFT    15
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_2_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_1_INTR_MASK     0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_1_INTR_SHIFT    14
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_1_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_0_INTR_MASK     0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_0_INTR_SHIFT    13
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ARC_0_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB3_ATW_INTR_MASK       0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB3_ATW_INTR_SHIFT      12
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB3_ATW_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB2_ATW_INTR_MASK       0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB2_ATW_INTR_SHIFT      11
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB2_ATW_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB1_ATW_INTR_MASK       0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB1_ATW_INTR_SHIFT      10
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB1_ATW_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB0_ATW_INTR_MASK       0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB0_ATW_INTR_SHIFT      9
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_LMB0_ATW_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ATW_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ATW_INTR_SHIFT      8
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_UBUS_ATW_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_7_INTR_MASK          0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_7_INTR_SHIFT         7
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_7_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_6_INTR_MASK          0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_6_INTR_SHIFT         6
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_6_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_5_INTR_MASK          0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_5_INTR_SHIFT         5
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_5_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_4_INTR_MASK          0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_4_INTR_SHIFT         4
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_4_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_MASK_SET :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_reserved0_MASK              0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_reserved0_SHIFT             31

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_7_INTR_MASK        0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_7_INTR_SHIFT       20
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_7_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_6_INTR_MASK        0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_6_INTR_SHIFT       19
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_6_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_5_INTR_MASK        0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_5_INTR_SHIFT       18
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_5_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_4_INTR_MASK        0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_4_INTR_SHIFT       17
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_4_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_3_INTR_MASK        0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_3_INTR_SHIFT       16
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_3_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_2_INTR_MASK        0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_2_INTR_SHIFT       15
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_2_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_1_INTR_MASK        0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_1_INTR_SHIFT       14
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_1_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_0_INTR_MASK        0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_0_INTR_SHIFT       13
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ARC_0_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB3_ATW_INTR_MASK          0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB3_ATW_INTR_SHIFT         12
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB3_ATW_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB2_ATW_INTR_MASK          0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB2_ATW_INTR_SHIFT         11
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB2_ATW_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB1_ATW_INTR_MASK          0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB1_ATW_INTR_SHIFT         10
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB1_ATW_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB0_ATW_INTR_MASK          0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB0_ATW_INTR_SHIFT         9
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_LMB0_ATW_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ATW_INTR_MASK          0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ATW_INTR_SHIFT         8
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_UBUS_ATW_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_7_INTR_MASK             0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_7_INTR_SHIFT            7
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_7_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_6_INTR_MASK             0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_6_INTR_SHIFT            6
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_6_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_5_INTR_MASK             0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_5_INTR_SHIFT            5
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_5_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_4_INTR_MASK             0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_4_INTR_SHIFT            4
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_4_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_reserved0_MASK            0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_reserved0_SHIFT           31

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_7 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_MASK 0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_SHIFT 30
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_6 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_MASK 0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_SHIFT 29
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_5 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_MASK 0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_SHIFT 28
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_4 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_MASK 0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_SHIFT 27
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_HDR_FIFO_OVERFLOW_INTR [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_MASK 0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_SHIFT 22
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_HDR_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_WRDATA_FIFO_OVERFLOW_INTR [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_MASK 0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_SHIFT 21
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_WRDATA_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_7_INTR [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_7_INTR_MASK      0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_7_INTR_SHIFT     20
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_7_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_6_INTR [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_6_INTR_MASK      0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_6_INTR_SHIFT     19
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_6_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_5_INTR [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_5_INTR_MASK      0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_5_INTR_SHIFT     18
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_5_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_4_INTR [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_4_INTR_MASK      0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_4_INTR_SHIFT     17
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_4_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_3_INTR [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_3_INTR_MASK      0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_3_INTR_SHIFT     16
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_3_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_2_INTR [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_2_INTR_MASK      0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_2_INTR_SHIFT     15
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_2_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_1_INTR [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_1_INTR_MASK      0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_1_INTR_SHIFT     14
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_1_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ARC_0_INTR [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_0_INTR_MASK      0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_0_INTR_SHIFT     13
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ARC_0_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: LMB3_ATW_INTR [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB3_ATW_INTR_MASK        0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB3_ATW_INTR_SHIFT       12
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB3_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: LMB2_ATW_INTR [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB2_ATW_INTR_MASK        0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB2_ATW_INTR_SHIFT       11
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB2_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: LMB1_ATW_INTR [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB1_ATW_INTR_MASK        0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB1_ATW_INTR_SHIFT       10
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB1_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: LMB0_ATW_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB0_ATW_INTR_MASK        0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB0_ATW_INTR_SHIFT       9
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_LMB0_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: UBUS_ATW_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ATW_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ATW_INTR_SHIFT       8
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_UBUS_ATW_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_7_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_7_INTR_SHIFT          7
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_7_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_6_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_6_INTR_SHIFT          6
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_6_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_5_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_5_INTR_SHIFT          5
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_5_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_4_INTR_MASK           0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_4_INTR_SHIFT          4
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_4_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_4 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_MASK 0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_SHIFT 3
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_4 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_MASK 0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_SHIFT 2
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_4 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_MASK 0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_SHIFT 1
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_4_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_4 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_MASK 0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_SHIFT 0
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_4_DEFAULT 0x00000001

#endif /* #ifndef BCHP_MEMC_L2_0_1_H__ */

/* End of File */
