Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Feb 11 18:25:45 2020
| Host         : Win7VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file Z:/cordic-vectoring/vivado/timing_report_impl.txt
| Design       : cordic
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

...

------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CORDIC_clk
  To Clock:  CORDIC_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.657ns (37.838%)  route 2.722ns (62.162%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.009 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.009    GEN[6].STAGE/phase_out_reg[16]_i_1__3_n_0
    SLICE_X33Y26                                                      r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.343 r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     9.343    GEN[7].STAGE/phase_out_reg[19]_0[18]
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485    12.368    GEN[7].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[18]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[7].STAGE/phase_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  3.506    







