{
  "module_name": "dt3155.h",
  "hash_id": "49da605f1df4a5eafb5966a624bdd601c026f7c89de23e00fffca2a9bc21ee6c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/dt3155/dt3155.h",
  "human_readable_source": " \n \n\n \n#ifndef _DT3155_H_\n#define _DT3155_H_\n\n#include <linux/pci.h>\n#include <linux/interrupt.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-dev.h>\n#include <media/videobuf2-v4l2.h>\n\n#define DT3155_NAME \"dt3155\"\n#define DT3155_VER_MAJ 2\n#define DT3155_VER_MIN 0\n#define DT3155_VER_EXT 0\n#define DT3155_VERSION  __stringify(DT3155_VER_MAJ)\t\".\"\t\t\\\n\t\t\t__stringify(DT3155_VER_MIN)\t\".\"\t\t\\\n\t\t\t__stringify(DT3155_VER_EXT)\n\n \n#define EVEN_DMA_START\t 0x00\n#define ODD_DMA_START\t 0x0C\n#define EVEN_DMA_STRIDE  0x18\n#define ODD_DMA_STRIDE\t 0x24\n#define EVEN_PIXEL_FMT\t 0x30\n#define ODD_PIXEL_FMT\t 0x34\n#define FIFO_TRIGGER\t 0x38\n#define XFER_MODE\t 0x3C\n#define CSR1\t\t 0x40\n#define RETRY_WAIT_CNT\t 0x44\n#define INT_CSR\t\t 0x48\n#define EVEN_FLD_MASK\t 0x4C\n#define ODD_FLD_MASK\t 0x50\n#define MASK_LENGTH\t 0x54\n#define FIFO_FLAG_CNT\t 0x58\n#define IIC_CLK_DUR\t 0x5C\n#define IIC_CSR1\t 0x60\n#define IIC_CSR2\t 0x64\n\n \n#define CSR2\t     0x10\n#define EVEN_CSR     0x11\n#define ODD_CSR      0x12\n#define CONFIG\t     0x13\n#define DT_ID\t     0x1F\n#define X_CLIP_START 0x20\n#define Y_CLIP_START 0x22\n#define X_CLIP_END   0x24\n#define Y_CLIP_END   0x26\n#define AD_ADDR      0x30\n#define AD_LUT\t     0x31\n#define AD_CMD\t     0x32\n#define DIG_OUT      0x40\n#define PM_LUT_ADDR  0x50\n#define PM_LUT_DATA  0x51\n\n \n#define AD_CMD_REG   0x00\n#define AD_POS_REF   0x01\n#define AD_NEG_REF   0x02\n\n \n#define RANGE_EN       0x00008000\n#define CRPT_DIS       0x00004000\n#define ADDR_ERR_ODD   0x00000800\n#define ADDR_ERR_EVEN  0x00000400\n#define FLD_CRPT_ODD   0x00000200\n#define FLD_CRPT_EVEN  0x00000100\n#define FIFO_EN        0x00000080\n#define SRST\t       0x00000040\n#define FLD_DN_ODD     0x00000020\n#define FLD_DN_EVEN    0x00000010\n \n#define CAP_CONT_ODD   0x00000002\n#define CAP_CONT_EVEN  0x00000001\n\n \n#define FLD_START_EN\t 0x00000400\n#define FLD_END_ODD_EN\t 0x00000200\n#define FLD_END_EVEN_EN  0x00000100\n#define FLD_START\t 0x00000004\n#define FLD_END_ODD\t 0x00000002\n#define FLD_END_EVEN\t 0x00000001\n\n \n#define DIRECT_ABORT\t 0x00000200\n\n \n#define NEW_CYCLE   0x01000000\n#define DIR_RD\t    0x00010000\n#define IIC_READ    0x01010000\n#define IIC_WRITE   0x01000000\n\n \n#define DISP_PASS     0x40\n#define BUSY_ODD      0x20\n#define BUSY_EVEN     0x10\n#define SYNC_PRESENT  0x08\n#define VT_50HZ       0x04\n#define SYNC_SNTL     0x02\n#define CHROM_FILT    0x01\n#define VT_60HZ       0x00\n\n \n#define CSR_ERROR\t0x04\n#define CSR_SNGL\t0x02\n#define CSR_DONE\t0x01\n\n \n#define PM_LUT_PGM     0x80\n#define PM_LUT_SEL     0x40\n#define CLIP_EN        0x20\n#define HSCALE_EN      0x10\n#define EXT_TRIG_UP    0x0C\n#define EXT_TRIG_DOWN  0x04\n#define ACQ_MODE_NEXT  0x02\n#define ACQ_MODE_ODD   0x01\n#define ACQ_MODE_EVEN  0x00\n\n \n#define VIDEO_CNL_1  0x00\n#define VIDEO_CNL_2  0x40\n#define VIDEO_CNL_3  0x80\n#define VIDEO_CNL_4  0xC0\n#define SYNC_CNL_1   0x00\n#define SYNC_CNL_2   0x10\n#define SYNC_CNL_3   0x20\n#define SYNC_CNL_4   0x30\n#define SYNC_LVL_1   0x00\n#define SYNC_LVL_2   0x04\n#define SYNC_LVL_3   0x08\n#define SYNC_LVL_4   0x0C\n\n \n#define DT3155_ID   0x20\n\n \n \nstruct dt3155_priv {\n\tstruct v4l2_device v4l2_dev;\n\tstruct video_device vdev;\n\tstruct pci_dev *pdev;\n\tstruct vb2_queue vidq;\n\tstruct vb2_v4l2_buffer *curr_buf;\n\tstruct mutex mux;\n\tstruct list_head dmaq;\n\tspinlock_t lock;\n\tv4l2_std_id std;\n\tunsigned width, height;\n\tunsigned input;\n\tunsigned int sequence;\n\tvoid __iomem *regs;\n\tu8 csr2, config;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}