[INF:CM0023] Creating log file ../../build/tests/ParamIndex/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<277> s<276> l<2>
n<> u<1> t<Module_keyword> p<5> s<2> l<2>
n<top> u<2> t<StringConst> p<5> s<4> l<2>
n<> u<3> t<Port> p<4> l<2>
n<> u<4> t<List_of_ports> p<5> c<3> l<2>
n<> u<5> t<Module_nonansi_header> p<47> c<1> s<18> l<2>
n<TPTOP> u<6> t<StringConst> p<10> s<9> l<3>
n<> u<7> t<IntegerAtomType_Int> p<8> l<3>
n<> u<8> t<Data_type> p<9> c<7> l<3>
n<> u<9> t<Constant_param_expression> p<10> c<8> l<3>
n<> u<10> t<Param_assignment> p<11> c<6> l<3>
n<> u<11> t<List_of_param_assignments> p<12> c<10> l<3>
n<> u<12> t<Parameter_declaration> p<13> c<11> l<3>
n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<3>
n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<3>
n<> u<15> t<Module_common_item> p<16> c<14> l<3>
n<> u<16> t<Module_or_generate_item> p<17> c<15> l<3>
n<> u<17> t<Non_port_module_item> p<18> c<16> l<3>
n<> u<18> t<Module_item> p<47> c<17> s<26> l<3>
n<TPTOP> u<19> t<StringConst> p<20> l<5>
n<> u<20> t<Interface_identifier> p<24> c<19> s<23> l<5>
n<DATATOP> u<21> t<StringConst> p<22> l<5>
n<> u<22> t<Interface_identifier> p<23> c<21> l<5>
n<> u<23> t<List_of_interface_identifiers> p<24> c<22> l<5>
n<> u<24> t<Interface_port_declaration> p<25> c<20> l<5>
n<> u<25> t<Port_declaration> p<26> c<24> l<5>
n<> u<26> t<Module_item> p<47> c<25> s<46> l<5>
n<mid> u<27> t<StringConst> p<43> s<37> l<7>
n<TP0> u<28> t<StringConst> p<35> s<34> l<7>
n<TPTOP> u<29> t<StringConst> p<30> l<7>
n<> u<30> t<Primary_literal> p<31> c<29> l<7>
n<> u<31> t<Primary> p<32> c<30> l<7>
n<> u<32> t<Expression> p<33> c<31> l<7>
n<> u<33> t<Mintypmax_expression> p<34> c<32> l<7>
n<> u<34> t<Param_expression> p<35> c<33> l<7>
n<> u<35> t<Named_parameter_assignment> p<36> c<28> l<7>
n<> u<36> t<List_of_parameter_assignments> p<37> c<35> l<7>
n<> u<37> t<Parameter_value_assignment> p<43> c<36> s<42> l<7>
n<u0> u<38> t<StringConst> p<39> l<7>
n<> u<39> t<Name_of_instance> p<42> c<38> s<41> l<7>
n<> u<40> t<Ordered_port_connection> p<41> l<7>
n<> u<41> t<List_of_port_connections> p<42> c<40> l<7>
n<> u<42> t<Hierarchical_instance> p<43> c<39> l<7>
n<> u<43> t<Module_instantiation> p<44> c<27> l<7>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<7>
n<> u<45> t<Non_port_module_item> p<46> c<44> l<7>
n<> u<46> t<Module_item> p<47> c<45> l<7>
n<> u<47> t<Module_declaration> p<48> c<5> l<2>
n<> u<48> t<Description> p<276> c<47> s<185> l<2>
n<> u<49> t<Module_keyword> p<62> s<50> l<11>
n<mid> u<50> t<StringConst> p<62> s<59> l<11>
n<TP0> u<51> t<StringConst> p<55> s<54> l<11>
n<> u<52> t<IntVec_TypeLogic> p<53> l<11>
n<> u<53> t<Data_type> p<54> c<52> l<11>
n<> u<54> t<Constant_param_expression> p<55> c<53> l<11>
n<> u<55> t<Param_assignment> p<56> c<51> l<11>
n<> u<56> t<List_of_param_assignments> p<57> c<55> l<11>
n<> u<57> t<Parameter_declaration> p<58> c<56> l<11>
n<> u<58> t<Parameter_port_declaration> p<59> c<57> l<11>
n<> u<59> t<Parameter_port_list> p<62> c<58> s<61> l<11>
n<> u<60> t<Port> p<61> l<11>
n<> u<61> t<List_of_ports> p<62> c<60> l<11>
n<> u<62> t<Module_nonansi_header> p<184> c<49> s<70> l<11>
n<TP0> u<63> t<StringConst> p<64> l<12>
n<> u<64> t<Interface_identifier> p<68> c<63> s<67> l<12>
n<DATA0> u<65> t<StringConst> p<66> l<12>
n<> u<66> t<Interface_identifier> p<67> c<65> l<12>
n<> u<67> t<List_of_interface_identifiers> p<68> c<66> l<12>
n<> u<68> t<Interface_port_declaration> p<69> c<64> l<12>
n<> u<69> t<Port_declaration> p<70> c<68> l<12>
n<> u<70> t<Module_item> p<184> c<69> s<90> l<12>
n<bottom> u<71> t<StringConst> p<87> s<81> l<13>
n<TP1> u<72> t<StringConst> p<79> s<78> l<13>
n<TP0> u<73> t<StringConst> p<74> l<13>
n<> u<74> t<Primary_literal> p<75> c<73> l<13>
n<> u<75> t<Primary> p<76> c<74> l<13>
n<> u<76> t<Expression> p<77> c<75> l<13>
n<> u<77> t<Mintypmax_expression> p<78> c<76> l<13>
n<> u<78> t<Param_expression> p<79> c<77> l<13>
n<> u<79> t<Named_parameter_assignment> p<80> c<72> l<13>
n<> u<80> t<List_of_parameter_assignments> p<81> c<79> l<13>
n<> u<81> t<Parameter_value_assignment> p<87> c<80> s<86> l<13>
n<u1> u<82> t<StringConst> p<83> l<13>
n<> u<83> t<Name_of_instance> p<86> c<82> s<85> l<13>
n<> u<84> t<Ordered_port_connection> p<85> l<13>
n<> u<85> t<List_of_port_connections> p<86> c<84> l<13>
n<> u<86> t<Hierarchical_instance> p<87> c<83> l<13>
n<> u<87> t<Module_instantiation> p<88> c<71> l<13>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<13>
n<> u<89> t<Non_port_module_item> p<90> c<88> l<13>
n<> u<90> t<Module_item> p<184> c<89> s<115> l<13>
n<bottom> u<91> t<StringConst> p<112> s<106> l<14>
n<TP1> u<92> t<StringConst> p<96> s<95> l<14>
n<> u<93> t<IntegerAtomType_Int> p<94> l<14>
n<> u<94> t<Data_type> p<95> c<93> l<14>
n<> u<95> t<Param_expression> p<96> c<94> l<14>
n<> u<96> t<Named_parameter_assignment> p<105> c<92> s<104> l<14>
n<SIZE> u<97> t<StringConst> p<104> s<103> l<14>
n<20> u<98> t<IntConst> p<99> l<14>
n<> u<99> t<Primary_literal> p<100> c<98> l<14>
n<> u<100> t<Primary> p<101> c<99> l<14>
n<> u<101> t<Expression> p<102> c<100> l<14>
n<> u<102> t<Mintypmax_expression> p<103> c<101> l<14>
n<> u<103> t<Param_expression> p<104> c<102> l<14>
n<> u<104> t<Named_parameter_assignment> p<105> c<97> l<14>
n<> u<105> t<List_of_parameter_assignments> p<106> c<96> l<14>
n<> u<106> t<Parameter_value_assignment> p<112> c<105> s<111> l<14>
n<u2> u<107> t<StringConst> p<108> l<14>
n<> u<108> t<Name_of_instance> p<111> c<107> s<110> l<14>
n<> u<109> t<Ordered_port_connection> p<110> l<14>
n<> u<110> t<List_of_port_connections> p<111> c<109> l<14>
n<> u<111> t<Hierarchical_instance> p<112> c<108> l<14>
n<> u<112> t<Module_instantiation> p<113> c<91> l<14>
n<> u<113> t<Module_or_generate_item> p<114> c<112> l<14>
n<> u<114> t<Non_port_module_item> p<115> c<113> l<14>
n<> u<115> t<Module_item> p<184> c<114> s<149> l<14>
n<bottom> u<116> t<StringConst> p<146> s<140> l<15>
n<> u<117> t<IntegerAtomType_Int> p<118> l<15>
n<> u<118> t<Data_type> p<119> c<117> l<15>
n<> u<119> t<Param_expression> p<120> c<118> l<15>
n<> u<120> t<Ordered_parameter_assignment> p<139> c<119> s<127> l<15>
n<1120> u<121> t<IntConst> p<122> l<15>
n<> u<122> t<Primary_literal> p<123> c<121> l<15>
n<> u<123> t<Primary> p<124> c<122> l<15>
n<> u<124> t<Expression> p<125> c<123> l<15>
n<> u<125> t<Mintypmax_expression> p<126> c<124> l<15>
n<> u<126> t<Param_expression> p<127> c<125> l<15>
n<> u<127> t<Ordered_parameter_assignment> p<139> c<126> s<131> l<15>
n<> u<128> t<IntegerAtomType_Int> p<129> l<15>
n<> u<129> t<Data_type> p<130> c<128> l<15>
n<> u<130> t<Param_expression> p<131> c<129> l<15>
n<> u<131> t<Ordered_parameter_assignment> p<139> c<130> s<138> l<15>
n<1130> u<132> t<IntConst> p<133> l<15>
n<> u<133> t<Primary_literal> p<134> c<132> l<15>
n<> u<134> t<Primary> p<135> c<133> l<15>
n<> u<135> t<Expression> p<136> c<134> l<15>
n<> u<136> t<Mintypmax_expression> p<137> c<135> l<15>
n<> u<137> t<Param_expression> p<138> c<136> l<15>
n<> u<138> t<Ordered_parameter_assignment> p<139> c<137> l<15>
n<> u<139> t<List_of_parameter_assignments> p<140> c<120> l<15>
n<> u<140> t<Parameter_value_assignment> p<146> c<139> s<145> l<15>
n<u3> u<141> t<StringConst> p<142> l<15>
n<> u<142> t<Name_of_instance> p<145> c<141> s<144> l<15>
n<> u<143> t<Ordered_port_connection> p<144> l<15>
n<> u<144> t<List_of_port_connections> p<145> c<143> l<15>
n<> u<145> t<Hierarchical_instance> p<146> c<142> l<15>
n<> u<146> t<Module_instantiation> p<147> c<116> l<15>
n<> u<147> t<Module_or_generate_item> p<148> c<146> l<15>
n<> u<148> t<Non_port_module_item> p<149> c<147> l<15>
n<> u<149> t<Module_item> p<184> c<148> s<183> l<15>
n<bottom> u<150> t<StringConst> p<180> s<174> l<16>
n<> u<151> t<IntegerAtomType_Int> p<152> l<16>
n<> u<152> t<Data_type> p<153> c<151> l<16>
n<> u<153> t<Param_expression> p<154> c<152> l<16>
n<> u<154> t<Ordered_parameter_assignment> p<173> c<153> s<161> l<16>
n<1140> u<155> t<IntConst> p<156> l<16>
n<> u<156> t<Primary_literal> p<157> c<155> l<16>
n<> u<157> t<Primary> p<158> c<156> l<16>
n<> u<158> t<Expression> p<159> c<157> l<16>
n<> u<159> t<Mintypmax_expression> p<160> c<158> l<16>
n<> u<160> t<Param_expression> p<161> c<159> l<16>
n<> u<161> t<Ordered_parameter_assignment> p<173> c<160> s<165> l<16>
n<> u<162> t<IntegerAtomType_Int> p<163> l<16>
n<> u<163> t<Data_type> p<164> c<162> l<16>
n<> u<164> t<Param_expression> p<165> c<163> l<16>
n<> u<165> t<Ordered_parameter_assignment> p<173> c<164> s<172> l<16>
n<UNDEF> u<166> t<StringConst> p<167> l<16>
n<> u<167> t<Primary_literal> p<168> c<166> l<16>
n<> u<168> t<Primary> p<169> c<167> l<16>
n<> u<169> t<Expression> p<170> c<168> l<16>
n<> u<170> t<Mintypmax_expression> p<171> c<169> l<16>
n<> u<171> t<Param_expression> p<172> c<170> l<16>
n<> u<172> t<Ordered_parameter_assignment> p<173> c<171> l<16>
n<> u<173> t<List_of_parameter_assignments> p<174> c<154> l<16>
n<> u<174> t<Parameter_value_assignment> p<180> c<173> s<179> l<16>
n<u4> u<175> t<StringConst> p<176> l<16>
n<> u<176> t<Name_of_instance> p<179> c<175> s<178> l<16>
n<> u<177> t<Ordered_port_connection> p<178> l<16>
n<> u<178> t<List_of_port_connections> p<179> c<177> l<16>
n<> u<179> t<Hierarchical_instance> p<180> c<176> l<16>
n<> u<180> t<Module_instantiation> p<181> c<150> l<16>
n<> u<181> t<Module_or_generate_item> p<182> c<180> l<16>
n<> u<182> t<Non_port_module_item> p<183> c<181> l<16>
n<> u<183> t<Module_item> p<184> c<182> l<16>
n<> u<184> t<Module_declaration> p<185> c<62> l<11>
n<> u<185> t<Description> p<276> c<184> s<275> l<11>
n<> u<186> t<Module_keyword> p<231> s<187> l<19>
n<bottom> u<187> t<StringConst> p<231> s<230> l<19>
n<TP1> u<188> t<StringConst> p<192> s<191> l<19>
n<> u<189> t<IntVec_TypeLogic> p<190> l<19>
n<> u<190> t<Data_type> p<191> c<189> l<19>
n<> u<191> t<Constant_param_expression> p<192> c<190> l<19>
n<> u<192> t<Param_assignment> p<193> c<188> l<19>
n<> u<193> t<List_of_param_assignments> p<194> c<192> l<19>
n<> u<194> t<Parameter_declaration> p<195> c<193> l<19>
n<> u<195> t<Parameter_port_declaration> p<230> c<194> s<207> l<19>
n<> u<196> t<Data_type_or_implicit> p<206> s<205> l<19>
n<SIZE> u<197> t<StringConst> p<204> s<203> l<19>
n<10> u<198> t<IntConst> p<199> l<19>
n<> u<199> t<Primary_literal> p<200> c<198> l<19>
n<> u<200> t<Constant_primary> p<201> c<199> l<19>
n<> u<201> t<Constant_expression> p<202> c<200> l<19>
n<> u<202> t<Constant_mintypmax_expression> p<203> c<201> l<19>
n<> u<203> t<Constant_param_expression> p<204> c<202> l<19>
n<> u<204> t<Param_assignment> p<205> c<197> l<19>
n<> u<205> t<List_of_param_assignments> p<206> c<204> l<19>
n<> u<206> t<Parameter_declaration> p<207> c<196> l<19>
n<> u<207> t<Parameter_port_declaration> p<230> c<206> s<215> l<19>
n<TP2> u<208> t<StringConst> p<212> s<211> l<19>
n<> u<209> t<IntegerAtomType_Int> p<210> l<19>
n<> u<210> t<Data_type> p<211> c<209> l<19>
n<> u<211> t<Constant_param_expression> p<212> c<210> l<19>
n<> u<212> t<Param_assignment> p<213> c<208> l<19>
n<> u<213> t<List_of_param_assignments> p<214> c<212> l<19>
n<> u<214> t<Parameter_declaration> p<215> c<213> l<19>
n<> u<215> t<Parameter_port_declaration> p<230> c<214> s<229> l<19>
n<> u<216> t<IntegerAtomType_Int> p<217> l<19>
n<> u<217> t<Data_type> p<218> c<216> l<19>
n<> u<218> t<Data_type_or_implicit> p<228> c<217> s<227> l<19>
n<PPP> u<219> t<StringConst> p<226> s<225> l<19>
n<1150> u<220> t<IntConst> p<221> l<19>
n<> u<221> t<Primary_literal> p<222> c<220> l<19>
n<> u<222> t<Constant_primary> p<223> c<221> l<19>
n<> u<223> t<Constant_expression> p<224> c<222> l<19>
n<> u<224> t<Constant_mintypmax_expression> p<225> c<223> l<19>
n<> u<225> t<Constant_param_expression> p<226> c<224> l<19>
n<> u<226> t<Param_assignment> p<227> c<219> l<19>
n<> u<227> t<List_of_param_assignments> p<228> c<226> l<19>
n<> u<228> t<Parameter_declaration> p<229> c<218> l<19>
n<> u<229> t<Parameter_port_declaration> p<230> c<228> l<19>
n<> u<230> t<Parameter_port_list> p<231> c<195> l<19>
n<> u<231> t<Module_ansi_header> p<274> c<186> s<241> l<19>
n<TP1> u<232> t<StringConst> p<236> s<235> l<20>
n<DATA1> u<233> t<StringConst> p<234> l<20>
n<> u<234> t<Net_decl_assignment> p<235> c<233> l<20>
n<> u<235> t<List_of_net_decl_assignments> p<236> c<234> l<20>
n<> u<236> t<Net_declaration> p<237> c<232> l<20>
n<> u<237> t<Package_or_generate_item_declaration> p<238> c<236> l<20>
n<> u<238> t<Module_or_generate_item_declaration> p<239> c<237> l<20>
n<> u<239> t<Module_common_item> p<240> c<238> l<20>
n<> u<240> t<Module_or_generate_item> p<241> c<239> l<20>
n<> u<241> t<Non_port_module_item> p<274> c<240> s<263> l<20>
n<> u<242> t<IntVec_TypeLogic> p<253> s<252> l<21>
n<SIZE> u<243> t<StringConst> p<244> l<21>
n<> u<244> t<Primary_literal> p<245> c<243> l<21>
n<> u<245> t<Constant_primary> p<246> c<244> l<21>
n<> u<246> t<Constant_expression> p<251> c<245> s<250> l<21>
n<0> u<247> t<IntConst> p<248> l<21>
n<> u<248> t<Primary_literal> p<249> c<247> l<21>
n<> u<249> t<Constant_primary> p<250> c<248> l<21>
n<> u<250> t<Constant_expression> p<251> c<249> l<21>
n<> u<251> t<Constant_range> p<252> c<246> l<21>
n<> u<252> t<Packed_dimension> p<253> c<251> l<21>
n<> u<253> t<Data_type> p<257> c<242> s<256> l<21>
n<a> u<254> t<StringConst> p<255> l<21>
n<> u<255> t<Variable_decl_assignment> p<256> c<254> l<21>
n<> u<256> t<List_of_variable_decl_assignments> p<257> c<255> l<21>
n<> u<257> t<Variable_declaration> p<258> c<253> l<21>
n<> u<258> t<Data_declaration> p<259> c<257> l<21>
n<> u<259> t<Package_or_generate_item_declaration> p<260> c<258> l<21>
n<> u<260> t<Module_or_generate_item_declaration> p<261> c<259> l<21>
n<> u<261> t<Module_common_item> p<262> c<260> l<21>
n<> u<262> t<Module_or_generate_item> p<263> c<261> l<21>
n<> u<263> t<Non_port_module_item> p<274> c<262> s<273> l<21>
n<TP2> u<264> t<StringConst> p<268> s<267> l<22>
n<DATA2> u<265> t<StringConst> p<266> l<22>
n<> u<266> t<Net_decl_assignment> p<267> c<265> l<22>
n<> u<267> t<List_of_net_decl_assignments> p<268> c<266> l<22>
n<> u<268> t<Net_declaration> p<269> c<264> l<22>
n<> u<269> t<Package_or_generate_item_declaration> p<270> c<268> l<22>
n<> u<270> t<Module_or_generate_item_declaration> p<271> c<269> l<22>
n<> u<271> t<Module_common_item> p<272> c<270> l<22>
n<> u<272> t<Module_or_generate_item> p<273> c<271> l<22>
n<> u<273> t<Non_port_module_item> p<274> c<272> l<22>
n<> u<274> t<Module_declaration> p<275> c<231> l<19>
n<> u<275> t<Description> p<276> c<274> l<19>
n<> u<276> t<Source_text> p<277> c<48> l<2>
n<> u<277> t<Top_level_rule> l<2>
[WRN:PA0205] dut.sv:2: No timescale set for "top".

[WRN:PA0205] dut.sv:11: No timescale set for "mid".

[WRN:PA0205] dut.sv:19: No timescale set for "bottom".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:19: Compile module "work@bottom".

[INF:CP0303] dut.sv:11: Compile module "work@mid".

[INF:CP0303] dut.sv:2: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2: Top level module "work@top".

[ERR:EL0514] dut.sv:16: Undefined variable: UNDEF.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 4.

UHDM HTML COVERAGE REPORT: ../../build/tests/ParamIndex/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@bottom (work@bottom) dut.sv:19: , parent:work@top
  |vpiDefName:work@bottom
  |vpiFullName:work@bottom
  |vpiNet:
  \_logic_net: (work@bottom.DATA1), line:20, parent:work@bottom
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiNet:
  \_logic_net: (work@bottom.a), line:21, parent:work@bottom
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bottom.DATA2), line:22, parent:work@bottom
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
  |vpiParamAssign:
  \_param_assign: , line:19, parent:work@bottom
    |vpiRhs:
    \_constant: , line:19
      |vpiConstType:9
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
    |vpiLhs:
    \_parameter: (work@bottom.SIZE), line:19, parent:work@bottom
      |vpiName:SIZE
      |vpiFullName:work@bottom.SIZE
  |vpiParamAssign:
  \_param_assign: , line:19, parent:work@bottom
    |vpiRhs:
    \_constant: , line:19
      |vpiConstType:9
      |vpiDecompile:1150
      |vpiSize:64
      |UINT:1150
    |vpiLhs:
    \_parameter: (work@bottom.PPP), line:19, parent:work@bottom
      |vpiName:PPP
      |vpiFullName:work@bottom.PPP
      |vpiTypespec:
      \_int_typespec: (PPP), line:19, parent:work@bottom.PPP
        |vpiName:PPP
  |vpiParameter:
  \_type_parameter: (work@bottom.TP1), line:19, parent:work@bottom
    |vpiFullName:work@bottom.TP1
    |vpiName:TP1
    |vpiTypespec:
    \_logic_typespec: , line:19, parent:work@bottom.TP1
  |vpiParameter:
  \_parameter: (work@bottom.SIZE), line:19, parent:work@bottom
  |vpiParameter:
  \_type_parameter: (work@bottom.TP2), line:19, parent:work@bottom
    |vpiFullName:work@bottom.TP2
    |vpiName:TP2
    |vpiTypespec:
    \_int_typespec: , line:19, parent:work@bottom.TP2
  |vpiParameter:
  \_parameter: (work@bottom.PPP), line:19, parent:work@bottom
|uhdmallModules:
\_module: work@mid (work@mid) dut.sv:11: , parent:work@top
  |vpiDefName:work@mid
  |vpiFullName:work@mid
  |vpiNet:
  \_logic_net: (work@mid.DATA0), line:12, parent:work@mid
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
  |vpiParameter:
  \_type_parameter: (work@mid.TP0), line:11, parent:work@mid
    |vpiFullName:work@mid.TP0
    |vpiName:TP0
    |vpiTypespec:
    \_logic_typespec: , line:11, parent:work@mid.TP0
|uhdmallModules:
\_module: work@top (work@top) dut.sv:2: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (work@top.DATATOP), line:5, parent:work@top
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:3, parent:work@top
    |vpiFullName:work@top.TPTOP
    |vpiName:TPTOP
    |vpiTypespec:
    \_int_typespec: , line:3, parent:work@top.TPTOP
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:2: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@mid (work@top.u0) dut.sv:7: , parent:work@top
    |vpiDefName:work@mid
    |vpiName:u0
    |vpiFullName:work@top.u0
    |vpiModule:
    \_module: work@bottom (work@top.u0.u1) dut.sv:13: , parent:work@top.u0
      |vpiDefName:work@bottom
      |vpiName:u1
      |vpiFullName:work@top.u0.u1
      |vpiNet:
      \_logic_net: (work@top.u0.u1.a), line:21, parent:work@top.u0.u1
        |vpiName:a
        |vpiFullName:work@top.u0.u1.a
        |vpiNetType:36
        |vpiRange:
        \_range: , line:21
          |vpiLeftRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
          |vpiRightRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:7: , parent:work@top
      |vpiVariables:
      \_logic_var: (work@top.u0.u1.DATA1), line:20, parent:work@top.u0.u1
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u1.DATA1
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_logic_typespec: , line:19, parent:work@bottom.TP1
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA2), line:22, parent:work@top.u0.u1
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u1.DATA2
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_int_typespec: , line:19, parent:work@bottom.TP2
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u1
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:10
          |vpiSize:64
          |UINT:10
        |vpiLhs:
        \_parameter: (work@top.u0.u1.SIZE), line:19, parent:work@top.u0.u1
          |vpiName:SIZE
          |vpiFullName:work@top.u0.u1.SIZE
          |UINT:10
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u1
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:1150
          |vpiSize:64
          |UINT:1150
        |vpiLhs:
        \_parameter: (work@top.u0.u1.PPP), line:19, parent:work@top.u0.u1
          |vpiName:PPP
          |vpiFullName:work@top.u0.u1.PPP
          |UINT:1150
          |vpiTypespec:
          \_int_typespec: (PPP), line:19, parent:work@top.u0.u1.PPP
            |vpiName:PPP
      |vpiParameter:
      \_type_parameter: (work@top.u0.u1.TP1), parent:work@top.u0.u1
        |vpiFullName:work@top.u0.u1.TP1
        |vpiName:TP1
      |vpiParameter:
      \_parameter: (work@top.u0.u1.SIZE), line:19, parent:work@top.u0.u1
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19, parent:work@bottom
        |vpiFullName:work@bottom.TP2
        |vpiName:TP2
        |vpiTypespec:
        \_int_typespec: , line:19, parent:work@bottom.TP2
      |vpiParameter:
      \_parameter: (work@top.u0.u1.PPP), line:19, parent:work@top.u0.u1
    |vpiModule:
    \_module: work@bottom (work@top.u0.u2) dut.sv:14: , parent:work@top.u0
      |vpiDefName:work@bottom
      |vpiName:u2
      |vpiFullName:work@top.u0.u2
      |vpiNet:
      \_logic_net: (work@top.u0.u2.a), line:21, parent:work@top.u0.u2
        |vpiName:a
        |vpiFullName:work@top.u0.u2.a
        |vpiNetType:36
        |vpiRange:
        \_range: , line:21
          |vpiLeftRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
          |vpiRightRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:7: , parent:work@top
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA1), line:20, parent:work@top.u0.u2
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u2.DATA1
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_int_typespec: , line:14, parent:work@top.u0.u2.TP1
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA2), line:22, parent:work@top.u0.u2
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u2.DATA2
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_int_typespec: , line:19, parent:work@bottom.TP2
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u2
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
        |vpiLhs:
        \_parameter: (work@top.u0.u2.SIZE), line:19, parent:work@top.u0.u2
          |vpiName:SIZE
          |vpiFullName:work@top.u0.u2.SIZE
          |UINT:20
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u2
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:1150
          |vpiSize:64
          |UINT:1150
        |vpiLhs:
        \_parameter: (work@top.u0.u2.PPP), line:19, parent:work@top.u0.u2
          |vpiName:PPP
          |vpiFullName:work@top.u0.u2.PPP
          |UINT:1150
          |vpiTypespec:
          \_int_typespec: (PPP), line:19, parent:work@top.u0.u2.PPP
            |vpiName:PPP
      |vpiParameter:
      \_type_parameter: (work@top.u0.u2.TP1), parent:work@top.u0.u2
        |vpiFullName:work@top.u0.u2.TP1
        |vpiName:TP1
        |vpiTypespec:
        \_int_typespec: , line:14, parent:work@top.u0.u2.TP1
      |vpiParameter:
      \_parameter: (work@top.u0.u2.SIZE), line:19, parent:work@top.u0.u2
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19, parent:work@bottom
      |vpiParameter:
      \_parameter: (work@top.u0.u2.PPP), line:19, parent:work@top.u0.u2
    |vpiModule:
    \_module: work@bottom (work@top.u0.u3) dut.sv:15: , parent:work@top.u0
      |vpiDefName:work@bottom
      |vpiName:u3
      |vpiFullName:work@top.u0.u3
      |vpiNet:
      \_logic_net: (work@top.u0.u3.a), line:21, parent:work@top.u0.u3
        |vpiName:a
        |vpiFullName:work@top.u0.u3.a
        |vpiNetType:36
        |vpiRange:
        \_range: , line:21
          |vpiLeftRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:1120
            |vpiSize:64
            |UINT:1120
          |vpiRightRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:7: , parent:work@top
      |vpiVariables:
      \_logic_var: (work@top.u0.u3.DATA1), line:20, parent:work@top.u0.u3
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u3.DATA1
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_logic_typespec: , line:19, parent:work@bottom.TP1
      |vpiVariables:
      \_int_var: (work@top.u0.u3.DATA2), line:22, parent:work@top.u0.u3
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u3.DATA2
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_int_typespec: , line:19, parent:work@bottom.TP2
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u3
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:1120
          |vpiSize:64
          |UINT:1120
        |vpiLhs:
        \_parameter: (work@top.u0.u3.SIZE), line:19, parent:work@top.u0.u3
          |vpiName:SIZE
          |vpiFullName:work@top.u0.u3.SIZE
          |UINT:1120
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u3
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:1130
          |vpiSize:64
          |UINT:1130
        |vpiLhs:
        \_parameter: (work@top.u0.u3.PPP), line:19, parent:work@top.u0.u3
          |vpiName:PPP
          |vpiFullName:work@top.u0.u3.PPP
          |UINT:1130
          |vpiTypespec:
          \_int_typespec: (PPP), line:19, parent:work@top.u0.u3.PPP
            |vpiName:PPP
      |vpiParameter:
      \_type_parameter: (work@bottom.TP1), line:19, parent:work@bottom
        |vpiFullName:work@bottom.TP1
        |vpiName:TP1
        |vpiTypespec:
        \_logic_typespec: , line:19, parent:work@bottom.TP1
      |vpiParameter:
      \_parameter: (work@top.u0.u3.SIZE), line:19, parent:work@top.u0.u3
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19, parent:work@bottom
      |vpiParameter:
      \_parameter: (work@top.u0.u3.PPP), line:19, parent:work@top.u0.u3
    |vpiModule:
    \_module: work@bottom (work@top.u0.u4) dut.sv:16: , parent:work@top.u0
      |vpiDefName:work@bottom
      |vpiName:u4
      |vpiFullName:work@top.u0.u4
      |vpiNet:
      \_logic_net: (work@top.u0.u4.a), line:21, parent:work@top.u0.u4
        |vpiName:a
        |vpiFullName:work@top.u0.u4.a
        |vpiNetType:36
        |vpiRange:
        \_range: , line:21
          |vpiLeftRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:1140
            |vpiSize:64
            |UINT:1140
          |vpiRightRange:
          \_constant: , line:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:7: , parent:work@top
      |vpiVariables:
      \_logic_var: (work@top.u0.u4.DATA1), line:20, parent:work@top.u0.u4
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u4.DATA1
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_logic_typespec: , line:19, parent:work@bottom.TP1
      |vpiVariables:
      \_int_var: (work@top.u0.u4.DATA2), line:22, parent:work@top.u0.u4
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u4.DATA2
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiTypespec:
        \_int_typespec: , line:19, parent:work@bottom.TP2
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u4
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:1140
          |vpiSize:64
          |UINT:1140
        |vpiLhs:
        \_parameter: (work@top.u0.u4.SIZE), line:19, parent:work@top.u0.u4
          |vpiName:SIZE
          |vpiFullName:work@top.u0.u4.SIZE
          |UINT:1140
      |vpiParamAssign:
      \_param_assign: , line:19, parent:work@top.u0.u4
        |vpiRhs:
        \_constant: , line:19
          |vpiConstType:9
          |vpiDecompile:1150
          |vpiSize:64
          |UINT:1150
        |vpiLhs:
        \_parameter: (work@top.u0.u4.PPP), line:19, parent:work@top.u0.u4
          |vpiName:PPP
          |vpiFullName:work@top.u0.u4.PPP
          |UINT:1150
          |vpiTypespec:
          \_int_typespec: (PPP), line:19, parent:work@top.u0.u4.PPP
            |vpiName:PPP
      |vpiParameter:
      \_type_parameter: (work@bottom.TP1), line:19, parent:work@bottom
      |vpiParameter:
      \_parameter: (work@top.u0.u4.SIZE), line:19, parent:work@top.u0.u4
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:19, parent:work@bottom
      |vpiParameter:
      \_parameter: (work@top.u0.u4.PPP), line:19, parent:work@top.u0.u4
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:2: 
    |vpiVariables:
    \_logic_var: (work@top.u0.DATA0), line:12, parent:work@top.u0
      |vpiName:DATA0
      |vpiFullName:work@top.u0.DATA0
      |vpiAutomatic:1
      |vpiVisibility:1
      |vpiTypespec:
      \_logic_typespec: , line:11, parent:work@mid.TP0
    |vpiParameter:
    \_type_parameter: (work@top.u0.TP0), parent:work@top.u0
      |vpiFullName:work@top.u0.TP0
      |vpiName:TP0
  |vpiVariables:
  \_int_var: (work@top.DATATOP), line:5, parent:work@top
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiTypespec:
    \_int_typespec: , line:3, parent:work@top.TPTOP
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:3, parent:work@top
    |vpiFullName:work@top.TPTOP
    |vpiName:TPTOP
    |vpiTypespec:
    \_int_typespec: , line:3, parent:work@top.TPTOP
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 5

