{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 5.4000"
  ],
  "cts__clock__skew__hold": 0.257941,
  "cts__clock__skew__hold__post_repair": 0.25932,
  "cts__clock__skew__hold__pre_repair": 0.25932,
  "cts__clock__skew__setup": 0.257941,
  "cts__clock__skew__setup__post_repair": 0.25932,
  "cts__clock__skew__setup__pre_repair": 0.25932,
  "cts__design__core__area": 1006100.0,
  "cts__design__core__area__post_repair": 1006100.0,
  "cts__design__core__area__pre_repair": 1006100.0,
  "cts__design__die__area": 1050000.0,
  "cts__design__die__area__post_repair": 1050000.0,
  "cts__design__die__area__pre_repair": 1050000.0,
  "cts__design__instance__area": 627895,
  "cts__design__instance__area__macros": 244110,
  "cts__design__instance__area__macros__post_repair": 244110,
  "cts__design__instance__area__macros__pre_repair": 244110,
  "cts__design__instance__area__post_repair": 594891,
  "cts__design__instance__area__pre_repair": 594874,
  "cts__design__instance__area__stdcell": 383786,
  "cts__design__instance__area__stdcell__post_repair": 350781,
  "cts__design__instance__area__stdcell__pre_repair": 350765,
  "cts__design__instance__count": 49485,
  "cts__design__instance__count__hold_buffer": 4593.0,
  "cts__design__instance__count__macros": 10,
  "cts__design__instance__count__macros__post_repair": 10,
  "cts__design__instance__count__macros__pre_repair": 10,
  "cts__design__instance__count__post_repair": 44601,
  "cts__design__instance__count__pre_repair": 44600,
  "cts__design__instance__count__setup_buffer": 291.0,
  "cts__design__instance__count__stdcell": 49475,
  "cts__design__instance__count__stdcell__post_repair": 44591,
  "cts__design__instance__count__stdcell__pre_repair": 44590,
  "cts__design__instance__displacement__max": 209.8,
  "cts__design__instance__displacement__mean": 9.64,
  "cts__design__instance__displacement__total": 477051,
  "cts__design__instance__utilization": 0.624086,
  "cts__design__instance__utilization__post_repair": 0.591281,
  "cts__design__instance__utilization__pre_repair": 0.591265,
  "cts__design__instance__utilization__stdcell": 0.50366,
  "cts__design__instance__utilization__stdcell__post_repair": 0.460346,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.460325,
  "cts__design__io": 3029,
  "cts__design__io__post_repair": 3029,
  "cts__design__io__pre_repair": 3029,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0458976,
  "cts__power__internal__total__post_repair": 0.0447718,
  "cts__power__internal__total__pre_repair": 0.0447563,
  "cts__power__leakage__total": 0.000263133,
  "cts__power__leakage__total__post_repair": 0.000246456,
  "cts__power__leakage__total__pre_repair": 0.000246422,
  "cts__power__switching__total": 0.0459338,
  "cts__power__switching__total__post_repair": 0.0454044,
  "cts__power__switching__total__pre_repair": 0.045361,
  "cts__power__total": 0.0920946,
  "cts__power__total__post_repair": 0.0904227,
  "cts__power__total__pre_repair": 0.0903637,
  "cts__route__wirelength__estimated": 2974410.0,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2580,
  "cts__timing__drv__hold_violation_count__pre_repair": 2565,
  "cts__timing__drv__max_cap": 1,
  "cts__timing__drv__max_cap__post_repair": 1,
  "cts__timing__drv__max_cap__pre_repair": 1,
  "cts__timing__drv__max_cap_limit": -0.0110818,
  "cts__timing__drv__max_cap_limit__post_repair": -0.00887185,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.00887185,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.00773945,
  "cts__timing__drv__max_slew_limit__post_repair": 0.00428239,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.00428239,
  "cts__timing__drv__setup_violation_count": 242,
  "cts__timing__drv__setup_violation_count__post_repair": 496,
  "cts__timing__drv__setup_violation_count__pre_repair": 496,
  "cts__timing__setup__tns": -84.6037,
  "cts__timing__setup__tns__post_repair": -735.638,
  "cts__timing__setup__tns__pre_repair": -731.407,
  "cts__timing__setup__ws": -0.607195,
  "cts__timing__setup__ws__post_repair": -3.00215,
  "cts__timing__setup__ws__pre_repair": -2.96334,
  "detailedplace__cpu__total": 43.73,
  "detailedplace__design__core__area": 1006100.0,
  "detailedplace__design__die__area": 1050000.0,
  "detailedplace__design__instance__area": 593161,
  "detailedplace__design__instance__area__macros": 244110,
  "detailedplace__design__instance__area__stdcell": 349051,
  "detailedplace__design__instance__count": 44243,
  "detailedplace__design__instance__count__macros": 10,
  "detailedplace__design__instance__count__stdcell": 44233,
  "detailedplace__design__instance__displacement__max": 64.7,
  "detailedplace__design__instance__displacement__mean": 4.1495,
  "detailedplace__design__instance__displacement__total": 183598,
  "detailedplace__design__instance__utilization": 0.589562,
  "detailedplace__design__instance__utilization__stdcell": 0.458076,
  "detailedplace__design__io": 3029,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 635372.0,
  "detailedplace__power__internal__total": 0.0439141,
  "detailedplace__power__leakage__total": 0.000244344,
  "detailedplace__power__switching__total": 0.0396303,
  "detailedplace__power__total": 0.0837888,
  "detailedplace__route__wirelength__estimated": 2471550.0,
  "detailedplace__runtime__total": "1:06.20",
  "detailedplace__timing__drv__hold_violation_count": 48,
  "detailedplace__timing__drv__max_cap": 1,
  "detailedplace__timing__drv__max_cap_limit": -0.00887185,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.00428232,
  "detailedplace__timing__drv__setup_violation_count": 499,
  "detailedplace__timing__setup__tns": -583.166,
  "detailedplace__timing__setup__ws": -1.89833,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 25419,
  "detailedroute__route__drc_errors__iter:2": 4655,
  "detailedroute__route__drc_errors__iter:3": 4125,
  "detailedroute__route__drc_errors__iter:4": 19,
  "detailedroute__route__drc_errors__iter:5": 1,
  "detailedroute__route__drc_errors__iter:6": 1,
  "detailedroute__route__drc_errors__iter:7": 0,
  "detailedroute__route__net": 46732,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 385270,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 385270,
  "detailedroute__route__wirelength": 3440967,
  "detailedroute__route__wirelength__iter:1": 3451165,
  "detailedroute__route__wirelength__iter:2": 3443810,
  "detailedroute__route__wirelength__iter:3": 3440999,
  "detailedroute__route__wirelength__iter:4": 3440968,
  "detailedroute__route__wirelength__iter:5": 3440968,
  "detailedroute__route__wirelength__iter:6": 3440968,
  "detailedroute__route__wirelength__iter:7": 3440967,
  "finish__clock__skew__hold": 0.227774,
  "finish__clock__skew__setup": 0.227774,
  "finish__cpu__total": 81.17,
  "finish__design__core__area": 1006100.0,
  "finish__design__die__area": 1050000.0,
  "finish__design__instance__area": 627895,
  "finish__design__instance__area__macros": 244110,
  "finish__design__instance__area__stdcell": 383786,
  "finish__design__instance__count": 49485,
  "finish__design__instance__count__macros": 10,
  "finish__design__instance__count__stdcell": 49475,
  "finish__design__instance__utilization": 0.624086,
  "finish__design__instance__utilization__stdcell": 0.50366,
  "finish__design__io": 3029,
  "finish__mem__peak": 1353020.0,
  "finish__power__internal__total": 0.0467193,
  "finish__power__leakage__total": 0.000263133,
  "finish__power__switching__total": 0.0367568,
  "finish__power__total": 0.0837392,
  "finish__runtime__total": "1:24.10",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0649631,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.117132,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 0.127466,
  "finish__timing__wns_percent_delay": 2.728732,
  "floorplan__cpu__total": 1177.05,
  "floorplan__design__core__area": 1006100.0,
  "floorplan__design__die__area": 1050000.0,
  "floorplan__design__instance__area": 488017,
  "floorplan__design__instance__area__macros": 244110,
  "floorplan__design__instance__area__stdcell": 243907,
  "floorplan__design__instance__count": 36143,
  "floorplan__design__instance__count__macros": 10,
  "floorplan__design__instance__count__stdcell": 36133,
  "floorplan__design__instance__utilization": 0.485056,
  "floorplan__design__instance__utilization__stdcell": 0.320091,
  "floorplan__design__io": 3029,
  "floorplan__mem__peak": 402304.0,
  "floorplan__power__internal__total": 0.0430043,
  "floorplan__power__leakage__total": 0.000167113,
  "floorplan__power__switching__total": 0.00843638,
  "floorplan__power__total": 0.0516078,
  "floorplan__runtime__total": "4:57.66",
  "floorplan__timing__setup__tns": -40834.4,
  "floorplan__timing__setup__ws": -26.9602,
  "globalplace__cpu__total": 40.34,
  "globalplace__design__core__area": 1006100.0,
  "globalplace__design__die__area": 1050000.0,
  "globalplace__design__instance__area": 492462,
  "globalplace__design__instance__area__macros": 244110,
  "globalplace__design__instance__area__stdcell": 248352,
  "globalplace__design__instance__count": 40773,
  "globalplace__design__instance__count__macros": 10,
  "globalplace__design__instance__count__stdcell": 40763,
  "globalplace__design__instance__utilization": 0.489474,
  "globalplace__design__instance__utilization__stdcell": 0.325924,
  "globalplace__design__io": 3029,
  "globalplace__mem__peak": 581072.0,
  "globalplace__power__internal__total": 0.048545,
  "globalplace__power__leakage__total": 0.000167113,
  "globalplace__power__switching__total": 0.0335226,
  "globalplace__power__total": 0.0822347,
  "globalplace__runtime__total": "1:10.01",
  "globalplace__timing__setup__tns": -104092,
  "globalplace__timing__setup__ws": -68.6019,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.275341,
  "globalroute__clock__skew__setup": 0.275341,
  "globalroute__design__core__area": 1006100.0,
  "globalroute__design__die__area": 1050000.0,
  "globalroute__design__instance__area": 627895,
  "globalroute__design__instance__area__macros": 244110,
  "globalroute__design__instance__area__stdcell": 383786,
  "globalroute__design__instance__count": 49485,
  "globalroute__design__instance__count__macros": 10,
  "globalroute__design__instance__count__stdcell": 49475,
  "globalroute__design__instance__utilization": 0.624086,
  "globalroute__design__instance__utilization__stdcell": 0.50366,
  "globalroute__design__io": 3029,
  "globalroute__power__internal__total": 0.0466173,
  "globalroute__power__leakage__total": 0.000263133,
  "globalroute__power__switching__total": 0.0509379,
  "globalroute__power__total": 0.0978184,
  "globalroute__timing__clock__slack": -0.81,
  "globalroute__timing__drv__hold_violation_count": 43,
  "globalroute__timing__drv__max_cap": 1,
  "globalroute__timing__drv__max_cap_limit": -0.16,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 141,
  "globalroute__timing__drv__max_slew_limit": -0.0903237,
  "globalroute__timing__drv__setup_violation_count": 273,
  "globalroute__timing__setup__tns": -141.703,
  "globalroute__timing__setup__ws": -0.809617,
  "placeopt__cpu__total": 40.34,
  "placeopt__design__core__area": 1006100.0,
  "placeopt__design__core__area__pre_opt": 1006100.0,
  "placeopt__design__die__area": 1050000.0,
  "placeopt__design__die__area__pre_opt": 1050000.0,
  "placeopt__design__instance__area": 593161,
  "placeopt__design__instance__area__macros": 244110,
  "placeopt__design__instance__area__macros__pre_opt": 244110,
  "placeopt__design__instance__area__pre_opt": 492462,
  "placeopt__design__instance__area__stdcell": 349051,
  "placeopt__design__instance__area__stdcell__pre_opt": 248352,
  "placeopt__design__instance__count": 44243,
  "placeopt__design__instance__count__macros": 10,
  "placeopt__design__instance__count__macros__pre_opt": 10,
  "placeopt__design__instance__count__pre_opt": 40773,
  "placeopt__design__instance__count__stdcell": 44233,
  "placeopt__design__instance__count__stdcell__pre_opt": 40763,
  "placeopt__design__instance__utilization": 0.589562,
  "placeopt__design__instance__utilization__pre_opt": 0.489474,
  "placeopt__design__instance__utilization__stdcell": 0.458076,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.325924,
  "placeopt__design__io": 3029,
  "placeopt__design__io__pre_opt": 3029,
  "placeopt__mem__peak": 581072.0,
  "placeopt__power__internal__total": 0.0433844,
  "placeopt__power__internal__total__pre_opt": 0.048545,
  "placeopt__power__leakage__total": 0.000244344,
  "placeopt__power__leakage__total__pre_opt": 0.000167113,
  "placeopt__power__switching__total": 0.0363166,
  "placeopt__power__switching__total__pre_opt": 0.0335226,
  "placeopt__power__total": 0.0799452,
  "placeopt__power__total__pre_opt": 0.0822347,
  "placeopt__runtime__total": "1:10.01",
  "placeopt__timing__drv__hold_violation_count": 48,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.00925258,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.00401738,
  "placeopt__timing__drv__setup_violation_count": 465,
  "placeopt__timing__setup__tns": -547.525,
  "placeopt__timing__setup__tns__pre_opt": -104092,
  "placeopt__timing__setup__ws": -1.83891,
  "placeopt__timing__setup__ws__pre_opt": -68.6019,
  "run__flow__design": "bp_be",
  "run__flow__generate_date": "2023-01-20 13:37",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6565-g7d2bade83",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5cb1fac1f980bb0c2fdb7fbcbf294a8d6c2cc02e",
  "run__flow__scripts_commit": "17d6d54f0bf6f520a9e6a7a6d576f587c6742c79",
  "run__flow__uuid": "2d3c8c6d-b1fb-4814-8d17-a3fa760c3d64",
  "run__flow__variant": "base",
  "synth__cpu__total": 200.48,
  "synth__design__instance__area__stdcell": 9957.12,
  "synth__design__instance__count__stdcell": 40800.0,
  "synth__mem__peak": 354388.0,
  "synth__runtime__total": "4:24.18",
  "total_time": "0:14:12.160000"
}