library ieee;
use ieee.std_logic_1164.all;

entity mul4e1s is
	port (E:in std_logic_vector (3 DOWNTO 0);
			F:out std_logic;
			s:in std_logic_vector (1 DOWNTO 0));
	end mul4e1s;
	
architecture rtl of mul4e1s is
begin
	with S select 
	F<=E(0) when "00",
		E(1) when "01",
		E(2) when "10",
		E(3) when others;
end rtl;