# RISCV-Processor-In-Verilog
This project is an implementation of a 32-bit single core RISCV processor in verilog, as part of my end semester project of the course of Microprocessor Systems.

R (Register), I (Immediate), S (Store), and B (Branch) type instructions are supported.

The following design was consulted:


