#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_Positive_Input */
#define ADC_Positive_Input__0__INTTYPE CYREG_PICU3_INTTYPE3
#define ADC_Positive_Input__0__MASK 0x08u
#define ADC_Positive_Input__0__PC CYREG_PRT3_PC3
#define ADC_Positive_Input__0__PORT 3u
#define ADC_Positive_Input__0__SHIFT 3u
#define ADC_Positive_Input__AG CYREG_PRT3_AG
#define ADC_Positive_Input__AMUX CYREG_PRT3_AMUX
#define ADC_Positive_Input__BIE CYREG_PRT3_BIE
#define ADC_Positive_Input__BIT_MASK CYREG_PRT3_BIT_MASK
#define ADC_Positive_Input__BYP CYREG_PRT3_BYP
#define ADC_Positive_Input__CTL CYREG_PRT3_CTL
#define ADC_Positive_Input__DM0 CYREG_PRT3_DM0
#define ADC_Positive_Input__DM1 CYREG_PRT3_DM1
#define ADC_Positive_Input__DM2 CYREG_PRT3_DM2
#define ADC_Positive_Input__DR CYREG_PRT3_DR
#define ADC_Positive_Input__INP_DIS CYREG_PRT3_INP_DIS
#define ADC_Positive_Input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ADC_Positive_Input__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ADC_Positive_Input__LCD_EN CYREG_PRT3_LCD_EN
#define ADC_Positive_Input__MASK 0x08u
#define ADC_Positive_Input__PORT 3u
#define ADC_Positive_Input__PRT CYREG_PRT3_PRT
#define ADC_Positive_Input__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ADC_Positive_Input__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ADC_Positive_Input__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ADC_Positive_Input__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ADC_Positive_Input__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ADC_Positive_Input__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ADC_Positive_Input__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ADC_Positive_Input__PS CYREG_PRT3_PS
#define ADC_Positive_Input__SHIFT 3u
#define ADC_Positive_Input__SLW CYREG_PRT3_SLW

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* PGA_SC */
#define PGA_SC__BST CYREG_SC1_BST
#define PGA_SC__CLK CYREG_SC1_CLK
#define PGA_SC__CMPINV CYREG_SC_CMPINV
#define PGA_SC__CMPINV_MASK 0x02u
#define PGA_SC__CPTR CYREG_SC_CPTR
#define PGA_SC__CPTR_MASK 0x02u
#define PGA_SC__CR0 CYREG_SC1_CR0
#define PGA_SC__CR1 CYREG_SC1_CR1
#define PGA_SC__CR2 CYREG_SC1_CR2
#define PGA_SC__MSK CYREG_SC_MSK
#define PGA_SC__MSK_MASK 0x02u
#define PGA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_SC__PM_ACT_MSK 0x02u
#define PGA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_SC__PM_STBY_MSK 0x02u
#define PGA_SC__SR CYREG_SC_SR
#define PGA_SC__SR_MASK 0x02u
#define PGA_SC__SW0 CYREG_SC1_SW0
#define PGA_SC__SW10 CYREG_SC1_SW10
#define PGA_SC__SW2 CYREG_SC1_SW2
#define PGA_SC__SW3 CYREG_SC1_SW3
#define PGA_SC__SW4 CYREG_SC1_SW4
#define PGA_SC__SW6 CYREG_SC1_SW6
#define PGA_SC__SW7 CYREG_SC1_SW7
#define PGA_SC__SW8 CYREG_SC1_SW8
#define PGA_SC__WRK1 CYREG_SC_WRK1
#define PGA_SC__WRK1_MASK 0x02u

/* Sensor1 */
#define Sensor1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Sensor1__0__MASK 0x04u
#define Sensor1__0__PC CYREG_PRT1_PC2
#define Sensor1__0__PORT 1u
#define Sensor1__0__SHIFT 2u
#define Sensor1__AG CYREG_PRT1_AG
#define Sensor1__AMUX CYREG_PRT1_AMUX
#define Sensor1__BIE CYREG_PRT1_BIE
#define Sensor1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Sensor1__BYP CYREG_PRT1_BYP
#define Sensor1__CTL CYREG_PRT1_CTL
#define Sensor1__DM0 CYREG_PRT1_DM0
#define Sensor1__DM1 CYREG_PRT1_DM1
#define Sensor1__DM2 CYREG_PRT1_DM2
#define Sensor1__DR CYREG_PRT1_DR
#define Sensor1__INP_DIS CYREG_PRT1_INP_DIS
#define Sensor1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Sensor1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Sensor1__LCD_EN CYREG_PRT1_LCD_EN
#define Sensor1__MASK 0x04u
#define Sensor1__PORT 1u
#define Sensor1__PRT CYREG_PRT1_PRT
#define Sensor1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Sensor1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Sensor1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Sensor1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Sensor1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Sensor1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Sensor1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Sensor1__PS CYREG_PRT1_PS
#define Sensor1__SHIFT 2u
#define Sensor1__SLW CYREG_PRT1_SLW

/* Sensor2 */
#define Sensor2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Sensor2__0__MASK 0x10u
#define Sensor2__0__PC CYREG_PRT1_PC4
#define Sensor2__0__PORT 1u
#define Sensor2__0__SHIFT 4u
#define Sensor2__AG CYREG_PRT1_AG
#define Sensor2__AMUX CYREG_PRT1_AMUX
#define Sensor2__BIE CYREG_PRT1_BIE
#define Sensor2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Sensor2__BYP CYREG_PRT1_BYP
#define Sensor2__CTL CYREG_PRT1_CTL
#define Sensor2__DM0 CYREG_PRT1_DM0
#define Sensor2__DM1 CYREG_PRT1_DM1
#define Sensor2__DM2 CYREG_PRT1_DM2
#define Sensor2__DR CYREG_PRT1_DR
#define Sensor2__INP_DIS CYREG_PRT1_INP_DIS
#define Sensor2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Sensor2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Sensor2__LCD_EN CYREG_PRT1_LCD_EN
#define Sensor2__MASK 0x10u
#define Sensor2__PORT 1u
#define Sensor2__PRT CYREG_PRT1_PRT
#define Sensor2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Sensor2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Sensor2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Sensor2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Sensor2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Sensor2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Sensor2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Sensor2__PS CYREG_PRT1_PS
#define Sensor2__SHIFT 4u
#define Sensor2__SLW CYREG_PRT1_SLW

/* Sensor3 */
#define Sensor3__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Sensor3__0__MASK 0x20u
#define Sensor3__0__PC CYREG_PRT1_PC5
#define Sensor3__0__PORT 1u
#define Sensor3__0__SHIFT 5u
#define Sensor3__AG CYREG_PRT1_AG
#define Sensor3__AMUX CYREG_PRT1_AMUX
#define Sensor3__BIE CYREG_PRT1_BIE
#define Sensor3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Sensor3__BYP CYREG_PRT1_BYP
#define Sensor3__CTL CYREG_PRT1_CTL
#define Sensor3__DM0 CYREG_PRT1_DM0
#define Sensor3__DM1 CYREG_PRT1_DM1
#define Sensor3__DM2 CYREG_PRT1_DM2
#define Sensor3__DR CYREG_PRT1_DR
#define Sensor3__INP_DIS CYREG_PRT1_INP_DIS
#define Sensor3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Sensor3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Sensor3__LCD_EN CYREG_PRT1_LCD_EN
#define Sensor3__MASK 0x20u
#define Sensor3__PORT 1u
#define Sensor3__PRT CYREG_PRT1_PRT
#define Sensor3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Sensor3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Sensor3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Sensor3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Sensor3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Sensor3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Sensor3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Sensor3__PS CYREG_PRT1_PS
#define Sensor3__SHIFT 5u
#define Sensor3__SLW CYREG_PRT1_SLW

/* Sensor4 */
#define Sensor4__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Sensor4__0__MASK 0x40u
#define Sensor4__0__PC CYREG_PRT1_PC6
#define Sensor4__0__PORT 1u
#define Sensor4__0__SHIFT 6u
#define Sensor4__AG CYREG_PRT1_AG
#define Sensor4__AMUX CYREG_PRT1_AMUX
#define Sensor4__BIE CYREG_PRT1_BIE
#define Sensor4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Sensor4__BYP CYREG_PRT1_BYP
#define Sensor4__CTL CYREG_PRT1_CTL
#define Sensor4__DM0 CYREG_PRT1_DM0
#define Sensor4__DM1 CYREG_PRT1_DM1
#define Sensor4__DM2 CYREG_PRT1_DM2
#define Sensor4__DR CYREG_PRT1_DR
#define Sensor4__INP_DIS CYREG_PRT1_INP_DIS
#define Sensor4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Sensor4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Sensor4__LCD_EN CYREG_PRT1_LCD_EN
#define Sensor4__MASK 0x40u
#define Sensor4__PORT 1u
#define Sensor4__PRT CYREG_PRT1_PRT
#define Sensor4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Sensor4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Sensor4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Sensor4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Sensor4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Sensor4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Sensor4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Sensor4__PS CYREG_PRT1_PS
#define Sensor4__SHIFT 6u
#define Sensor4__SLW CYREG_PRT1_SLW

/* Sensor5 */
#define Sensor5__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Sensor5__0__MASK 0x80u
#define Sensor5__0__PC CYREG_PRT1_PC7
#define Sensor5__0__PORT 1u
#define Sensor5__0__SHIFT 7u
#define Sensor5__AG CYREG_PRT1_AG
#define Sensor5__AMUX CYREG_PRT1_AMUX
#define Sensor5__BIE CYREG_PRT1_BIE
#define Sensor5__BIT_MASK CYREG_PRT1_BIT_MASK
#define Sensor5__BYP CYREG_PRT1_BYP
#define Sensor5__CTL CYREG_PRT1_CTL
#define Sensor5__DM0 CYREG_PRT1_DM0
#define Sensor5__DM1 CYREG_PRT1_DM1
#define Sensor5__DM2 CYREG_PRT1_DM2
#define Sensor5__DR CYREG_PRT1_DR
#define Sensor5__INP_DIS CYREG_PRT1_INP_DIS
#define Sensor5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Sensor5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Sensor5__LCD_EN CYREG_PRT1_LCD_EN
#define Sensor5__MASK 0x80u
#define Sensor5__PORT 1u
#define Sensor5__PRT CYREG_PRT1_PRT
#define Sensor5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Sensor5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Sensor5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Sensor5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Sensor5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Sensor5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Sensor5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Sensor5__PS CYREG_PRT1_PS
#define Sensor5__SHIFT 7u
#define Sensor5__SLW CYREG_PRT1_SLW

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC1_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC1_TST

/* SineWave */
#define SineWave__0__INTTYPE CYREG_PICU6_INTTYPE6
#define SineWave__0__MASK 0x40u
#define SineWave__0__PC CYREG_PRT6_PC6
#define SineWave__0__PORT 6u
#define SineWave__0__SHIFT 6u
#define SineWave__AG CYREG_PRT6_AG
#define SineWave__AMUX CYREG_PRT6_AMUX
#define SineWave__BIE CYREG_PRT6_BIE
#define SineWave__BIT_MASK CYREG_PRT6_BIT_MASK
#define SineWave__BYP CYREG_PRT6_BYP
#define SineWave__CTL CYREG_PRT6_CTL
#define SineWave__DM0 CYREG_PRT6_DM0
#define SineWave__DM1 CYREG_PRT6_DM1
#define SineWave__DM2 CYREG_PRT6_DM2
#define SineWave__DR CYREG_PRT6_DR
#define SineWave__INP_DIS CYREG_PRT6_INP_DIS
#define SineWave__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SineWave__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SineWave__LCD_EN CYREG_PRT6_LCD_EN
#define SineWave__MASK 0x40u
#define SineWave__PORT 6u
#define SineWave__PRT CYREG_PRT6_PRT
#define SineWave__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SineWave__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SineWave__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SineWave__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SineWave__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SineWave__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SineWave__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SineWave__PS CYREG_PRT6_PS
#define SineWave__SHIFT 6u
#define SineWave__SLW CYREG_PRT6_SLW

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0u
#define LCD_Char_1_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1u
#define LCD_Char_1_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2u
#define LCD_Char_1_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3u
#define LCD_Char_1_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4u
#define LCD_Char_1_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5u
#define LCD_Char_1_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6u
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0u
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* SensorScan_bScanComp */
#define SensorScan_bScanComp_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SensorScan_bScanComp_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SensorScan_bScanComp_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SensorScan_bScanComp_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SensorScan_bScanComp_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SensorScan_bScanComp_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define SensorScan_bScanComp_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SensorScan_bScanComp_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define SensorScan_bScanComp_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SensorScan_bScanComp_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SensorScan_bScanComp_ChannelCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define SensorScan_bScanComp_ChannelCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define SensorScan_bScanComp_ChannelCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define SensorScan_bScanComp_ChannelCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define SensorScan_bScanComp_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SensorScan_bScanComp_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SensorScan_bScanComp_ChannelCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define SensorScan_bScanComp_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SensorScan_bScanComp_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SensorScan_bScanComp_ChannelCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define SensorScan_bScanComp_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SensorScan_bScanComp_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SensorScan_bScanComp_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SensorScan_bScanComp_ChannelCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define SensorScan_bScanComp_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define SensorScan_bScanComp_ChannelCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define SensorScan_bScanComp_CtrlCnt__0__MASK 0x01u
#define SensorScan_bScanComp_CtrlCnt__0__POS 0
#define SensorScan_bScanComp_CtrlCnt__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SensorScan_bScanComp_CtrlCnt__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SensorScan_bScanComp_CtrlCnt__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SensorScan_bScanComp_CtrlCnt__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SensorScan_bScanComp_CtrlCnt__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SensorScan_bScanComp_CtrlCnt__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define SensorScan_bScanComp_CtrlCnt__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SensorScan_bScanComp_CtrlCnt__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define SensorScan_bScanComp_CtrlCnt__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SensorScan_bScanComp_CtrlCnt__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SensorScan_bScanComp_CtrlCnt__CONTROL_REG CYREG_B1_UDB09_CTL
#define SensorScan_bScanComp_CtrlCnt__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define SensorScan_bScanComp_CtrlCnt__COUNT_REG CYREG_B1_UDB09_CTL
#define SensorScan_bScanComp_CtrlCnt__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define SensorScan_bScanComp_CtrlCnt__MASK 0x01u
#define SensorScan_bScanComp_CtrlCnt__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SensorScan_bScanComp_CtrlCnt__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SensorScan_bScanComp_CtrlCnt__PERIOD_REG CYREG_B1_UDB09_MSK
#define SensorScan_bScanComp_St0_IntReg0__0__MASK 0x01u
#define SensorScan_bScanComp_St0_IntReg0__0__POS 0
#define SensorScan_bScanComp_St0_IntReg0__1__MASK 0x02u
#define SensorScan_bScanComp_St0_IntReg0__1__POS 1
#define SensorScan_bScanComp_St0_IntReg0__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SensorScan_bScanComp_St0_IntReg0__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SensorScan_bScanComp_St0_IntReg0__2__MASK 0x04u
#define SensorScan_bScanComp_St0_IntReg0__2__POS 2
#define SensorScan_bScanComp_St0_IntReg0__3__MASK 0x08u
#define SensorScan_bScanComp_St0_IntReg0__3__POS 3
#define SensorScan_bScanComp_St0_IntReg0__4__MASK 0x10u
#define SensorScan_bScanComp_St0_IntReg0__4__POS 4
#define SensorScan_bScanComp_St0_IntReg0__MASK 0x1Fu
#define SensorScan_bScanComp_St0_IntReg0__MASK_REG CYREG_B0_UDB08_MSK
#define SensorScan_bScanComp_St0_IntReg0__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SensorScan_bScanComp_St0_IntReg0__STATUS_REG CYREG_B0_UDB08_ST
#define SensorScan_bScanComp_St0_OutReg0__0__MASK 0x01u
#define SensorScan_bScanComp_St0_OutReg0__0__POS 0
#define SensorScan_bScanComp_St0_OutReg0__1__MASK 0x02u
#define SensorScan_bScanComp_St0_OutReg0__1__POS 1
#define SensorScan_bScanComp_St0_OutReg0__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SensorScan_bScanComp_St0_OutReg0__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SensorScan_bScanComp_St0_OutReg0__2__MASK 0x04u
#define SensorScan_bScanComp_St0_OutReg0__2__POS 2
#define SensorScan_bScanComp_St0_OutReg0__3__MASK 0x08u
#define SensorScan_bScanComp_St0_OutReg0__3__POS 3
#define SensorScan_bScanComp_St0_OutReg0__4__MASK 0x10u
#define SensorScan_bScanComp_St0_OutReg0__4__POS 4
#define SensorScan_bScanComp_St0_OutReg0__MASK 0x1Fu
#define SensorScan_bScanComp_St0_OutReg0__MASK_REG CYREG_B1_UDB08_MSK
#define SensorScan_bScanComp_St0_OutReg0__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SensorScan_bScanComp_St0_OutReg0__STATUS_REG CYREG_B1_UDB08_ST

/* SensorScan_Clock_int */
#define SensorScan_Clock_int__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SensorScan_Clock_int__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SensorScan_Clock_int__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SensorScan_Clock_int__CFG2_SRC_SEL_MASK 0x07u
#define SensorScan_Clock_int__INDEX 0x02u
#define SensorScan_Clock_int__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SensorScan_Clock_int__PM_ACT_MSK 0x04u
#define SensorScan_Clock_int__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SensorScan_Clock_int__PM_STBY_MSK 0x04u

/* SensorScan_Comp_ctComp */
#define SensorScan_Comp_ctComp__CLK CYREG_CMP1_CLK
#define SensorScan_Comp_ctComp__CMP_MASK 0x02u
#define SensorScan_Comp_ctComp__CMP_NUMBER 1u
#define SensorScan_Comp_ctComp__CR CYREG_CMP1_CR
#define SensorScan_Comp_ctComp__LUT__CR CYREG_LUT1_CR
#define SensorScan_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define SensorScan_Comp_ctComp__LUT__MSK_MASK 0x02u
#define SensorScan_Comp_ctComp__LUT__MSK_SHIFT 1u
#define SensorScan_Comp_ctComp__LUT__MX CYREG_LUT1_MX
#define SensorScan_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define SensorScan_Comp_ctComp__LUT__SR_MASK 0x02u
#define SensorScan_Comp_ctComp__LUT__SR_SHIFT 1u
#define SensorScan_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define SensorScan_Comp_ctComp__PM_ACT_MSK 0x02u
#define SensorScan_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define SensorScan_Comp_ctComp__PM_STBY_MSK 0x02u
#define SensorScan_Comp_ctComp__SW0 CYREG_CMP1_SW0
#define SensorScan_Comp_ctComp__SW2 CYREG_CMP1_SW2
#define SensorScan_Comp_ctComp__SW3 CYREG_CMP1_SW3
#define SensorScan_Comp_ctComp__SW4 CYREG_CMP1_SW4
#define SensorScan_Comp_ctComp__SW6 CYREG_CMP1_SW6
#define SensorScan_Comp_ctComp__TR0 CYREG_CMP1_TR0
#define SensorScan_Comp_ctComp__TR1 CYREG_CMP1_TR1
#define SensorScan_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define SensorScan_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define SensorScan_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define SensorScan_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define SensorScan_Comp_ctComp__WRK CYREG_CMP_WRK
#define SensorScan_Comp_ctComp__WRK_MASK 0x02u
#define SensorScan_Comp_ctComp__WRK_SHIFT 1u

/* SineWaveGen_BuffAmp_ABuf */
#define SineWaveGen_BuffAmp_ABuf__CR CYREG_OPAMP3_CR
#define SineWaveGen_BuffAmp_ABuf__MX CYREG_OPAMP3_MX
#define SineWaveGen_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define SineWaveGen_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define SineWaveGen_BuffAmp_ABuf__PM_ACT_MSK 0x08u
#define SineWaveGen_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define SineWaveGen_BuffAmp_ABuf__PM_STBY_MSK 0x08u
#define SineWaveGen_BuffAmp_ABuf__RSVD CYREG_OPAMP3_RSVD
#define SineWaveGen_BuffAmp_ABuf__SW CYREG_OPAMP3_SW
#define SineWaveGen_BuffAmp_ABuf__TR0 CYREG_OPAMP3_TR0
#define SineWaveGen_BuffAmp_ABuf__TR1 CYREG_OPAMP3_TR1

/* SineWaveGen_VDAC8_viDAC8 */
#define SineWaveGen_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define SineWaveGen_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define SineWaveGen_VDAC8_viDAC8__D CYREG_DAC3_D
#define SineWaveGen_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define SineWaveGen_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define SineWaveGen_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define SineWaveGen_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define SineWaveGen_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define SineWaveGen_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define SineWaveGen_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define SineWaveGen_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define SineWaveGen_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define SineWaveGen_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define SineWaveGen_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define SineWaveGen_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define SineWaveGen_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define SineWaveGen_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define SineWaveGen_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define SineWaveGen_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define SineWaveGen_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define SineWaveGen_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define SineWaveGen_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* SineWaveGen_Wave1_DMA */
#define SineWaveGen_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define SineWaveGen_Wave1_DMA__DRQ_NUMBER 0u
#define SineWaveGen_Wave1_DMA__NUMBEROF_TDS 0u
#define SineWaveGen_Wave1_DMA__PRIORITY 2u
#define SineWaveGen_Wave1_DMA__TERMIN_EN 0u
#define SineWaveGen_Wave1_DMA__TERMIN_SEL 0u
#define SineWaveGen_Wave1_DMA__TERMOUT0_EN 0u
#define SineWaveGen_Wave1_DMA__TERMOUT0_SEL 0u
#define SineWaveGen_Wave1_DMA__TERMOUT1_EN 0u
#define SineWaveGen_Wave1_DMA__TERMOUT1_SEL 0u

/* SineWaveGen_Wave2_DMA */
#define SineWaveGen_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define SineWaveGen_Wave2_DMA__DRQ_NUMBER 1u
#define SineWaveGen_Wave2_DMA__NUMBEROF_TDS 0u
#define SineWaveGen_Wave2_DMA__PRIORITY 2u
#define SineWaveGen_Wave2_DMA__TERMIN_EN 0u
#define SineWaveGen_Wave2_DMA__TERMIN_SEL 0u
#define SineWaveGen_Wave2_DMA__TERMOUT0_EN 0u
#define SineWaveGen_Wave2_DMA__TERMOUT0_SEL 0u
#define SineWaveGen_Wave2_DMA__TERMOUT1_EN 0u
#define SineWaveGen_Wave2_DMA__TERMOUT1_SEL 0u

/* SensorValue1 */
#define SensorValue1__0__INTTYPE CYREG_PICU5_INTTYPE1
#define SensorValue1__0__MASK 0x02u
#define SensorValue1__0__PC CYREG_PRT5_PC1
#define SensorValue1__0__PORT 5u
#define SensorValue1__0__SHIFT 1u
#define SensorValue1__AG CYREG_PRT5_AG
#define SensorValue1__AMUX CYREG_PRT5_AMUX
#define SensorValue1__BIE CYREG_PRT5_BIE
#define SensorValue1__BIT_MASK CYREG_PRT5_BIT_MASK
#define SensorValue1__BYP CYREG_PRT5_BYP
#define SensorValue1__CTL CYREG_PRT5_CTL
#define SensorValue1__DM0 CYREG_PRT5_DM0
#define SensorValue1__DM1 CYREG_PRT5_DM1
#define SensorValue1__DM2 CYREG_PRT5_DM2
#define SensorValue1__DR CYREG_PRT5_DR
#define SensorValue1__INP_DIS CYREG_PRT5_INP_DIS
#define SensorValue1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SensorValue1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SensorValue1__LCD_EN CYREG_PRT5_LCD_EN
#define SensorValue1__MASK 0x02u
#define SensorValue1__PORT 5u
#define SensorValue1__PRT CYREG_PRT5_PRT
#define SensorValue1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SensorValue1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SensorValue1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SensorValue1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SensorValue1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SensorValue1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SensorValue1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SensorValue1__PS CYREG_PRT5_PS
#define SensorValue1__SHIFT 1u
#define SensorValue1__SLW CYREG_PRT5_SLW

/* SensorValue2 */
#define SensorValue2__0__INTTYPE CYREG_PICU5_INTTYPE2
#define SensorValue2__0__MASK 0x04u
#define SensorValue2__0__PC CYREG_PRT5_PC2
#define SensorValue2__0__PORT 5u
#define SensorValue2__0__SHIFT 2u
#define SensorValue2__AG CYREG_PRT5_AG
#define SensorValue2__AMUX CYREG_PRT5_AMUX
#define SensorValue2__BIE CYREG_PRT5_BIE
#define SensorValue2__BIT_MASK CYREG_PRT5_BIT_MASK
#define SensorValue2__BYP CYREG_PRT5_BYP
#define SensorValue2__CTL CYREG_PRT5_CTL
#define SensorValue2__DM0 CYREG_PRT5_DM0
#define SensorValue2__DM1 CYREG_PRT5_DM1
#define SensorValue2__DM2 CYREG_PRT5_DM2
#define SensorValue2__DR CYREG_PRT5_DR
#define SensorValue2__INP_DIS CYREG_PRT5_INP_DIS
#define SensorValue2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SensorValue2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SensorValue2__LCD_EN CYREG_PRT5_LCD_EN
#define SensorValue2__MASK 0x04u
#define SensorValue2__PORT 5u
#define SensorValue2__PRT CYREG_PRT5_PRT
#define SensorValue2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SensorValue2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SensorValue2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SensorValue2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SensorValue2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SensorValue2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SensorValue2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SensorValue2__PS CYREG_PRT5_PS
#define SensorValue2__SHIFT 2u
#define SensorValue2__SLW CYREG_PRT5_SLW

/* SensorValue3 */
#define SensorValue3__0__INTTYPE CYREG_PICU5_INTTYPE3
#define SensorValue3__0__MASK 0x08u
#define SensorValue3__0__PC CYREG_PRT5_PC3
#define SensorValue3__0__PORT 5u
#define SensorValue3__0__SHIFT 3u
#define SensorValue3__AG CYREG_PRT5_AG
#define SensorValue3__AMUX CYREG_PRT5_AMUX
#define SensorValue3__BIE CYREG_PRT5_BIE
#define SensorValue3__BIT_MASK CYREG_PRT5_BIT_MASK
#define SensorValue3__BYP CYREG_PRT5_BYP
#define SensorValue3__CTL CYREG_PRT5_CTL
#define SensorValue3__DM0 CYREG_PRT5_DM0
#define SensorValue3__DM1 CYREG_PRT5_DM1
#define SensorValue3__DM2 CYREG_PRT5_DM2
#define SensorValue3__DR CYREG_PRT5_DR
#define SensorValue3__INP_DIS CYREG_PRT5_INP_DIS
#define SensorValue3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SensorValue3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SensorValue3__LCD_EN CYREG_PRT5_LCD_EN
#define SensorValue3__MASK 0x08u
#define SensorValue3__PORT 5u
#define SensorValue3__PRT CYREG_PRT5_PRT
#define SensorValue3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SensorValue3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SensorValue3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SensorValue3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SensorValue3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SensorValue3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SensorValue3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SensorValue3__PS CYREG_PRT5_PS
#define SensorValue3__SHIFT 3u
#define SensorValue3__SLW CYREG_PRT5_SLW

/* SensorValue4 */
#define SensorValue4__0__INTTYPE CYREG_PICU5_INTTYPE4
#define SensorValue4__0__MASK 0x10u
#define SensorValue4__0__PC CYREG_PRT5_PC4
#define SensorValue4__0__PORT 5u
#define SensorValue4__0__SHIFT 4u
#define SensorValue4__AG CYREG_PRT5_AG
#define SensorValue4__AMUX CYREG_PRT5_AMUX
#define SensorValue4__BIE CYREG_PRT5_BIE
#define SensorValue4__BIT_MASK CYREG_PRT5_BIT_MASK
#define SensorValue4__BYP CYREG_PRT5_BYP
#define SensorValue4__CTL CYREG_PRT5_CTL
#define SensorValue4__DM0 CYREG_PRT5_DM0
#define SensorValue4__DM1 CYREG_PRT5_DM1
#define SensorValue4__DM2 CYREG_PRT5_DM2
#define SensorValue4__DR CYREG_PRT5_DR
#define SensorValue4__INP_DIS CYREG_PRT5_INP_DIS
#define SensorValue4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SensorValue4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SensorValue4__LCD_EN CYREG_PRT5_LCD_EN
#define SensorValue4__MASK 0x10u
#define SensorValue4__PORT 5u
#define SensorValue4__PRT CYREG_PRT5_PRT
#define SensorValue4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SensorValue4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SensorValue4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SensorValue4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SensorValue4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SensorValue4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SensorValue4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SensorValue4__PS CYREG_PRT5_PS
#define SensorValue4__SHIFT 4u
#define SensorValue4__SLW CYREG_PRT5_SLW

/* SensorValue5 */
#define SensorValue5__0__INTTYPE CYREG_PICU5_INTTYPE5
#define SensorValue5__0__MASK 0x20u
#define SensorValue5__0__PC CYREG_PRT5_PC5
#define SensorValue5__0__PORT 5u
#define SensorValue5__0__SHIFT 5u
#define SensorValue5__AG CYREG_PRT5_AG
#define SensorValue5__AMUX CYREG_PRT5_AMUX
#define SensorValue5__BIE CYREG_PRT5_BIE
#define SensorValue5__BIT_MASK CYREG_PRT5_BIT_MASK
#define SensorValue5__BYP CYREG_PRT5_BYP
#define SensorValue5__CTL CYREG_PRT5_CTL
#define SensorValue5__DM0 CYREG_PRT5_DM0
#define SensorValue5__DM1 CYREG_PRT5_DM1
#define SensorValue5__DM2 CYREG_PRT5_DM2
#define SensorValue5__DR CYREG_PRT5_DR
#define SensorValue5__INP_DIS CYREG_PRT5_INP_DIS
#define SensorValue5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SensorValue5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SensorValue5__LCD_EN CYREG_PRT5_LCD_EN
#define SensorValue5__MASK 0x20u
#define SensorValue5__PORT 5u
#define SensorValue5__PRT CYREG_PRT5_PRT
#define SensorValue5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SensorValue5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SensorValue5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SensorValue5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SensorValue5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SensorValue5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SensorValue5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SensorValue5__PS CYREG_PRT5_PS
#define SensorValue5__SHIFT 5u
#define SensorValue5__SLW CYREG_PRT5_SLW

/* Song1Trigger */
#define Song1Trigger__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Song1Trigger__0__MASK 0x02u
#define Song1Trigger__0__PC CYREG_PRT0_PC1
#define Song1Trigger__0__PORT 0u
#define Song1Trigger__0__SHIFT 1u
#define Song1Trigger__AG CYREG_PRT0_AG
#define Song1Trigger__AMUX CYREG_PRT0_AMUX
#define Song1Trigger__BIE CYREG_PRT0_BIE
#define Song1Trigger__BIT_MASK CYREG_PRT0_BIT_MASK
#define Song1Trigger__BYP CYREG_PRT0_BYP
#define Song1Trigger__CTL CYREG_PRT0_CTL
#define Song1Trigger__DM0 CYREG_PRT0_DM0
#define Song1Trigger__DM1 CYREG_PRT0_DM1
#define Song1Trigger__DM2 CYREG_PRT0_DM2
#define Song1Trigger__DR CYREG_PRT0_DR
#define Song1Trigger__INP_DIS CYREG_PRT0_INP_DIS
#define Song1Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Song1Trigger__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Song1Trigger__LCD_EN CYREG_PRT0_LCD_EN
#define Song1Trigger__MASK 0x02u
#define Song1Trigger__PORT 0u
#define Song1Trigger__PRT CYREG_PRT0_PRT
#define Song1Trigger__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Song1Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Song1Trigger__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Song1Trigger__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Song1Trigger__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Song1Trigger__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Song1Trigger__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Song1Trigger__PS CYREG_PRT0_PS
#define Song1Trigger__SHIFT 1u
#define Song1Trigger__SLW CYREG_PRT0_SLW

/* Song2Trigger */
#define Song2Trigger__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Song2Trigger__0__MASK 0x04u
#define Song2Trigger__0__PC CYREG_PRT0_PC2
#define Song2Trigger__0__PORT 0u
#define Song2Trigger__0__SHIFT 2u
#define Song2Trigger__AG CYREG_PRT0_AG
#define Song2Trigger__AMUX CYREG_PRT0_AMUX
#define Song2Trigger__BIE CYREG_PRT0_BIE
#define Song2Trigger__BIT_MASK CYREG_PRT0_BIT_MASK
#define Song2Trigger__BYP CYREG_PRT0_BYP
#define Song2Trigger__CTL CYREG_PRT0_CTL
#define Song2Trigger__DM0 CYREG_PRT0_DM0
#define Song2Trigger__DM1 CYREG_PRT0_DM1
#define Song2Trigger__DM2 CYREG_PRT0_DM2
#define Song2Trigger__DR CYREG_PRT0_DR
#define Song2Trigger__INP_DIS CYREG_PRT0_INP_DIS
#define Song2Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Song2Trigger__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Song2Trigger__LCD_EN CYREG_PRT0_LCD_EN
#define Song2Trigger__MASK 0x04u
#define Song2Trigger__PORT 0u
#define Song2Trigger__PRT CYREG_PRT0_PRT
#define Song2Trigger__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Song2Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Song2Trigger__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Song2Trigger__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Song2Trigger__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Song2Trigger__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Song2Trigger__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Song2Trigger__PS CYREG_PRT0_PS
#define Song2Trigger__SHIFT 2u
#define Song2Trigger__SLW CYREG_PRT0_SLW

/* Song3Trigger */
#define Song3Trigger__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Song3Trigger__0__MASK 0x08u
#define Song3Trigger__0__PC CYREG_PRT0_PC3
#define Song3Trigger__0__PORT 0u
#define Song3Trigger__0__SHIFT 3u
#define Song3Trigger__AG CYREG_PRT0_AG
#define Song3Trigger__AMUX CYREG_PRT0_AMUX
#define Song3Trigger__BIE CYREG_PRT0_BIE
#define Song3Trigger__BIT_MASK CYREG_PRT0_BIT_MASK
#define Song3Trigger__BYP CYREG_PRT0_BYP
#define Song3Trigger__CTL CYREG_PRT0_CTL
#define Song3Trigger__DM0 CYREG_PRT0_DM0
#define Song3Trigger__DM1 CYREG_PRT0_DM1
#define Song3Trigger__DM2 CYREG_PRT0_DM2
#define Song3Trigger__DR CYREG_PRT0_DR
#define Song3Trigger__INP_DIS CYREG_PRT0_INP_DIS
#define Song3Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Song3Trigger__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Song3Trigger__LCD_EN CYREG_PRT0_LCD_EN
#define Song3Trigger__MASK 0x08u
#define Song3Trigger__PORT 0u
#define Song3Trigger__PRT CYREG_PRT0_PRT
#define Song3Trigger__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Song3Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Song3Trigger__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Song3Trigger__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Song3Trigger__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Song3Trigger__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Song3Trigger__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Song3Trigger__PS CYREG_PRT0_PS
#define Song3Trigger__SHIFT 3u
#define Song3Trigger__SLW CYREG_PRT0_SLW

/* Song4Trigger */
#define Song4Trigger__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Song4Trigger__0__MASK 0x10u
#define Song4Trigger__0__PC CYREG_PRT0_PC4
#define Song4Trigger__0__PORT 0u
#define Song4Trigger__0__SHIFT 4u
#define Song4Trigger__AG CYREG_PRT0_AG
#define Song4Trigger__AMUX CYREG_PRT0_AMUX
#define Song4Trigger__BIE CYREG_PRT0_BIE
#define Song4Trigger__BIT_MASK CYREG_PRT0_BIT_MASK
#define Song4Trigger__BYP CYREG_PRT0_BYP
#define Song4Trigger__CTL CYREG_PRT0_CTL
#define Song4Trigger__DM0 CYREG_PRT0_DM0
#define Song4Trigger__DM1 CYREG_PRT0_DM1
#define Song4Trigger__DM2 CYREG_PRT0_DM2
#define Song4Trigger__DR CYREG_PRT0_DR
#define Song4Trigger__INP_DIS CYREG_PRT0_INP_DIS
#define Song4Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Song4Trigger__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Song4Trigger__LCD_EN CYREG_PRT0_LCD_EN
#define Song4Trigger__MASK 0x10u
#define Song4Trigger__PORT 0u
#define Song4Trigger__PRT CYREG_PRT0_PRT
#define Song4Trigger__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Song4Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Song4Trigger__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Song4Trigger__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Song4Trigger__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Song4Trigger__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Song4Trigger__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Song4Trigger__PS CYREG_PRT0_PS
#define Song4Trigger__SHIFT 4u
#define Song4Trigger__SLW CYREG_PRT0_SLW

/* SineWaveClock */
#define SineWaveClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SineWaveClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SineWaveClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SineWaveClock__CFG2_SRC_SEL_MASK 0x07u
#define SineWaveClock__INDEX 0x01u
#define SineWaveClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SineWaveClock__PM_ACT_MSK 0x02u
#define SineWaveClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SineWaveClock__PM_STBY_MSK 0x02u

/* Sensor_Interrupt */
#define Sensor_Interrupt__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Sensor_Interrupt__0__MASK 0x01u
#define Sensor_Interrupt__0__PC CYREG_PRT0_PC0
#define Sensor_Interrupt__0__PORT 0u
#define Sensor_Interrupt__0__SHIFT 0u
#define Sensor_Interrupt__AG CYREG_PRT0_AG
#define Sensor_Interrupt__AMUX CYREG_PRT0_AMUX
#define Sensor_Interrupt__BIE CYREG_PRT0_BIE
#define Sensor_Interrupt__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sensor_Interrupt__BYP CYREG_PRT0_BYP
#define Sensor_Interrupt__CTL CYREG_PRT0_CTL
#define Sensor_Interrupt__DM0 CYREG_PRT0_DM0
#define Sensor_Interrupt__DM1 CYREG_PRT0_DM1
#define Sensor_Interrupt__DM2 CYREG_PRT0_DM2
#define Sensor_Interrupt__DR CYREG_PRT0_DR
#define Sensor_Interrupt__INP_DIS CYREG_PRT0_INP_DIS
#define Sensor_Interrupt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sensor_Interrupt__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sensor_Interrupt__LCD_EN CYREG_PRT0_LCD_EN
#define Sensor_Interrupt__MASK 0x01u
#define Sensor_Interrupt__PORT 0u
#define Sensor_Interrupt__PRT CYREG_PRT0_PRT
#define Sensor_Interrupt__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sensor_Interrupt__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sensor_Interrupt__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sensor_Interrupt__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sensor_Interrupt__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sensor_Interrupt__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sensor_Interrupt__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sensor_Interrupt__PS CYREG_PRT0_PS
#define Sensor_Interrupt__SHIFT 0u
#define Sensor_Interrupt__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "External_LCD_Display"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
