<profile>

<section name = "Vitis HLS Report for 'read_data'" level="0">
<item name = "Date">Tue Mar  7 18:09:15 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution6 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.013 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln87_1_fu_233_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln87_fu_245_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln89_fu_294_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_condition_176">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln87_fu_227_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln89_fu_251_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln87_1_fu_265_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln87_fu_257_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_r_load">9, 2, 4, 8</column>
<column name="c_fu_72">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_80">9, 2, 7, 14</column>
<column name="r_fu_76">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_fu_72">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_80">7, 0, 7, 0</column>
<column name="r_fu_76">4, 0, 4, 0</column>
<column name="select_ln87_1_reg_350">4, 0, 4, 0</column>
<column name="trunc_ln90_reg_355">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="buf_0_address0">out, 3, ap_memory, buf_0, array</column>
<column name="buf_0_ce0">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_we0">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_d0">out, 16, ap_memory, buf_0, array</column>
<column name="buf_1_address0">out, 3, ap_memory, buf_1, array</column>
<column name="buf_1_ce0">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_we0">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_d0">out, 16, ap_memory, buf_1, array</column>
<column name="buf_2_address0">out, 3, ap_memory, buf_2, array</column>
<column name="buf_2_ce0">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_we0">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_d0">out, 16, ap_memory, buf_2, array</column>
<column name="buf_3_address0">out, 3, ap_memory, buf_3, array</column>
<column name="buf_3_ce0">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_we0">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_d0">out, 16, ap_memory, buf_3, array</column>
<column name="buf_4_address0">out, 3, ap_memory, buf_4, array</column>
<column name="buf_4_ce0">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_we0">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_d0">out, 16, ap_memory, buf_4, array</column>
<column name="buf_5_address0">out, 3, ap_memory, buf_5, array</column>
<column name="buf_5_ce0">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_we0">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_d0">out, 16, ap_memory, buf_5, array</column>
<column name="buf_6_address0">out, 3, ap_memory, buf_6, array</column>
<column name="buf_6_ce0">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_we0">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_d0">out, 16, ap_memory, buf_6, array</column>
<column name="buf_7_address0">out, 3, ap_memory, buf_7, array</column>
<column name="buf_7_ce0">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_we0">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_d0">out, 16, ap_memory, buf_7, array</column>
</table>
</item>
</section>
</profile>
