{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544419983397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544419983404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 14:33:03 2018 " "Processing started: Mon Dec 10 14:33:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544419983404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419983404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmartClock -c SmartClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off SmartClock -c SmartClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419983404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544419983724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "smartclock.vhd 2 1 " "Using design file smartclock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmartClock-bigpicture " "Found design unit 1: SmartClock-bigpicture" {  } { { "smartclock.vhd" "" { Text "D:/vhdlProjects/SmartClock/smartclock.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993797 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmartClock " "Found entity 1: SmartClock" {  } { { "smartclock.vhd" "" { Text "D:/vhdlProjects/SmartClock/smartclock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SmartClock " "Elaborating entity \"SmartClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544419993801 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.vhd 2 1 " "Using design file clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-port_clock " "Found design unit 1: Clock-port_clock" {  } { { "clock.vhd" "" { Text "D:/vhdlProjects/SmartClock/clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993815 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/vhdlProjects/SmartClock/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:count_clk " "Elaborating entity \"clock\" for hierarchy \"clock:count_clk\"" {  } { { "SmartClock.vhd" "count_clk" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_watch.vhd 2 1 " "Using design file d_watch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_Watch-c_Clock " "Found design unit 1: d_Watch-c_Clock" {  } { { "d_watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_watch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993831 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_Watch " "Found entity 1: d_Watch" {  } { { "d_watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_watch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_Watch clock:count_clk\|d_Watch:stw " "Elaborating entity \"d_Watch\" for hierarchy \"clock:count_clk\|d_Watch:stw\"" {  } { { "clock.vhd" "stw" { Text "D:/vhdlProjects/SmartClock/clock.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_7seg.vhd 2 1 " "Using design file d_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_7SEG-D_7SEG " "Found design unit 1: D_7SEG-D_7SEG" {  } { { "d_7seg.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993846 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_7SEG " "Found entity 1: D_7SEG" {  } { { "d_7seg.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_7SEG clock:count_clk\|D_7SEG:seg " "Elaborating entity \"D_7SEG\" for hierarchy \"clock:count_clk\|D_7SEG:seg\"" {  } { { "clock.vhd" "seg" { Text "D:/vhdlProjects/SmartClock/clock.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_50m_100k.vhd 2 1 " "Using design file clk_50m_100k.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_50m_100k-Behavioral " "Found design unit 1: clk_50m_100k-Behavioral" {  } { { "clk_50m_100k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_100k.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993859 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_50m_100k " "Found entity 1: clk_50m_100k" {  } { { "clk_50m_100k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_100k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50m_100k clk_50m_100k:covert_50m_100k " "Elaborating entity \"clk_50m_100k\" for hierarchy \"clk_50m_100k:covert_50m_100k\"" {  } { { "SmartClock.vhd" "covert_50m_100k" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993859 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "count clk_50m_100k.vhd(20) " "VHDL Variable Declaration warning at clk_50m_100k.vhd(20): used initial value expression for variable \"count\" because variable was never assigned a value" {  } { { "clk_50m_100k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_100k.vhd" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1544419993864 "|SmartClock|clk_50m_100k:covert_50m_100k"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_50m_1k.vhd 2 1 " "Using design file clk_50m_1k.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_50m_1k-Behavioral " "Found design unit 1: clk_50m_1k-Behavioral" {  } { { "clk_50m_1k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_1k.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993872 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_50m_1k " "Found entity 1: clk_50m_1k" {  } { { "clk_50m_1k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_1k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50m_1k clk_50m_1k:covert_50m_1k " "Elaborating entity \"clk_50m_1k\" for hierarchy \"clk_50m_1k:covert_50m_1k\"" {  } { { "SmartClock.vhd" "covert_50m_1k" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993872 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "count clk_50m_1k.vhd(20) " "VHDL Variable Declaration warning at clk_50m_1k.vhd(20): used initial value expression for variable \"count\" because variable was never assigned a value" {  } { { "clk_50m_1k.vhd" "" { Text "D:/vhdlProjects/SmartClock/clk_50m_1k.vhd" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1544419993878 "|SmartClock|clk_50m_1k:covert_50m_1k"}
{ "Warning" "WSGN_SEARCH_FILE" "alarm.vhd 2 1 " "Using design file alarm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-Behaviora1l " "Found design unit 1: alarm-Behaviora1l" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993889 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:compare_time " "Elaborating entity \"alarm\" for hierarchy \"alarm:compare_time\"" {  } { { "SmartClock.vhd" "compare_time" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_uart_alarmTime alarm.vhd(25) " "VHDL Process Statement warning at alarm.vhd(25): signal \"from_uart_alarmTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544419993895 "|SmartClock|alarm:compare_time"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pre_alarmTime alarm.vhd(37) " "VHDL Process Statement warning at alarm.vhd(37): inferring latch(es) for signal or variable \"pre_alarmTime\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544419993895 "|SmartClock|alarm:compare_time"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "toggle alarm.vhd(37) " "VHDL Process Statement warning at alarm.vhd(37): inferring latch(es) for signal or variable \"toggle\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544419993895 "|SmartClock|alarm:compare_time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_uart_alarmTime alarm.vhd(56) " "VHDL Process Statement warning at alarm.vhd(56): signal \"from_uart_alarmTime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544419993895 "|SmartClock|alarm:compare_time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_uart_msg alarm.vhd(57) " "VHDL Process Statement warning at alarm.vhd(57): signal \"from_uart_msg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle alarm.vhd(37) " "Inferred latch for \"toggle\" at alarm.vhd(37)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[0\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[0\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[1\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[1\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[2\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[2\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[3\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[3\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[4\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[4\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[5\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[5\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[6\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[6\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[7\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[7\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[8\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[8\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[9\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[9\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[10\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[10\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[11\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[11\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[12\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[12\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[13\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[13\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[14\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[14\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[15\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[15\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[16\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[16\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[17\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[17\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[18\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[18\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[19\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[19\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[20\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[20\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[21\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[21\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[22\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[22\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmChange_check:pre_alarmTime\[23\] alarm.vhd(41) " "Inferred latch for \"AlarmChange_check:pre_alarmTime\[23\]\" at alarm.vhd(41)" {  } { { "alarm.vhd" "" { Text "D:/vhdlProjects/SmartClock/alarm.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993896 "|SmartClock|alarm:compare_time"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display.vhd 2 1 " "Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-sample " "Found design unit 1: lcd_display-sample" {  } { { "lcd_display.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993906 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "lcd_display.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:display " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:display\"" {  } { { "SmartClock.vhd" "display" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msg lcd_display.vhd(174) " "VHDL Process Statement warning at lcd_display.vhd(174): signal \"msg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_display.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544419993913 "|SmartClock|lcd_display:display"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "msg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"msg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544419993913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.vhd 2 1 " "Using design file lcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-sample " "Found design unit 1: lcd-sample" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993923 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd_display:display\|lcd:lcd_control " "Elaborating entity \"lcd\" for hierarchy \"lcd_display:display\|lcd:lcd_control\"" {  } { { "lcd_display.vhd" "lcd_control" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993927 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address lcd.vhd(33) " "VHDL Process Statement warning at lcd.vhd(33): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544419993931 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr lcd.vhd(29) " "VHDL Process Statement warning at lcd.vhd(29): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544419993931 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] lcd.vhd(29) " "Inferred latch for \"addr\[0\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993931 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] lcd.vhd(29) " "Inferred latch for \"addr\[1\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993931 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] lcd.vhd(29) " "Inferred latch for \"addr\[2\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993931 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] lcd.vhd(29) " "Inferred latch for \"addr\[3\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993932 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] lcd.vhd(29) " "Inferred latch for \"addr\[4\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993932 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] lcd.vhd(29) " "Inferred latch for \"addr\[5\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993932 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] lcd.vhd(29) " "Inferred latch for \"addr\[6\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993932 "|SmartClock|lcd_display:display|lcd:lcd_control"}
{ "Warning" "WSGN_SEARCH_FILE" "piezo.vhd 2 1 " "Using design file piezo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piezo-sample " "Found design unit 1: piezo-sample" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993945 ""} { "Info" "ISGN_ENTITY_NAME" "1 piezo " "Found entity 1: piezo" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piezo piezo:shout_bell " "Elaborating entity \"piezo\" for hierarchy \"piezo:shout_bell\"" {  } { { "SmartClock.vhd" "shout_bell" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993945 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "freq piezo.vhd(29) " "VHDL Process Statement warning at piezo.vhd(29): inferring latch(es) for signal or variable \"freq\", which holds its previous value in one or more paths through the process" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pre_decision piezo.vhd(29) " "VHDL Process Statement warning at piezo.vhd(29): inferring latch(es) for signal or variable \"pre_decision\", which holds its previous value in one or more paths through the process" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[0\] piezo.vhd(29) " "Inferred latch for \"freq\[0\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[1\] piezo.vhd(29) " "Inferred latch for \"freq\[1\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[2\] piezo.vhd(29) " "Inferred latch for \"freq\[2\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[3\] piezo.vhd(29) " "Inferred latch for \"freq\[3\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[4\] piezo.vhd(29) " "Inferred latch for \"freq\[4\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[5\] piezo.vhd(29) " "Inferred latch for \"freq\[5\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[6\] piezo.vhd(29) " "Inferred latch for \"freq\[6\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[7\] piezo.vhd(29) " "Inferred latch for \"freq\[7\]\" at piezo.vhd(29)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_decision piezo.vhd(32) " "Inferred latch for \"pre_decision\" at piezo.vhd(32)" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419993949 "|SmartClock|piezo:shout_bell"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_test.vhd 2 1 " "Using design file uart_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_test-sample " "Found design unit 1: uart_test-sample" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993959 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_test uart_test:bluetooth_uart " "Elaborating entity \"uart_test\" for hierarchy \"uart_test:bluetooth_uart\"" {  } { { "SmartClock.vhd" "bluetooth_uart" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993961 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart_data_in uart_test.vhd(53) " "VHDL Signal Declaration warning at uart_test.vhd(53): used implicit default value for signal \"uart_data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544419993970 "|SmartClock|uart_test:bluetooth_uart"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart_data_in_stb uart_test.vhd(55) " "VHDL Signal Declaration warning at uart_test.vhd(55): used implicit default value for signal \"uart_data_in_stb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544419993970 "|SmartClock|uart_test:bluetooth_uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_data_in_ack uart_test.vhd(56) " "Verilog HDL or VHDL warning at uart_test.vhd(56): object \"uart_data_in_ack\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544419993970 "|SmartClock|uart_test:bluetooth_uart"}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993980 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419993980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544419993980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART uart_test:bluetooth_uart\|UART:UART_inst " "Elaborating entity \"UART\" for hierarchy \"uart_test:bluetooth_uart\|UART:UART_inst\"" {  } { { "uart_test.vhd" "UART_inst" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419993980 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:count_clk\|d_Watch:stw\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:count_clk\|d_Watch:stw\|Div0\"" {  } { { "d_Watch.vhd" "Div0" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544419995210 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:count_clk\|d_Watch:stw\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:count_clk\|d_Watch:stw\|Div1\"" {  } { { "d_Watch.vhd" "Div1" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544419995210 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:count_clk\|d_Watch:stw\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:count_clk\|d_Watch:stw\|Div2\"" {  } { { "d_Watch.vhd" "Div2" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544419995210 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544419995210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:count_clk\|d_Watch:stw\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"clock:count_clk\|d_Watch:stw\|lpm_divide:Div0\"" {  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419995250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:count_clk\|d_Watch:stw\|lpm_divide:Div0 " "Instantiated megafunction \"clock:count_clk\|d_Watch:stw\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995250 ""}  } { { "d_Watch.vhd" "" { Text "D:/vhdlProjects/SmartClock/d_Watch.vhd" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544419995250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/vhdlProjects/SmartClock/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419995300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419995300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/vhdlProjects/SmartClock/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419995315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419995315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/vhdlProjects/SmartClock/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544419995333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419995333 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "piezo:shout_bell\|freq\[0\] piezo:shout_bell\|freq\[6\] " "Duplicate LATCH primitive \"piezo:shout_bell\|freq\[0\]\" merged with LATCH primitive \"piezo:shout_bell\|freq\[6\]\"" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995615 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "piezo:shout_bell\|freq\[1\] piezo:shout_bell\|freq\[6\] " "Duplicate LATCH primitive \"piezo:shout_bell\|freq\[1\]\" merged with LATCH primitive \"piezo:shout_bell\|freq\[6\]\"" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995615 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "piezo:shout_bell\|freq\[2\] piezo:shout_bell\|freq\[6\] " "Duplicate LATCH primitive \"piezo:shout_bell\|freq\[2\]\" merged with LATCH primitive \"piezo:shout_bell\|freq\[6\]\"" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995615 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "piezo:shout_bell\|freq\[3\] piezo:shout_bell\|freq\[6\] " "Duplicate LATCH primitive \"piezo:shout_bell\|freq\[3\]\" merged with LATCH primitive \"piezo:shout_bell\|freq\[6\]\"" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995615 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "piezo:shout_bell\|freq\[4\] piezo:shout_bell\|freq\[6\] " "Duplicate LATCH primitive \"piezo:shout_bell\|freq\[4\]\" merged with LATCH primitive \"piezo:shout_bell\|freq\[6\]\"" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1544419995615 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1544419995615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "piezo:shout_bell\|freq\[6\] " "Latch piezo:shout_bell\|freq\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA piezo:shout_bell\|pre_decision " "Ports D and ENA on the latch are fed by the same signal piezo:shout_bell\|pre_decision" {  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995618 ""}  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[0\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[0\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995618 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[1\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[1\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[2\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[2\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[2\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[3\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[3\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[3\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[4\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[4\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[5\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[5\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[5\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[6\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[6\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[6\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[7\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[7\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[8\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[8\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[8\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[9\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[9\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[9\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[10\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[10\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[10\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[11\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[11\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[11\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[12\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[12\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[12\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[13\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[13\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[13\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[14\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[14\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[14\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[15\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[15\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[15\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[16\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[16\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[16\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[17\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[17\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[17\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[18\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[18\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[18\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995619 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[19\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[19\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[19\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995620 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[20\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[20\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[20\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995620 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[21\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[21\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[21\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995620 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[22\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[22\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[22\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995620 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[23\] " "Latch alarm:compare_time\|\\AlarmChange_check:pre_alarmTime\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[23\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[23\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995620 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "piezo:shout_bell\|pre_decision " "Latch piezo:shout_bell\|pre_decision has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_test:bluetooth_uart\|uart_alarmTime\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart\|uart_alarmTime\[0\]" {  } { { "uart_test.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart_test.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544419995620 ""}  } { { "piezo.vhd" "" { Text "D:/vhdlProjects/SmartClock/piezo.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544419995620 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_display.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd_display.vhd" 24 -1 0 } } { "lcd.vhd" "" { Text "D:/vhdlProjects/SmartClock/lcd.vhd" 9 -1 0 } } { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 170 -1 0 } } { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 127 -1 0 } } { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 290 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544419995622 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544419995625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "SmartClock.vhd" "" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544419996526 "|SmartClock|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "SmartClock.vhd" "" { Text "D:/vhdlProjects/SmartClock/SmartClock.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544419996526 "|SmartClock|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544419996526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544419996632 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_test:bluetooth_uart\|UART:UART_inst\|uart_rx_bit High " "Register uart_test:bluetooth_uart\|UART:UART_inst\|uart_rx_bit will power up to High" {  } { { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544419996761 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_test:bluetooth_uart\|UART:UART_inst\|uart_rx_filter\[1\] High " "Register uart_test:bluetooth_uart\|UART:UART_inst\|uart_rx_filter\[1\] will power up to High" {  } { { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 290 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544419996761 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_test:bluetooth_uart\|UART:UART_inst\|uart_rx_filter\[0\] High " "Register uart_test:bluetooth_uart\|UART:UART_inst\|uart_rx_filter\[0\] will power up to High" {  } { { "uart.vhd" "" { Text "D:/vhdlProjects/SmartClock/uart.vhd" 290 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544419996761 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1544419996761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544419998064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544419998281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544419998281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1643 " "Implemented 1643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544419998414 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544419998414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1610 " "Implemented 1610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544419998414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544419998414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544419998448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 14:33:18 2018 " "Processing ended: Mon Dec 10 14:33:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544419998448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544419998448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544419998448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544419998448 ""}
