


| Paper/Repo Name                           | Open Source Code | Open LLM? | Extra HW? | FPGA Used       | Open Toolchain? | Design Style | #Params | Tiny Model? | Reducible? | Proprietary Tools? | Notes        |
|-------------------------------------------+------------------+-----------+-----------+-----------------+-----------------+--------------+---------+-------------+------------+--------------------+--------------|
|                                           | Yes/No (+link)   | Yes/No    | Yes/No    | [e.g., XC7Z020] | Yes/No          | RTL/HLS/etc  | 8M      | Yes/No      | Yes/No     | Yes/No             | [Extra info] |
| TeLLMe (https://arxiv.org/abs/2504.16266) |                  |           |           |                 |                 |              |         |             |            |                    |              |
| https://arxiv.org/abs/2503.16731          |                  |           |           |                 |                 |              |         |             |            |                    |              |
| TerEffic https://arxiv.org/abs/2502.16473 |                  |           |           |                 |                 |              |         |             |            |                    |              |
| MEADOW https://arxiv.org/abs/2503.11663         |                  |           |           |                 |                 |              |         |             |            |                    |              |
