// Seed: 2084505640
module module_0 (
    input wor  id_0,
    input wor  id_1,
    input tri0 id_2,
    input wor  id_3
);
  if (id_0 & (id_1)) assign id_5[1'd0] = -1;
  else assign id_6[""] = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri1 id_2,
    input wor id_3,
    output uwire id_4,
    inout supply0 id_5,
    input uwire id_6,
    output wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    input tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    input wor id_15
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_5
  );
  assign modCall_1.type_8 = 0;
endmodule
