# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-27 13:53+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../arch/loongarch/introduction.rst:5
msgid "Introduction to LoongArch"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:7
msgid ""
"LoongArch is a new RISC ISA, which is a bit like MIPS or RISC-V. There are "
"currently 3 variants: a reduced 32-bit version (LA32R), a standard 32-bit "
"version (LA32S) and a 64-bit version (LA64). There are 4 privilege levels "
"(PLVs) defined in LoongArch: PLV0~PLV3, from high to low. Kernel runs at "
"PLV0 while applications run at PLV3. This document introduces the registers, "
"basic instruction set, virtual memory and some other topics of LoongArch."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:15
msgid "Registers"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:17
msgid ""
"LoongArch registers include general purpose registers (GPRs), floating point "
"registers (FPRs), vector registers (VRs) and control status registers (CSRs) "
"used in privileged mode (PLV0)."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:22
msgid "GPRs"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:24
msgid ""
"LoongArch has 32 GPRs ( ``$r0`` ~ ``$r31`` ); each one is 32-bit wide in "
"LA32 and 64-bit wide in LA64. ``$r0`` is hard-wired to zero, and the other "
"registers are not architecturally special. (Except ``$r1``, which is hard-"
"wired as the link register of the BL instruction.)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:29
msgid ""
"The kernel uses a variant of the LoongArch register convention, as described "
"in the LoongArch ELF psABI spec, in :ref:`References <loongarch-references>`:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:33
#: ../../../arch/loongarch/introduction.rst:65
#: ../../../arch/loongarch/introduction.rst:307
#: ../../../arch/loongarch/introduction.rst:323
msgid "Name"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:33
#: ../../../arch/loongarch/introduction.rst:65
msgid "Alias"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:33
#: ../../../arch/loongarch/introduction.rst:65
msgid "Usage"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:33
#: ../../../arch/loongarch/introduction.rst:65
msgid "Preserved across calls"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:36
msgid "``$r0``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:36
msgid "``$zero``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:36
msgid "Constant zero"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:36
#: ../../../arch/loongarch/introduction.rst:38
#: ../../../arch/loongarch/introduction.rst:43
msgid "Unused"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:37
msgid "``$r1``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:37
msgid "``$ra``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:37
msgid "Return address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:37
#: ../../../arch/loongarch/introduction.rst:40
#: ../../../arch/loongarch/introduction.rst:41
#: ../../../arch/loongarch/introduction.rst:42
#: ../../../arch/loongarch/introduction.rst:68
#: ../../../arch/loongarch/introduction.rst:69
#: ../../../arch/loongarch/introduction.rst:70
msgid "No"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:38
msgid "``$r2``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:38
msgid "``$tp``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:38
msgid "TLS/Thread pointer"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:39
msgid "``$r3``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:39
msgid "``$sp``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:39
msgid "Stack pointer"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:39
#: ../../../arch/loongarch/introduction.rst:44
#: ../../../arch/loongarch/introduction.rst:45
#: ../../../arch/loongarch/introduction.rst:71
msgid "Yes"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:40
msgid "``$r4``-``$r11``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:40
msgid "``$a0``-``$a7``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:40
#: ../../../arch/loongarch/introduction.rst:68
msgid "Argument registers"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:41
msgid "``$r4``-``$r5``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:41
msgid "``$v0``-``$v1``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:41
#: ../../../arch/loongarch/introduction.rst:69
msgid "Return value"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:42
msgid "``$r12``-``$r20``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:42
msgid "``$t0``-``$t8``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:42
#: ../../../arch/loongarch/introduction.rst:70
msgid "Temp registers"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:43
msgid "``$r21``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:43
msgid "``$u0``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:43
msgid "Percpu base address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:44
msgid "``$r22``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:44
msgid "``$fp``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:44
msgid "Frame pointer"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:45
msgid "``$r23``-``$r31``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:45
msgid "``$s0``-``$s8``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:45
#: ../../../arch/loongarch/introduction.rst:71
msgid "Static registers"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:49
msgid ""
"The register ``$r21`` is reserved in the ELF psABI, but used by the Linux "
"kernel for storing the percpu base address. It normally has no ABI name, but "
"is called ``$u0`` in the kernel. You may also see ``$v0`` or ``$v1`` in some "
"old code,however they are deprecated aliases of ``$a0`` and ``$a1`` "
"respectively."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:56
msgid "FPRs"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:58
msgid ""
"LoongArch has 32 FPRs ( ``$f0`` ~ ``$f31`` ) when FPU is present. Each one "
"is 64-bit wide on the LA64 cores."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:61
msgid ""
"The floating-point register convention is the same as described in the "
"LoongArch ELF psABI spec:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:68
msgid "``$f0``-``$f7``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:68
msgid "``$fa0``-``$fa7``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:69
msgid "``$f0``-``$f1``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:69
msgid "``$fv0``-``$fv1``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:70
msgid "``$f8``-``$f23``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:70
msgid "``$ft0``-``$ft15``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:71
msgid "``$f24``-``$f31``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:71
msgid "``$fs0``-``$fs7``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:75
msgid ""
"You may see ``$fv0`` or ``$fv1`` in some old code, however they are "
"deprecated aliases of ``$fa0`` and ``$fa1`` respectively."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:79
msgid "VRs"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:81
msgid "There are currently 2 vector extensions to LoongArch:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:83
msgid "LSX (Loongson SIMD eXtension) with 128-bit vectors,"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:84
msgid "LASX (Loongson Advanced SIMD eXtension) with 256-bit vectors."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:86
msgid ""
"LSX brings ``$v0`` ~ ``$v31`` while LASX brings ``$x0`` ~ ``$x31`` as the "
"vector registers."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:89
msgid ""
"The VRs overlap with FPRs: for example, on a core implementing LSX and LASX, "
"the lower 128 bits of ``$x0`` is shared with ``$v0``, and the lower 64 bits "
"of ``$v0`` is shared with ``$f0``; same with all other VRs."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:94
msgid "CSRs"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:96
msgid "CSRs can only be accessed from privileged mode (PLV0):"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:99
msgid "Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:99
msgid "Full Name"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:99
msgid "Abbrev Name"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:101
msgid "0x0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:101
msgid "Current Mode Information"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:101
msgid "CRMD"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:102
msgid "0x1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:102
msgid "Pre-exception Mode Information"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:102
msgid "PRMD"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:103
msgid "0x2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:103
msgid "Extension Unit Enable"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:103
msgid "EUEN"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:104
msgid "0x3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:104
msgid "Miscellaneous Control"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:104
msgid "MISC"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:105
msgid "0x4"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:105
msgid "Exception Configuration"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:105
msgid "ECFG"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:106
msgid "0x5"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:106
msgid "Exception Status"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:106
msgid "ESTAT"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:107
msgid "0x6"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:107
msgid "Exception Return Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:107
msgid "ERA"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:108
msgid "0x7"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:108
msgid "Bad (Faulting) Virtual Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:108
msgid "BADV"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:109
msgid "0x8"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:109
msgid "Bad (Faulting) Instruction Word"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:109
msgid "BADI"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:110
msgid "0xC"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:110
msgid "Exception Entrypoint Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:110
msgid "EENTRY"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:111
msgid "0x10"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:111
msgid "TLB Index"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:111
msgid "TLBIDX"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:112
msgid "0x11"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:112
msgid "TLB Entry High-order Bits"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:112
#: ../../../arch/loongarch/introduction.rst:151
msgid "TLBEHI"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:113
msgid "0x12"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:113
msgid "TLB Entry Low-order Bits 0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:113
msgid "TLBELO0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:114
msgid "0x13"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:114
msgid "TLB Entry Low-order Bits 1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:114
msgid "TLBELO1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:115
msgid "0x18"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:115
msgid "Address Space Identifier"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:115
msgid "ASID"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:116
msgid "0x19"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:116
msgid "Page Global Directory Address for Lower-half Address Space"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:116
msgid "PGDL"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:118
msgid "0x1A"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:118
msgid "Page Global Directory Address for Higher-half Address Space"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:118
msgid "PGDH"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:120
msgid "0x1B"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:120
msgid "Page Global Directory Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:120
msgid "PGD"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:121
msgid "0x1C"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:121
msgid "Page Walk Control for Lower- half Address Space"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:121
msgid "PWCL"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:123
msgid "0x1D"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:123
msgid "Page Walk Control for Higher- half Address Space"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:123
msgid "PWCH"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:125
msgid "0x1E"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:125
msgid "STLB Page Size"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:125
msgid "STLBPS"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:126
msgid "0x1F"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:126
msgid "Reduced Virtual Address Configuration"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:126
msgid "RVACFG"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:127
msgid "0x20"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:127
msgid "CPU Identifier"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:127
msgid "CPUID"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:128
msgid "0x21"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:128
msgid "Privileged Resource Configuration 1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:128
msgid "PRCFG1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:129
msgid "0x22"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:129
msgid "Privileged Resource Configuration 2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:129
msgid "PRCFG2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:130
msgid "0x23"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:130
msgid "Privileged Resource Configuration 3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:130
msgid "PRCFG3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:131
msgid "0x30+n (0≤n≤15)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:131
msgid "Saved Data register"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:131
msgid "SAVEn"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:132
msgid "0x40"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:132
msgid "Timer Identifier"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:132
msgid "TID"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:133
msgid "0x41"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:133
msgid "Timer Configuration"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:133
msgid "TCFG"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:134
msgid "0x42"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:134
msgid "Timer Value"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:134
msgid "TVAL"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:135
msgid "0x43"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:135
msgid "Compensation of Timer Count"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:135
msgid "CNTC"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:136
msgid "0x44"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:136
msgid "Timer Interrupt Clearing"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:136
msgid "TICLR"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:137
msgid "0x60"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:137
msgid "LLBit Control"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:137
msgid "LLBCTL"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:138
msgid "0x80"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:138
msgid "Implementation-specific Control 1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:138
msgid "IMPCTL1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:139
msgid "0x81"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:139
msgid "Implementation-specific Control 2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:139
msgid "IMPCTL2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:140
msgid "0x88"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:140
msgid "TLB Refill Exception Entrypoint Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:140
msgid "TLBRENTRY"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:142
msgid "0x89"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:142
msgid "TLB Refill Exception BAD (Faulting) Virtual Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:142
msgid "TLBRBADV"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:144
msgid "0x8A"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:144
msgid "TLB Refill Exception Return Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:144
msgid "TLBRERA"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:145
msgid "0x8B"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:145
msgid "TLB Refill Exception Saved Data Register"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:145
msgid "TLBRSAVE"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:147
msgid "0x8C"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:147
msgid "TLB Refill Exception Entry Low-order Bits 0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:147
msgid "TLBRELO0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:149
msgid "0x8D"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:149
msgid "TLB Refill Exception Entry Low-order Bits 1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:149
msgid "TLBRELO1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:151
msgid "0x8E"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:151
msgid "TLB Refill Exception Entry High-order Bits"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:153
msgid "0x8F"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:153
msgid "TLB Refill Exception Pre-exception Mode Information"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:153
msgid "TLBRPRMD"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:155
msgid "0x90"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:155
msgid "Machine Error Control"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:155
msgid "MERRCTL"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:156
msgid "0x91"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:156
msgid "Machine Error Information 1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:156
msgid "MERRINFO1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:157
msgid "0x92"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:157
msgid "Machine Error Information 2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:157
msgid "MERRINFO2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:158
msgid "0x93"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:158
msgid "Machine Error Exception Entrypoint Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:158
msgid "MERRENTRY"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:160
msgid "0x94"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:160
msgid "Machine Error Exception Return Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:160
msgid "MERRERA"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:162
msgid "0x95"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:162
msgid "Machine Error Exception Saved Data Register"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:162
msgid "MERRSAVE"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:164
msgid "0x98"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:164
msgid "Cache TAGs"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:164
msgid "CTAG"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:165
msgid "0x180+n (0≤n≤3)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:165
msgid "Direct Mapping Configuration Window n"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:165
msgid "DMWn"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:166
msgid "0x200+2n (0≤n≤31)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:166
msgid "Performance Monitor Configuration n"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:166
msgid "PMCFGn"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:167
msgid "0x201+2n (0≤n≤31)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:167
msgid "Performance Monitor Overall Counter n"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:167
msgid "PMCNTn"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:168
msgid "0x300"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:168
msgid "Memory Load/Store WatchPoint Overall Control"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:168
msgid "MWPC"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:170
msgid "0x301"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:170
msgid "Memory Load/Store WatchPoint Overall Status"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:170
msgid "MWPS"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:172
msgid "0x310+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:172
msgid "Memory Load/Store WatchPoint n Configuration 1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:172
msgid "MWPnCFG1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:174
msgid "0x311+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:174
msgid "Memory Load/Store WatchPoint n Configuration 2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:174
msgid "MWPnCFG2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:176
msgid "0x312+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:176
msgid "Memory Load/Store WatchPoint n Configuration 3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:176
msgid "MWPnCFG3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:178
msgid "0x313+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:178
msgid "Memory Load/Store WatchPoint n Configuration 4"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:178
msgid "MWPnCFG4"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:180
msgid "0x380"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:180
msgid "Instruction Fetch WatchPoint Overall Control"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:180
msgid "FWPC"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:182
msgid "0x381"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:182
msgid "Instruction Fetch WatchPoint Overall Status"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:182
msgid "FWPS"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:184
msgid "0x390+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:184
msgid "Instruction Fetch WatchPoint n Configuration 1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:184
msgid "FWPnCFG1"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:186
msgid "0x391+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:186
msgid "Instruction Fetch WatchPoint n Configuration 2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:186
msgid "FWPnCFG2"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:188
msgid "0x392+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:188
msgid "Instruction Fetch WatchPoint n Configuration 3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:188
msgid "FWPnCFG3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:190
msgid "0x393+8n (0≤n≤7)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:190
msgid "Instruction Fetch WatchPoint n Configuration 4"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:190
msgid "FWPnCFG4"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:192
msgid "0x500"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:192
msgid "Debug Register"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:192
msgid "DBG"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:193
msgid "0x501"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:193
msgid "Debug Exception Return Address"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:193
msgid "DERA"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:194
msgid "0x502"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:194
msgid "Debug Exception Saved Data Register"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:194
msgid "DSAVE"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:197
msgid ""
"ERA, TLBRERA, MERRERA and DERA are sometimes also known as EPC, TLBREPC, "
"MERREPC and DEPC respectively."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:201
msgid "Basic Instruction Set"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:204
msgid "Instruction formats"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:206
msgid ""
"LoongArch instructions are 32 bits wide, belonging to 9 basic instruction "
"formats (and variants of them):"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:210
msgid "Format name"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:210
msgid "Composition"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:212
msgid "2R"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:212
msgid "Opcode + Rj + Rd"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:213
msgid "3R"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:213
msgid "Opcode + Rk + Rj + Rd"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:214
msgid "4R"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:214
msgid "Opcode + Ra + Rk + Rj + Rd"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:215
msgid "2RI8"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:215
msgid "Opcode + I8 + Rj + Rd"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:216
msgid "2RI12"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:216
msgid "Opcode + I12 + Rj + Rd"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:217
msgid "2RI14"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:217
msgid "Opcode + I14 + Rj + Rd"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:218
msgid "2RI16"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:218
msgid "Opcode + I16 + Rj + Rd"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:219
msgid "1RI21"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:219
msgid "Opcode + I21L + Rj + I21H"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:220
msgid "I26"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:220
msgid "Opcode + I26L + I26H"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:223
msgid ""
"Rd is the destination register operand, while Rj, Rk and Ra (\"a\" stands "
"for \"additional\") are the source register operands. I8/I12/I14/I16/I21/I26 "
"are immediate operands of respective width. The longer I21 and I26 are "
"stored in separate higher and lower parts in the instruction word, denoted "
"by the \"L\" and \"H\" suffixes."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:230
msgid "List of Instructions"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:232
msgid ""
"For brevity, only instruction names (mnemonics) are listed here; please see "
"the :ref:`References <loongarch-references>` for details."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:236
msgid "Arithmetic Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:246
msgid "Bit-shift Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:251
msgid "Bit-manipulation Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:258
msgid "Branch Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:262
msgid "Load/Store Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:269
msgid "Atomic Operation Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:275
msgid "Barrier Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:279
msgid "Special Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:284
msgid "Privileged Instructions::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:291
msgid "Virtual Memory"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:293
msgid ""
"LoongArch supports direct-mapped virtual memory and page-mapped virtual "
"memory."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:295
msgid ""
"Direct-mapped virtual memory is configured by CSR.DMWn (n=0~3), it has a "
"simple relationship between virtual address (VA) and physical address (PA)::"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:300
msgid ""
"Page-mapped virtual memory has arbitrary relationship between VA and PA, "
"which is recorded in TLB and page tables. LoongArch's TLB includes a fully-"
"associative MTLB (Multiple Page Size TLB) and set-associative STLB (Single "
"Page Size TLB)."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:304
msgid ""
"By default, the whole virtual address space of LA32 is configured like this:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:307
#: ../../../arch/loongarch/introduction.rst:323
msgid "Address Range"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:307
#: ../../../arch/loongarch/introduction.rst:323
msgid "Attributes"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:309
msgid "``UVRANGE``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:309
msgid "``0x00000000 - 0x7FFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:309
#: ../../../arch/loongarch/introduction.rst:325
msgid "Page-mapped, Cached, PLV0~3"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:310
msgid "``KPRANGE0``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:310
msgid "``0x80000000 - 0x9FFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:310
msgid "Direct-mapped, Uncached, PLV0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:311
msgid "``KPRANGE1``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:311
msgid "``0xA0000000 - 0xBFFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:311
msgid "Direct-mapped, Cached, PLV0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:312
msgid "``KVRANGE``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:312
msgid "``0xC0000000 - 0xFFFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:312
#: ../../../arch/loongarch/introduction.rst:331
msgid "Page-mapped, Cached, PLV0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:315
msgid ""
"User mode (PLV3) can only access UVRANGE. For direct-mapped KPRANGE0 and "
"KPRANGE1, PA is equal to VA with bit30~31 cleared. For example, the uncached "
"direct-mapped VA of 0x00001000 is 0x80001000, and the cached direct-mapped "
"VA of 0x00001000 is 0xA0001000."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:320
msgid ""
"By default, the whole virtual address space of LA64 is configured like this:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:325
msgid "``XUVRANGE``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:325
msgid "``0x0000000000000000 - 0x3FFFFFFFFFFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:327
msgid "``XSPRANGE``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:327
msgid "``0x4000000000000000 - 0x7FFFFFFFFFFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:327
#: ../../../arch/loongarch/introduction.rst:329
msgid "Direct-mapped, Cached / Uncached, PLV0"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:329
msgid "``XKPRANGE``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:329
msgid "``0x8000000000000000 - 0xBFFFFFFFFFFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:331
msgid "``XKVRANGE``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:331
msgid "``0xC000000000000000 - 0xFFFFFFFFFFFFFFFF``"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:335
msgid ""
"User mode (PLV3) can only access XUVRANGE. For direct-mapped XSPRANGE and "
"XKPRANGE, PA is equal to VA with bits 60~63 cleared, and the cache attribute "
"is configured by bits 60~61 in VA: 0 is for strongly-ordered uncached, 1 is "
"for coherent cached, and 2 is for weakly-ordered uncached."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:340
msgid ""
"Currently we only use XKPRANGE for direct mapping and XSPRANGE is reserved."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:342
msgid ""
"To put this in action: the strongly-ordered uncached direct-mapped VA (in "
"XKPRANGE) of 0x00000000_00001000 is 0x80000000_00001000, the coherent cached "
"direct-mapped VA (in XKPRANGE) of 0x00000000_00001000 is "
"0x90000000_00001000, and the weakly-ordered uncached direct-mapped VA (in "
"XKPRANGE) of 0x00000000 _00001000 is 0xA0000000_00001000."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:349
msgid "Relationship of Loongson and LoongArch"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:351
msgid ""
"LoongArch is a RISC ISA which is different from any other existing ones, "
"while Loongson is a family of processors. Loongson includes 3 series: "
"Loongson-1 is the 32-bit processor series, Loongson-2 is the low-end 64-bit "
"processor series, and Loongson-3 is the high-end 64-bit processor series. "
"Old Loongson is based on MIPS, while New Loongson is based on LoongArch. "
"Take Loongson-3 as an example: Loongson-3A1000/3B1500/3A2000/3A3000/3A4000 "
"are MIPS-compatible, while Loongson- 3A5000 (and future revisions) are all "
"based on LoongArch."
msgstr ""

#: ../../../arch/loongarch/introduction.rst:362
msgid "References"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:364
msgid "Official web site of Loongson Technology Corp. Ltd.:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:366
msgid "http://www.loongson.cn/"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:368
msgid ""
"Developer web site of Loongson and LoongArch (Software and Documentation):"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:370
msgid "http://www.loongnix.cn/"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:372
msgid "https://github.com/loongson/"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:374
msgid "https://loongson.github.io/LoongArch-Documentation/"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:376
msgid "Documentation of LoongArch ISA:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:378
msgid ""
"https://github.com/loongson/LoongArch-Documentation/releases/latest/download/"
"LoongArch-Vol1-v1.10-CN.pdf (in Chinese)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:380
msgid ""
"https://github.com/loongson/LoongArch-Documentation/releases/latest/download/"
"LoongArch-Vol1-v1.10-EN.pdf (in English)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:382
msgid "Documentation of LoongArch ELF psABI:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:384
msgid ""
"https://github.com/loongson/LoongArch-Documentation/releases/latest/download/"
"LoongArch-ELF-ABI-v2.01-CN.pdf (in Chinese)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:386
msgid ""
"https://github.com/loongson/LoongArch-Documentation/releases/latest/download/"
"LoongArch-ELF-ABI-v2.01-EN.pdf (in English)"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:388
msgid "Linux kernel repository of Loongson and LoongArch:"
msgstr ""

#: ../../../arch/loongarch/introduction.rst:390
msgid ""
"https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson.git"
msgstr ""
