<paper id="1482233117"><title>Timing Assumptions and Verification of Finite-State Concurrent Systems</title><year>1989</year><authors><author org="Stanford, University" id="2148325455">David L. Dill</author></authors><n_citation>619</n_citation><doc_type>Conference</doc_type><references><reference>7710831</reference><reference>139991574</reference><reference>1548599151</reference><reference>1593651098</reference><reference>2031592188</reference><reference>2033071128</reference><reference>2041295283</reference><reference>2125110532</reference><reference>2139473437</reference><reference>2140919105</reference><reference>2141585059</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-52148-8_17</doi><keywords><keyword weight="0.45452">Computer science</keyword><keyword weight="0.46978">Theoretical computer science</keyword><keyword weight="0.55821">Finite-state machine</keyword><keyword weight="0.57701">Linear temporal logic</keyword><keyword weight="0.0">Finite state</keyword><keyword weight="0.52819">Mathematical proof</keyword><keyword weight="0.51">Conjecture</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>We have described a scheme that allows timing assumptions to be incorporated into automatic proofs of arbitrary finite-state temporal properties. The obvious extension is to be able to prove timing properties, not just assume them. This would provide a verification framework for finite-state hard real-time systems. We conjecture that the method presented can, in fact, be extended in this way.</abstract></paper>