

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Jun  6 15:18:49 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  18704|  319936|  18704|  319936|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-------+--------+-------+--------+---------+
        |                                   |                        |     Latency    |    Interval    | Pipeline|
        |              Instance             |         Module         |  min  |   max  |  min  |   max  |   Type  |
        +-----------------------------------+------------------------+-------+--------+-------+--------+---------+
        |grp_dataflow_parent_loop_1_fu_112  |dataflow_parent_loop_1  |  17626|  315738|  17626|  315738|   none  |
        |grp_store_output_1_fu_129          |store_output_1          |    797|    3149|    797|    3149|   none  |
        |grp_load_bias_scale_fu_144         |load_bias_scale         |    276|    1044|    276|    1044|   none  |
        +-----------------------------------+------------------------+-------+--------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      0|        0|      88|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|   1187|   111526|  178289|    -|
|Memory           |       57|      -|        0|       0|   29|
|Multiplexer      |        -|      -|        -|     401|    -|
|Register         |        -|      -|       94|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       57|   1187|   111620|  178778|   29|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        2|     60|       10|      34|   22|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |grp_dataflow_parent_loop_1_fu_112  |dataflow_parent_loop_1  |        0|   1026|  66049|  119433|    0|
    |grp_load_bias_scale_fu_144         |load_bias_scale         |        0|      0|   4241|     419|    0|
    |grp_store_output_1_fu_129          |store_output_1          |        0|    161|  41236|   58437|    0|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |Total                              |                        |        0|   1187| 111526|  178289|    0|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+
    |  Memory |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits | Banks| W*Bits*Banks|
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+
    |bias_U   |conv_layer_bias   |        0|  0|   0|   29|    32|  2048|     1|        65536|
    |scale_U  |conv_layer_scale  |       57|  0|   0|    0|    32|  2048|     1|        65536|
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+
    |Total    |                  |       57|  0|   0|   29|    64|  4096|     2|       131072|
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln170_1_fu_182_p2                               |     *    |      0|  0|   5|          15|           4|
    |mul_ln170_2_fu_196_p2                               |     *    |      0|  0|   6|          19|           4|
    |mul_ln170_fu_168_p2                                 |     *    |      0|  0|  40|           8|           7|
    |add_ln170_fu_214_p2                                 |     +    |      0|  0|  33|          26|          26|
    |ap_sync_grp_dataflow_parent_loop_1_fu_112_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_1_fu_112_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0|  88|          70|          43|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+------+-----------+
    |         Name         | LUT| Input Size| Bits | Total Bits|
    +----------------------+----+-----------+------+-----------+
    |ap_NS_fsm             |  38|          7|     1|          7|
    |bias_address0         |  15|          3|     5|         15|
    |bias_ce0              |  15|          3|     1|          3|
    |bias_we0              |   9|          2|     1|          2|
    |m_axi_ddr_V_ARADDR    |  15|          3|    32|         96|
    |m_axi_ddr_V_ARBURST   |  15|          3|     2|          6|
    |m_axi_ddr_V_ARCACHE   |  15|          3|     4|         12|
    |m_axi_ddr_V_ARID      |  15|          3|     1|          3|
    |m_axi_ddr_V_ARLEN     |  15|          3|    32|         96|
    |m_axi_ddr_V_ARLOCK    |  15|          3|     2|          6|
    |m_axi_ddr_V_ARPROT    |  15|          3|     3|          9|
    |m_axi_ddr_V_ARQOS     |  15|          3|     4|         12|
    |m_axi_ddr_V_ARREGION  |  15|          3|     4|         12|
    |m_axi_ddr_V_ARSIZE    |  15|          3|     3|          9|
    |m_axi_ddr_V_ARUSER    |  15|          3|     1|          3|
    |m_axi_ddr_V_ARVALID   |  15|          3|     1|          3|
    |m_axi_ddr_V_RREADY    |  15|          3|     1|          3|
    |outbuf_V_4_address0   |  15|          3|    11|         33|
    |outbuf_V_4_address1   |  15|          3|    11|         33|
    |outbuf_V_4_ce0        |  15|          3|     1|          3|
    |outbuf_V_4_ce1        |  15|          3|     1|          3|
    |outbuf_V_4_d1         |  15|          3|  1536|       4608|
    |outbuf_V_4_we1        |  15|          3|     1|          3|
    |scale_address0        |  15|          3|     5|         15|
    |scale_ce0             |  15|          3|     1|          3|
    |scale_we0             |   9|          2|     1|          2|
    +----------------------+----+-----------+------+-----------+
    |Total                 | 401|         80|  1666|       5000|
    +----------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   6|   0|    6|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_112_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_112_ap_ready  |   1|   0|    1|          0|
    |empty_49_reg_265                                        |  23|   0|   23|          0|
    |empty_50_reg_270                                        |   7|   0|    7|          0|
    |empty_51_reg_275                                        |   2|   0|    2|          0|
    |empty_reg_258                                           |   6|   0|    6|          0|
    |grp_dataflow_parent_loop_1_fu_112_ap_start_reg          |   1|   0|    1|          0|
    |grp_load_bias_scale_fu_144_ap_start_reg                 |   1|   0|    1|          0|
    |grp_store_output_1_fu_129_ap_start_reg                  |   1|   0|    1|          0|
    |mul_ln170_2_reg_248                                     |  23|   0|   23|          0|
    |trunc_ln170_1_reg_253                                   |  22|   0|   22|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  94|   0|   94|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------------------+-----+------+------------+--------------+--------------+
|ap_clk                |  in |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_rst                |  in |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_start              |  in |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_done               | out |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_idle               | out |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_ready              | out |     1| ap_ctrl_hs |  conv_layer  | return value |
|input_V_address0      | out |    12|  ap_memory |    input_V   |     array    |
|input_V_ce0           | out |     1|  ap_memory |    input_V   |     array    |
|input_V_q0            |  in |   288|  ap_memory |    input_V   |     array    |
|output_V_address1     | out |    12|  ap_memory |   output_V   |     array    |
|output_V_ce1          | out |     1|  ap_memory |   output_V   |     array    |
|output_V_we1          | out |     1|  ap_memory |   output_V   |     array    |
|output_V_d1           | out |   288|  ap_memory |   output_V   |     array    |
|outbuf_V_4_address0   | out |    11|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_ce0        | out |     1|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_q0         |  in |  1536|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_address1   | out |    11|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_ce1        | out |     1|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_we1        | out |     1|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_d1         | out |  1536|  ap_memory |  outbuf_V_4  |     array    |
|m_axi_ddr_V_AWVALID   | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREADY   |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWADDR    | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWID      | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLEN     | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWSIZE    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWBURST   | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLOCK    | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWCACHE   | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWPROT    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWQOS     | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREGION  | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWUSER    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WVALID    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WREADY    |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WDATA     | out |   128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WSTRB     | out |    16|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WLAST     | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WID       | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WUSER     | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARVALID   | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREADY   |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARADDR    | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARID      | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLEN     | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARSIZE    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARBURST   | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLOCK    | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARCACHE   | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARPROT    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARQOS     | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREGION  | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARUSER    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RVALID    |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RREADY    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RDATA     |  in |   128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RLAST     |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RID       |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RUSER     |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RRESP     |  in |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BVALID    |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BREADY    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BRESP     |  in |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BID       |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BUSER     |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|TO_r                  |  in |     7|   ap_none  |     TO_r     |    scalar    |
|TI                    |  in |     8|   ap_none  |      TI      |    scalar    |
|K                     |  in |     4|   ap_none  |       K      |    scalar    |
|P                     |  in |     1|   ap_none  |       P      |    scalar    |
|OFFSET                |  in |    24|   ap_none  |    OFFSET    |    scalar    |
+----------------------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OFFSET_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %OFFSET)"   --->   Operation 7 'read' 'OFFSET_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%K_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %K)"   --->   Operation 8 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%TI_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TI)"   --->   Operation 9 'read' 'TI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TO_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %TO_r)"   --->   Operation 10 'read' 'TO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%bias = alloca [32 x i2048], align 8" [resnet50_3.cpp:163]   --->   Operation 11 'alloca' 'bias' <Predicate = true> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 32> <RAM>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%scale = alloca [32 x i2048], align 8" [resnet50_3.cpp:164]   --->   Operation 12 'alloca' 'scale' <Predicate = true> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 32> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i24 %OFFSET_read to i26" [resnet50_3.cpp:163]   --->   Operation 13 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i8 %TI_read to i15" [resnet50_3.cpp:170]   --->   Operation 14 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i7 %TO_read to i15" [resnet50_3.cpp:170]   --->   Operation 15 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%mul_ln170 = mul i15 %zext_ln170, %zext_ln170_1" [resnet50_3.cpp:170]   --->   Operation 16 'mul' 'mul_ln170' <Predicate = true> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i15 %mul_ln170 to i19" [resnet50_3.cpp:170]   --->   Operation 17 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln170_3 = zext i4 %K_read to i19" [resnet50_3.cpp:170]   --->   Operation 18 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.33ns)   --->   "%mul_ln170_1 = mul i19 %zext_ln170_2, %zext_ln170_3" [resnet50_3.cpp:170]   --->   Operation 19 'mul' 'mul_ln170_1' <Predicate = true> <Delay = 2.33> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln170_4 = zext i19 %mul_ln170_1 to i23" [resnet50_3.cpp:170]   --->   Operation 20 'zext' 'zext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln170_5 = zext i4 %K_read to i23" [resnet50_3.cpp:170]   --->   Operation 21 'zext' 'zext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.49ns)   --->   "%mul_ln170_2 = mul i23 %zext_ln170_4, %zext_ln170_5" [resnet50_3.cpp:170]   --->   Operation 22 'mul' 'mul_ln170_2' <Predicate = true> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i23 %mul_ln170_2 to i15" [resnet50_3.cpp:170]   --->   Operation 23 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %trunc_ln170, i11 0)" [resnet50_3.cpp:170]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%add_ln170 = add i26 %shl_ln, %zext_ln163" [resnet50_3.cpp:170]   --->   Operation 25 'add' 'add_ln170' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln170_1 = call i22 @_ssdm_op_PartSelect.i22.i26.i32.i32(i26 %add_ln170, i32 4, i32 25)" [resnet50_3.cpp:170]   --->   Operation 26 'partselect' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i7 %TO_read to i6"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([32 x i2048]* %bias, [32 x i2048]* %scale, i128* %ddr_V, i6 %empty, i22 %trunc_ln170_1)" [resnet50_3.cpp:170]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_49 = trunc i24 %OFFSET_read to i23"   --->   Operation 29 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_50 = trunc i8 %TI_read to i7"   --->   Operation 30 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_51 = trunc i4 %K_read to i2"   --->   Operation 31 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([32 x i2048]* %bias, [32 x i2048]* %scale, i128* %ddr_V, i6 %empty, i22 %trunc_ln170_1)" [resnet50_3.cpp:170]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%P_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %P)"   --->   Operation 33 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i23 %mul_ln170_2, [3136 x i288]* %input_V, [1568 x i1536]* %outbuf_V_4, i128* %ddr_V, i23 %empty_49, i6 %empty, i7 %empty_50, i1 %P_read, i2 %empty_51)" [resnet50_3.cpp:170]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i23 %mul_ln170_2, [3136 x i288]* %input_V, [1568 x i1536]* %outbuf_V_4, i128* %ddr_V, i23 %empty_49, i6 %empty, i7 %empty_50, i1 %P_read, i2 %empty_51)" [resnet50_3.cpp:170]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 36 [2/2] (1.58ns)   --->   "call fastcc void @store_output.1([1568 x i1536]* %outbuf_V_4, [3136 x i288]* %output_V, [32 x i2048]* %bias, [32 x i2048]* %scale, i6 %empty)"   --->   Operation 36 'call' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1568 x i1536]* %outbuf_V_4, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @store_output.1([1568 x i1536]* %outbuf_V_4, [3136 x i288]* %output_V, [32 x i2048]* %bias, [32 x i2048]* %scale, i6 %empty)"   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [resnet50_3.cpp:191]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ outbuf_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ ddr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ TO_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OFFSET]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
OFFSET_read       (read          ) [ 0000000]
K_read            (read          ) [ 0000000]
TI_read           (read          ) [ 0000000]
TO_read           (read          ) [ 0000000]
bias              (alloca        ) [ 0011111]
scale             (alloca        ) [ 0011111]
zext_ln163        (zext          ) [ 0000000]
zext_ln170        (zext          ) [ 0000000]
zext_ln170_1      (zext          ) [ 0000000]
mul_ln170         (mul           ) [ 0000000]
zext_ln170_2      (zext          ) [ 0000000]
zext_ln170_3      (zext          ) [ 0000000]
mul_ln170_1       (mul           ) [ 0000000]
zext_ln170_4      (zext          ) [ 0000000]
zext_ln170_5      (zext          ) [ 0000000]
mul_ln170_2       (mul           ) [ 0011100]
trunc_ln170       (trunc         ) [ 0000000]
shl_ln            (bitconcatenate) [ 0000000]
add_ln170         (add           ) [ 0000000]
trunc_ln170_1     (partselect    ) [ 0010000]
empty             (trunc         ) [ 0011111]
empty_49          (trunc         ) [ 0011100]
empty_50          (trunc         ) [ 0011100]
empty_51          (trunc         ) [ 0011100]
call_ln170        (call          ) [ 0000000]
P_read            (read          ) [ 0000100]
call_ln170        (call          ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
call_ln0          (call          ) [ 0000000]
ret_ln191         (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outbuf_V_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="TO_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TO_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="TI">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TI"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="K">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="P">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OFFSET">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFFSET"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mask_table1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="one_half_table2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i15.i11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_bias_scale"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output.1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="bias_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="scale_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="OFFSET_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OFFSET_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="K_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="TI_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TI_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="TO_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TO_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="P_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_dataflow_parent_loop_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="23" slack="2"/>
<pin id="115" dir="0" index="2" bw="288" slack="0"/>
<pin id="116" dir="0" index="3" bw="1536" slack="0"/>
<pin id="117" dir="0" index="4" bw="128" slack="0"/>
<pin id="118" dir="0" index="5" bw="23" slack="2"/>
<pin id="119" dir="0" index="6" bw="6" slack="2"/>
<pin id="120" dir="0" index="7" bw="7" slack="2"/>
<pin id="121" dir="0" index="8" bw="1" slack="0"/>
<pin id="122" dir="0" index="9" bw="2" slack="2"/>
<pin id="123" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_store_output_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="1536" slack="0"/>
<pin id="132" dir="0" index="2" bw="288" slack="0"/>
<pin id="133" dir="0" index="3" bw="2048" slack="2147483647"/>
<pin id="134" dir="0" index="4" bw="2048" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="6" slack="4"/>
<pin id="136" dir="0" index="6" bw="23" slack="0"/>
<pin id="137" dir="0" index="7" bw="24" slack="0"/>
<pin id="138" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_load_bias_scale_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="2048" slack="0"/>
<pin id="147" dir="0" index="2" bw="2048" slack="0"/>
<pin id="148" dir="0" index="3" bw="128" slack="0"/>
<pin id="149" dir="0" index="4" bw="6" slack="0"/>
<pin id="150" dir="0" index="5" bw="22" slack="0"/>
<pin id="151" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln163_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln170_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln170_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mul_ln170_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln170/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln170_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln170_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln170_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="15" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln170_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln170_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="19" slack="0"/>
<pin id="190" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_4/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln170_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_5/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mul_ln170_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="19" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln170_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln170_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="23" slack="0"/>
<pin id="204" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="26" slack="0"/>
<pin id="208" dir="0" index="1" bw="15" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln170_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="26" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln170_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="22" slack="0"/>
<pin id="222" dir="0" index="1" bw="26" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="6" slack="0"/>
<pin id="225" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln170_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_49_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_50_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_51_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="mul_ln170_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="23" slack="2"/>
<pin id="250" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln170_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="trunc_ln170_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="22" slack="1"/>
<pin id="255" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln170_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="empty_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="265" class="1005" name="empty_49_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="23" slack="2"/>
<pin id="267" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="270" class="1005" name="empty_50_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="2"/>
<pin id="272" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="275" class="1005" name="empty_51_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="2"/>
<pin id="277" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="280" class="1005" name="P_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="128"><net_src comp="106" pin="2"/><net_sink comp="112" pin=8"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="129" pin=6"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="129" pin=7"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="74" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="78" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="159"><net_src comp="82" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="94" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="100" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="88" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="88" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="156" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="230"><net_src comp="220" pin="4"/><net_sink comp="144" pin=5"/></net>

<net id="234"><net_src comp="100" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="239"><net_src comp="82" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="94" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="88" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="196" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="256"><net_src comp="220" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="261"><net_src comp="231" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="268"><net_src comp="236" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="112" pin=5"/></net>

<net id="273"><net_src comp="240" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="278"><net_src comp="244" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="283"><net_src comp="106" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="112" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: output_V | {5 6 }
	Port: outbuf_V_4 | {3 4 5 6 }
	Port: ddr_V | {}
	Port: mask_table1 | {}
	Port: one_half_table2 | {}
 - Input state : 
	Port: conv_layer : input_V | {3 4 }
	Port: conv_layer : output_V | {}
	Port: conv_layer : outbuf_V_4 | {3 4 5 6 }
	Port: conv_layer : ddr_V | {1 2 3 4 }
	Port: conv_layer : TO_r | {1 }
	Port: conv_layer : TI | {1 }
	Port: conv_layer : K | {1 }
	Port: conv_layer : P | {3 }
	Port: conv_layer : OFFSET | {1 }
	Port: conv_layer : mask_table1 | {5 6 }
	Port: conv_layer : one_half_table2 | {5 6 }
  - Chain level:
	State 1
		mul_ln170 : 1
		zext_ln170_2 : 2
		mul_ln170_1 : 3
		zext_ln170_4 : 4
		mul_ln170_2 : 5
		trunc_ln170 : 6
		shl_ln : 7
		add_ln170 : 8
		trunc_ln170_1 : 9
		call_ln170 : 10
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          | grp_dataflow_parent_loop_1_fu_112 |   1026  |  13.12  |  87722  |  64069  |
|   call   |     grp_store_output_1_fu_129     |   161   | 175.472 |  39851  |  55741  |
|          |     grp_load_bias_scale_fu_144    |    0    |  2.624  |   4472  |   175   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          mul_ln170_fu_168         |    0    |    0    |    0    |    40   |
|    mul   |         mul_ln170_1_fu_182        |    0    |    0    |    0    |    5    |
|          |         mul_ln170_2_fu_196        |    0    |    0    |    0    |    6    |
|----------|-----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln170_fu_214         |    0    |    0    |    0    |    33   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       OFFSET_read_read_fu_82      |    0    |    0    |    0    |    0    |
|          |         K_read_read_fu_88         |    0    |    0    |    0    |    0    |
|   read   |         TI_read_read_fu_94        |    0    |    0    |    0    |    0    |
|          |        TO_read_read_fu_100        |    0    |    0    |    0    |    0    |
|          |         P_read_read_fu_106        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         zext_ln163_fu_156         |    0    |    0    |    0    |    0    |
|          |         zext_ln170_fu_160         |    0    |    0    |    0    |    0    |
|          |        zext_ln170_1_fu_164        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln170_2_fu_174        |    0    |    0    |    0    |    0    |
|          |        zext_ln170_3_fu_178        |    0    |    0    |    0    |    0    |
|          |        zext_ln170_4_fu_188        |    0    |    0    |    0    |    0    |
|          |        zext_ln170_5_fu_192        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln170_fu_202        |    0    |    0    |    0    |    0    |
|          |            empty_fu_231           |    0    |    0    |    0    |    0    |
|   trunc  |          empty_49_fu_236          |    0    |    0    |    0    |    0    |
|          |          empty_50_fu_240          |    0    |    0    |    0    |    0    |
|          |          empty_51_fu_244          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_206           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|partselect|        trunc_ln170_1_fu_220       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   1187  | 191.216 |  132045 |  120069 |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
| bias|    0   |    0   |    0   |   29   |
|scale|   57   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   57   |    0   |    0   |   29   |
+-----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    P_read_reg_280   |    1   |
|   empty_49_reg_265  |   23   |
|   empty_50_reg_270  |    7   |
|   empty_51_reg_275  |    2   |
|    empty_reg_258    |    6   |
| mul_ln170_2_reg_248 |   23   |
|trunc_ln170_1_reg_253|   22   |
+---------------------+--------+
|        Total        |   84   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_parent_loop_1_fu_112 |  p8  |   2  |   1  |    2   ||    9    |
|     grp_load_bias_scale_fu_144    |  p4  |   2  |   6  |   12   ||    9    |
|     grp_load_bias_scale_fu_144    |  p5  |   2  |  22  |   44   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   58   ||  1.968  ||    27   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |  1187  |   191  | 132045 | 120069 |    -   |
|   Memory  |   57   |    -   |    -   |    0   |    0   |   29   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   84   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   57   |  1187  |   193  | 132129 | 120096 |   29   |
+-----------+--------+--------+--------+--------+--------+--------+
