Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 19:16:51 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.670        0.000                      0                  454        0.177        0.000                      0                  454        3.000        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.670        0.000                      0                  454        0.177        0.000                      0                  454        3.000        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 2.644ns (41.918%)  route 3.664ns (58.082%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[26]
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm3/C_addr0[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.662     3.077    fsm3/C_addr0[3]_INST_0_i_37_n_0
    SLICE_X26Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.201 f  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=5, routed)           0.597     3.797    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.921 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=44, routed)          0.632     4.554    fsm5/out_reg[31]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.678 f  fsm5/out[31]_i_5/O
                         net (fo=65, routed)          0.911     5.589    fsm3/out_reg[2]_2
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  fsm3/out[2]_i_8__0/O
                         net (fo=1, routed)           0.000     5.713    fsm3/out[2]_i_8__0_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.263 r  fsm3/out_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    fsm3/out_reg[2]_i_1__0_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.377 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.377    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.491 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.491    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.605    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.719    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.281 r  fsm3/out_reg[31]_i_3__2/O[1]
                         net (fo=1, routed)           0.000     7.281    fsm3/incr3_out[29]
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm3/clk
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.623ns (41.724%)  route 3.664ns (58.276%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[26]
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm3/C_addr0[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.662     3.077    fsm3/C_addr0[3]_INST_0_i_37_n_0
    SLICE_X26Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.201 f  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=5, routed)           0.597     3.797    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.921 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=44, routed)          0.632     4.554    fsm5/out_reg[31]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.678 f  fsm5/out[31]_i_5/O
                         net (fo=65, routed)          0.911     5.589    fsm3/out_reg[2]_2
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  fsm3/out[2]_i_8__0/O
                         net (fo=1, routed)           0.000     5.713    fsm3/out[2]_i_8__0_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.263 r  fsm3/out_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    fsm3/out_reg[2]_i_1__0_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.377 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.377    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.491 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.491    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.605    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.719    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.260 r  fsm3/out_reg[31]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     7.260    fsm3/incr3_out[31]
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm3/clk
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.076ns (18.773%)  route 4.656ns (81.227%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y69         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[4]/Q
                         net (fo=4, routed)           1.146     2.575    fsm1/fsm1_out[4]
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.699 f  fsm1/C_addr0[3]_INST_0_i_29/O
                         net (fo=2, routed)           0.604     3.303    fsm1/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.427 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=4, routed)           0.748     4.175    fsm1/C_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.299 f  fsm1/out[31]_i_5__1/O
                         net (fo=3, routed)           0.736     5.035    fsm1/out_reg[3]_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.665    fsm1/fsm1_write_en
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124     5.789 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.916     6.705    fsm1/out[31]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm1/clk
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.076ns (18.773%)  route 4.656ns (81.227%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y69         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[4]/Q
                         net (fo=4, routed)           1.146     2.575    fsm1/fsm1_out[4]
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.699 f  fsm1/C_addr0[3]_INST_0_i_29/O
                         net (fo=2, routed)           0.604     3.303    fsm1/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.427 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=4, routed)           0.748     4.175    fsm1/C_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.299 f  fsm1/out[31]_i_5__1/O
                         net (fo=3, routed)           0.736     5.035    fsm1/out_reg[3]_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.665    fsm1/fsm1_write_en
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124     5.789 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.916     6.705    fsm1/out[31]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm1/clk
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.076ns (18.773%)  route 4.656ns (81.227%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y69         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[4]/Q
                         net (fo=4, routed)           1.146     2.575    fsm1/fsm1_out[4]
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.699 f  fsm1/C_addr0[3]_INST_0_i_29/O
                         net (fo=2, routed)           0.604     3.303    fsm1/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.427 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=4, routed)           0.748     4.175    fsm1/C_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.299 f  fsm1/out[31]_i_5__1/O
                         net (fo=3, routed)           0.736     5.035    fsm1/out_reg[3]_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.665    fsm1/fsm1_write_en
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124     5.789 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.916     6.705    fsm1/out[31]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm1/clk
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 fsm1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.076ns (18.773%)  route 4.656ns (81.227%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y69         FDRE                                         r  fsm1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[4]/Q
                         net (fo=4, routed)           1.146     2.575    fsm1/fsm1_out[4]
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.124     2.699 f  fsm1/C_addr0[3]_INST_0_i_29/O
                         net (fo=2, routed)           0.604     3.303    fsm1/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.427 f  fsm1/C_addr0[3]_INST_0_i_13/O
                         net (fo=4, routed)           0.748     4.175    fsm1/C_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.299 f  fsm1/out[31]_i_5__1/O
                         net (fo=3, routed)           0.736     5.035    fsm1/out_reg[3]_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.506     5.665    fsm1/fsm1_write_en
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124     5.789 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.916     6.705    fsm1/out[31]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm1/clk
    SLICE_X37Y75         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y75         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.549ns (41.030%)  route 3.664ns (58.970%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[26]
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm3/C_addr0[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.662     3.077    fsm3/C_addr0[3]_INST_0_i_37_n_0
    SLICE_X26Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.201 f  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=5, routed)           0.597     3.797    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.921 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=44, routed)          0.632     4.554    fsm5/out_reg[31]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.678 f  fsm5/out[31]_i_5/O
                         net (fo=65, routed)          0.911     5.589    fsm3/out_reg[2]_2
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  fsm3/out[2]_i_8__0/O
                         net (fo=1, routed)           0.000     5.713    fsm3/out[2]_i_8__0_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.263 r  fsm3/out_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    fsm3/out_reg[2]_i_1__0_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.377 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.377    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.491 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.491    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.605    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.719    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.186 r  fsm3/out_reg[31]_i_3__2/O[2]
                         net (fo=1, routed)           0.000     7.186    fsm3/incr3_out[30]
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm3/clk
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.533ns (40.877%)  route 3.664ns (59.123%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[26]
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm3/C_addr0[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.662     3.077    fsm3/C_addr0[3]_INST_0_i_37_n_0
    SLICE_X26Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.201 f  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=5, routed)           0.597     3.797    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.921 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=44, routed)          0.632     4.554    fsm5/out_reg[31]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.678 f  fsm5/out[31]_i_5/O
                         net (fo=65, routed)          0.911     5.589    fsm3/out_reg[2]_2
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  fsm3/out[2]_i_8__0/O
                         net (fo=1, routed)           0.000     5.713    fsm3/out[2]_i_8__0_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.263 r  fsm3/out_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    fsm3/out_reg[2]_i_1__0_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.377 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.377    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.491 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.491    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.605    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.719    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.947    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.170 r  fsm3/out_reg[31]_i_3__2/O[0]
                         net (fo=1, routed)           0.000     7.170    fsm3/incr3_out[28]
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm3/clk
    SLICE_X27Y74         FDRE                                         r  fsm3/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 2.530ns (40.849%)  route 3.664ns (59.151%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[26]
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm3/C_addr0[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.662     3.077    fsm3/C_addr0[3]_INST_0_i_37_n_0
    SLICE_X26Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.201 f  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=5, routed)           0.597     3.797    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.921 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=44, routed)          0.632     4.554    fsm5/out_reg[31]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.678 f  fsm5/out[31]_i_5/O
                         net (fo=65, routed)          0.911     5.589    fsm3/out_reg[2]_2
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  fsm3/out[2]_i_8__0/O
                         net (fo=1, routed)           0.000     5.713    fsm3/out[2]_i_8__0_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.263 r  fsm3/out_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    fsm3/out_reg[2]_i_1__0_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.377 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.377    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.491 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.491    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.605    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.719    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.167 r  fsm3/out_reg[27]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     7.167    fsm3/incr3_out[25]
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y73         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 2.509ns (40.647%)  route 3.664ns (59.353%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.973     0.973    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[26]
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.124     2.414 r  fsm3/C_addr0[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.662     3.077    fsm3/C_addr0[3]_INST_0_i_37_n_0
    SLICE_X26Y72         LUT4 (Prop_lut4_I2_O)        0.124     3.201 f  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=5, routed)           0.597     3.797    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.921 f  fsm3/B_addr0[3]_INST_0_i_3/O
                         net (fo=44, routed)          0.632     4.554    fsm5/out_reg[31]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     4.678 f  fsm5/out[31]_i_5/O
                         net (fo=65, routed)          0.911     5.589    fsm3/out_reg[2]_2
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  fsm3/out[2]_i_8__0/O
                         net (fo=1, routed)           0.000     5.713    fsm3/out[2]_i_8__0_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.263 r  fsm3/out_reg[2]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    fsm3/out_reg[2]_i_1__0_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.377 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.377    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.491 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.491    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.605    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.719    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.146 r  fsm3/out_reg[27]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     7.146    fsm3/incr3_out[27]
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=179, unset)          0.924     7.924    fsm3/clk
    SLICE_X27Y73         FDRE                                         r  fsm3/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y73         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    multp0/clk
    SLICE_X37Y67         FDRE                                         r  multp0/out_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg/Q
                         net (fo=1, routed)           0.116     0.667    multp0/out_tmp_reg_n_0
    SLICE_X36Y67         FDRE                                         r  multp0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    multp0/clk
    SLICE_X36Y67         FDRE                                         r  multp0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.059     0.491    multp0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    k0/clk
    SLICE_X32Y66         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.149     0.723    k0/k0_out[2]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.044     0.767 r  k0/out[3]_i_3__4/O
                         net (fo=1, routed)           0.000     0.767    k0/out[3]_i_3__4_n_0
    SLICE_X32Y66         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    k0/clk
    SLICE_X32Y66         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.131     0.563    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    multp1/clk
    SLICE_X31Y66         FDRE                                         r  multp1/out_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg/Q
                         net (fo=1, routed)           0.119     0.658    multp1/out_tmp_reg_n_0
    SLICE_X31Y66         FDRE                                         r  multp1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    multp1/clk
    SLICE_X31Y66         FDRE                                         r  multp1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.017     0.449    multp1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mult_tmp_l1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.185%)  route 0.153ns (44.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    mult_tmp_l1/clk
    SLICE_X31Y66         FDRE                                         r  mult_tmp_l1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult_tmp_l1/out_reg[0]/Q
                         net (fo=2, routed)           0.153     0.705    fsm3/out_reg[0]_8
    SLICE_X31Y66         LUT3 (Prop_lut3_I2_O)        0.048     0.753 r  fsm3/out_tmp_i_1__0/O
                         net (fo=1, routed)           0.000     0.753    multp1/out_tmp_reg_0
    SLICE_X31Y66         FDRE                                         r  multp1/out_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    multp1/clk
    SLICE_X31Y66         FDRE                                         r  multp1/out_tmp_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.107     0.539    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X32Y70         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_computed0/out_reg[0]/Q
                         net (fo=8, routed)           0.118     0.692    cond_stored0/cond_computed0_out
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.737 r  cond_stored0/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.737    done_reg0/out_reg[0]_0
    SLICE_X33Y70         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    done_reg0/clk
    SLICE_X33Y70         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.091     0.523    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    k0/clk
    SLICE_X32Y66         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.149     0.723    k0/k0_out[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  k0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.768    k0/out[2]_i_1__2_n_0
    SLICE_X32Y66         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    k0/clk
    SLICE_X32Y66         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.121     0.553    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.444%)  route 0.119ns (32.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    fsm6/clk
    SLICE_X34Y71         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     0.558 f  fsm6/out_reg[1]/Q
                         net (fo=12, routed)          0.119     0.677    fsm6/fsm6_out[1]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.098     0.775 r  fsm6/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.775    done_reg1/out_reg[0]_0
    SLICE_X34Y71         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    done_reg1/clk
    SLICE_X34Y71         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.120     0.552    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.797%)  route 0.170ns (48.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    i0/clk
    SLICE_X35Y69         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=4, routed)           0.170     0.721    i0/i0_out[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.042     0.763 r  i0/out[3]_i_3__2/O
                         net (fo=1, routed)           0.000     0.763    i0/out[3]_i_3__2_n_0
    SLICE_X35Y69         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    i0/clk
    SLICE_X35Y69         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 mult_tmp_r0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_tmp_r0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    mult_tmp_r0/clk
    SLICE_X38Y67         FDRE                                         r  mult_tmp_r0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult_tmp_r0/done_reg/Q
                         net (fo=4, routed)           0.172     0.746    mult_tmp_r0/mult_tmp_l0_done
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.049     0.795 r  mult_tmp_r0/out[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.795    mult_tmp_r0/out[0]_i_1__16_n_0
    SLICE_X38Y67         FDRE                                         r  mult_tmp_r0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    mult_tmp_r0/clk
    SLICE_X38Y67         FDRE                                         r  mult_tmp_r0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.131     0.563    mult_tmp_r0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 j0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.410     0.410    j0/clk
    SLICE_X35Y68         FDRE                                         r  j0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[1]/Q
                         net (fo=4, routed)           0.181     0.733    j0/j0_out[1]
    SLICE_X35Y68         LUT4 (Prop_lut4_I1_O)        0.043     0.776 r  j0/out[3]_i_3__3/O
                         net (fo=1, routed)           0.000     0.776    j0/out[3]_i_3__3_n_0
    SLICE_X35Y68         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=179, unset)          0.432     0.432    j0/clk
    SLICE_X35Y68         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.107     0.539    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y67  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y70  cond_computed0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y69  cond_computed1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y69  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y67  cond_stored1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y70  done_reg0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y71  done_reg1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y71  fsm0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y71  fsm0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y71  fsm0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y67  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y70  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y69  cond_computed1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y69  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y67  cond_stored1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y70  done_reg0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y71  done_reg1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y71  fsm0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y71  fsm0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y71  fsm0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y67  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y70  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y69  cond_computed1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y69  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y67  cond_stored1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y70  done_reg0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y71  done_reg1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y71  fsm0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y71  fsm0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y71  fsm0/out_reg[15]/C



