<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for mb_cp2wl subsystem moredump
  Chip hash: 0147


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Registers.xsd"
  name="mb_cp2wl">
  <block name="mb_cp2wl_mailbox24" comment="">
    <register addr="40060000" rw_flags="RW" width="4" name="MB_CP2WL_M24_MCUCTRL" comment="MCU_Controller_Register"/>
    <register addr="40060004" rw_flags="R" width="4" name="MB_CP2WL_M24_IS_VERSION" comment="Version Information Register"/>
    <register addr="40060008" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTGR0" comment="Interrupt_Generation_Register_0"/>
    <register addr="4006000c" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTCR0" comment="Interrupt_Clear_Register_0"/>
    <register addr="40060010" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTMR0" comment="Interrupt_MASK_Register_0"/>
    <register addr="40060014" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTSR0" comment="Interrupt_Status_Register_0"/>
    <register addr="40060018" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTMSR0" comment="Interrupt_MASK_Status_Register_0"/>
    <register addr="4006001c" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTGR1" comment="Interrupt_Generation_Register_1"/>
    <register addr="40060020" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTCR1" comment="Interrupt_Clear_Register_1"/>
    <register addr="40060024" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTMR1" comment="Interrupt_MASK_Register_1"/>
    <register addr="40060028" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTSR1" comment="Interrupt_Status_Register_1"/>
    <register addr="4006002c" rw_flags="RW" width="4" name="MB_CP2WL_M24_INTMSR1" comment="Interrupt_MASK_Status_Register_1"/>
    <register addr="4006004c" rw_flags="RW" width="4" name="MB_CP2WL_M24_MIF_INIT" comment="MIF Initialize and semaphore enable control register. (* writing 1 is only possible. It is goes to zero when Mailbox24 is reset.) (* related parameter HW_SEMA_EN)"/>
    <register addr="40060100" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[0]" comment="IS_Shared_Register array"/>
    <register addr="40060104" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[1]" comment="IS_Shared_Register array"/>
    <register addr="40060108" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[2]" comment="IS_Shared_Register array"/>
    <register addr="4006010c" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[3]" comment="IS_Shared_Register array"/>
    <register addr="40060110" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[4]" comment="IS_Shared_Register array"/>
    <register addr="40060114" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[5]" comment="IS_Shared_Register array"/>
    <register addr="40060118" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[6]" comment="IS_Shared_Register array"/>
    <register addr="4006011c" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[7]" comment="IS_Shared_Register array"/>
    <register addr="40060120" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[8]" comment="IS_Shared_Register array"/>
    <register addr="40060124" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[9]" comment="IS_Shared_Register array"/>
    <register addr="40060128" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[10]" comment="IS_Shared_Register array"/>
    <register addr="4006012c" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[11]" comment="IS_Shared_Register array"/>
    <register addr="40060130" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[12]" comment="IS_Shared_Register array"/>
    <register addr="40060134" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[13]" comment="IS_Shared_Register array"/>
    <register addr="40060138" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[14]" comment="IS_Shared_Register array"/>
    <register addr="4006013c" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[15]" comment="IS_Shared_Register array"/>
    <register addr="40060140" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[16]" comment="IS_Shared_Register array"/>
    <register addr="40060144" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[17]" comment="IS_Shared_Register array"/>
    <register addr="40060148" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[18]" comment="IS_Shared_Register array"/>
    <register addr="4006014c" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[19]" comment="IS_Shared_Register array"/>
    <register addr="40060150" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[20]" comment="IS_Shared_Register array"/>
    <register addr="40060154" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[21]" comment="IS_Shared_Register array"/>
    <register addr="40060158" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[22]" comment="IS_Shared_Register array"/>
    <register addr="4006015c" rw_flags="RW" width="4" name="MB_CP2WL_M24_ISSR[23]" comment="IS_Shared_Register array"/>
    <register addr="40060180" rw_flags="RW" width="4" name="MB_CP2WL_M24_SEMAPHORE" comment="Semaphore"/>
    <register addr="400601c0" rw_flags="RW" width="4" name="MB_CP2WL_M24_SEMA0CON" comment="APB channel 0 Semaphore control"/>
    <register addr="400601c8" rw_flags="R" width="4" name="MB_CP2WL_M24_SEMA0STATE" comment="APB channel 0 Semaphore status"/>
    <register addr="400601e0" rw_flags="RW" width="4" name="MB_CP2WL_M24_SEMA1CON" comment="APB channel 1 Semaphore control"/>
    <register addr="400601e8" rw_flags="R" width="4" name="MB_CP2WL_M24_SEMA1STATE" comment="APB channel 1 Semaphore status"/>
  </block>
</subsystem>
