ASCON.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/fsmAscon/ASCON.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
ascon_pack.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/ascon_pack.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
ascon_pack.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/ascon_pack.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
Pc.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/Pc.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
Permutation.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/Permutation.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
Pl.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/Pl.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
Ps.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/Ps.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
Sbox.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/Sbox.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
uart_pkg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/uart_pkg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
ad_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/ad_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
ascon.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/ascon.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
ascon_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/ascon_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
baud_generator.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/baud_generator.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
cipher_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/cipher_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
compteur.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/fsmAscon/compteur.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
compteur_double_init.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/compteur_double_init.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
fsm.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/fsmAscon/fsm.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
fsm_dcounter.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/fsm_dcounter.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
fsm_moore.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/fsm_moore.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
fsm_uart.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/fsm_uart.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
key_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/key_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
mux_state.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/mux_state.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
nonce_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/nonce_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
receive.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/receive.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
reg_sel.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/reg_sel.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
register_w_en.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/register_w_en.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
rx_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/rx_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
rxbit_dcounter.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/rxbit_dcounter.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
state_register_w_en.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/state_register_w_en.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
tag_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/tag_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
trans_receive.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/trans_receive.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
transmit.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/transmit.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
tx_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/tx_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
txbit_dcounter.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/txbit_dcounter.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
uart_core.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/uart_core.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
wave_reg.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/wave_reg.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
xor_begin_perm.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/xor_begin_perm.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
xor_end_perm.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/Sources_ascon-20250324/xor_end_perm.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
inter_spartan.sv,systemverilog,xil_defaultlib,../../../uart_ascon_light_el/uart_ascon_light_el.srcs/sources_1/imports/RTL2/inter_spartan.sv,incdir="../../../uart_ascon_light_el.gen/sources_1/ip/clk_wiz_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
