Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e3a34ba8b8a24e0e928367a99a0ee489 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_chrono_behav xil_defaultlib.tb_chrono -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture compteur of entity xil_defaultlib.compteur_N [\compteur_N(c_nb_bit_counter=27,...]
Compiling architecture compteur of entity xil_defaultlib.compteur_N [\compteur_N(c_nb_bit_counter=6,c...]
Compiling architecture chronometer of entity xil_defaultlib.chrono [\chrono(div=1)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_chrono
Built simulation snapshot tb_chrono_behav
