{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607008646909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607008646909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 20:47:26 2020 " "Processing started: Thu Dec 03 20:47:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607008646909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008646909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008646909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607008647209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607008647209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structure " "Found design unit 1: ALU-structure" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655064 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655064 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_XOR.vhd " "Can't analyze file -- file MY_XOR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607008655067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2-struct " "Found design unit 1: XOR2-struct" {  } { { "XOR2.vhd" "" { Text "D:/Project_A/XOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655068 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2 " "Found entity 1: XOR2" {  } { { "XOR2.vhd" "" { Text "D:/Project_A/XOR2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-plan " "Found design unit 1: XOR1-plan" {  } { { "XOR1.vhd" "" { Text "D:/Project_A/XOR1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655069 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "XOR1.vhd" "" { Text "D:/Project_A/XOR1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_cal-struct " "Found design unit 1: gp_cal-struct" {  } { { "gp_cal.vhd" "" { Text "D:/Project_A/gp_cal.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655070 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_cal " "Found entity 1: gp_cal" {  } { { "gp_cal.vhd" "" { Text "D:/Project_A/gp_cal.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_arr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_arr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GP_arr-calc " "Found design unit 1: GP_arr-calc" {  } { { "GP_arr.vhd" "" { Text "D:/Project_A/GP_arr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655071 ""} { "Info" "ISGN_ENTITY_NAME" "1 GP_arr " "Found entity 1: GP_arr" {  } { { "GP_arr.vhd" "" { Text "D:/Project_A/GP_arr.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655071 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR2 " "Entity \"OR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR2.vhd" "" { Text "D:/Project_A/OR2.vhd" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1607008655072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR2-struct " "Found design unit 1: OR2-struct" {  } { { "OR2.vhd" "" { Text "D:/Project_A/OR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655072 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND2 " "Entity \"AND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND2.vhd" "" { Text "D:/Project_A/AND2.vhd" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1607008655073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2-struct " "Found design unit 1: AND2-struct" {  } { { "AND2.vhd" "" { Text "D:/Project_A/AND2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_op-struct " "Found design unit 1: node_op-struct" {  } { { "node_op.vhd" "" { Text "D:/Project_A/node_op.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655074 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_op " "Found entity 1: node_op" {  } { { "node_op.vhd" "" { Text "D:/Project_A/node_op.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607008655074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607008655123 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A ALU.vhd(7) " "VHDL Signal Declaration warning at ALU.vhd(7): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607008655136 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C ALU.vhd(8) " "VHDL Signal Declaration warning at ALU.vhd(8): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607008655137 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z ALU.vhd(8) " "VHDL Signal Declaration warning at ALU.vhd(8): used implicit default value for signal \"Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607008655137 "|ALU"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[15\] GND " "Pin \"A\[15\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[14\] GND " "Pin \"A\[14\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[13\] GND " "Pin \"A\[13\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[12\] GND " "Pin \"A\[12\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] GND " "Pin \"A\[11\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[10\] GND " "Pin \"A\[10\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] GND " "Pin \"A\[9\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[8\] GND " "Pin \"A\[8\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] GND " "Pin \"A\[7\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[6\] GND " "Pin \"A\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] GND " "Pin \"A\[5\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] GND " "Pin \"A\[4\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[3\] GND " "Pin \"A\[3\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[2\] GND " "Pin \"A\[2\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] GND " "Pin \"A\[1\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[0\] GND " "Pin \"A\[0\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607008655421 "|ALU|Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607008655421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[15\] " "No output dependent on input pin \"D0\[15\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[14\] " "No output dependent on input pin \"D0\[14\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[13\] " "No output dependent on input pin \"D0\[13\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[12\] " "No output dependent on input pin \"D0\[12\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[11\] " "No output dependent on input pin \"D0\[11\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[10\] " "No output dependent on input pin \"D0\[10\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[9\] " "No output dependent on input pin \"D0\[9\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[8\] " "No output dependent on input pin \"D0\[8\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[7\] " "No output dependent on input pin \"D0\[7\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[6\] " "No output dependent on input pin \"D0\[6\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[5\] " "No output dependent on input pin \"D0\[5\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[4\] " "No output dependent on input pin \"D0\[4\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[3\] " "No output dependent on input pin \"D0\[3\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[2\] " "No output dependent on input pin \"D0\[2\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[1\] " "No output dependent on input pin \"D0\[1\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[0\] " "No output dependent on input pin \"D0\[0\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[15\] " "No output dependent on input pin \"D1\[15\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[14\] " "No output dependent on input pin \"D1\[14\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[13\] " "No output dependent on input pin \"D1\[13\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[12\] " "No output dependent on input pin \"D1\[12\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[11\] " "No output dependent on input pin \"D1\[11\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[10\] " "No output dependent on input pin \"D1\[10\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[9\] " "No output dependent on input pin \"D1\[9\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[8\] " "No output dependent on input pin \"D1\[8\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[7\] " "No output dependent on input pin \"D1\[7\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[6\] " "No output dependent on input pin \"D1\[6\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[5\] " "No output dependent on input pin \"D1\[5\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[4\] " "No output dependent on input pin \"D1\[4\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[3\] " "No output dependent on input pin \"D1\[3\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[2\] " "No output dependent on input pin \"D1\[2\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[1\] " "No output dependent on input pin \"D1\[1\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[0\] " "No output dependent on input pin \"D1\[0\]\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|D1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0 " "No output dependent on input pin \"S0\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|S0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1 " "No output dependent on input pin \"S1\"" {  } { { "ALU.vhd" "" { Text "D:/Project_A/ALU.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607008655450 "|ALU|S1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607008655450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607008655451 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607008655451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607008655451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607008655735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 20:47:35 2020 " "Processing ended: Thu Dec 03 20:47:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607008655735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607008655735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607008655735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607008655735 ""}
