5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd sbit_sel3.vcd -o sbit_sel3.cdd -v sbit_sel3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" sbit_sel3.v 10 29 1
2 1 14 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 12 83000b 1 0 31 0 32 33 4aa aa aa aa aa aa aa aa
1 b 12 83000e 1 0 31 0 32 33 aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" sbit_sel3.v 0 18 1
2 2 15 50005 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 3 15 10001 0 1 400 0 0 a
2 4 15 10005 1 37 11006 2 3
2 5 16 50005 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 6 16 10001 0 1 400 0 0 b
2 7 16 10005 1 37 a 5 6
2 8 17 a000d 1 0 20008 0 0 1 36 1
2 9 17 50005 1 0 20408 0 0 32 96 1 0 0 0 0 0 0 0
2 10 17 30003 1 1 408 0 0 b
2 11 17 30005 1 6 20608 9 10 32 34 100eaa faa faa faa faa faa faa faa
2 12 17 10006 0 23 400 0 11 a
2 13 17 1000d 1 37 a 8 12
4 13 0 0
4 7 13 13
4 4 7 7
3 1 main.$u1 "main.$u1" sbit_sel3.v 0 27 1
