// Generated by CIRCT 42e53322a
module deMux_1_to_4_df(	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:2:3
  input        I,	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:2:33
               S1,	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:2:45
               S0,	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:2:58
  output [3:0] Y	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:2:72
);

  wire _GEN = I & ~S1;	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:4:10, :5:10
  wire _GEN_0 = I & S1;	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:9:10
  assign Y = {_GEN_0 & S0, _GEN_0 & ~S0, _GEN & S0, _GEN & ~S0};	// /tmp/tmp.G42IryAzbZ/9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :11:10, :12:10, :13:10, :14:5
endmodule

