{"Luiz Andre Barroso": [0, ["Impact of Chip-Level Integration on Performance of OLTP Workloads", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Andreas Nowatzyk", "Ben Verghese"], "https://doi.org/10.1109/HPCA.2000.824334", "hpca", 2000]], "Kourosh Gharachorloo": [0, ["Impact of Chip-Level Integration on Performance of OLTP Workloads", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Andreas Nowatzyk", "Ben Verghese"], "https://doi.org/10.1109/HPCA.2000.824334", "hpca", 2000]], "Andreas Nowatzyk": [0, ["Impact of Chip-Level Integration on Performance of OLTP Workloads", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Andreas Nowatzyk", "Ben Verghese"], "https://doi.org/10.1109/HPCA.2000.824334", "hpca", 2000]], "Ben Verghese": [0, ["Impact of Chip-Level Integration on Performance of OLTP Workloads", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Andreas Nowatzyk", "Ben Verghese"], "https://doi.org/10.1109/HPCA.2000.824334", "hpca", 2000]], "Josep Torrellas": [0, ["Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration", ["Josep Torrellas", "Liuxi Yang", "Anthony-Trung Nguyen"], "https://doi.org/10.1109/HPCA.2000.824335", "hpca", 2000]], "Liuxi Yang": [1.168172746035534e-10, ["Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration", ["Josep Torrellas", "Liuxi Yang", "Anthony-Trung Nguyen"], "https://doi.org/10.1109/HPCA.2000.824335", "hpca", 2000]], "Anthony-Trung Nguyen": [0, ["Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration", ["Josep Torrellas", "Liuxi Yang", "Anthony-Trung Nguyen"], "https://doi.org/10.1109/HPCA.2000.824335", "hpca", 2000], ["High-Throughput Coherence Controllers", ["Ashwini K. Nanda", "Anthony-Trung Nguyen", "Maged M. Michael", "Douglas J. Joseph"], "https://doi.org/10.1109/HPCA.2000.824346", "hpca", 2000]], "Renato J. O. Figueiredo": [0, ["Impact of Heterogeneity on DSM Performance", ["Renato J. O. Figueiredo", "Jose A. B. Fortes"], "https://doi.org/10.1109/HPCA.2000.824336", "hpca", 2000]], "Jose A. B. Fortes": [0, ["Impact of Heterogeneity on DSM Performance", ["Renato J. O. Figueiredo", "Jose A. B. Fortes"], "https://doi.org/10.1109/HPCA.2000.824336", "hpca", 2000]], "Binu K. Mathew": [0, ["Design of a Parallel Vector Access Unit for SDRAM Memory Systems", ["Binu K. Mathew", "Sally A. McKee", "John B. Carter", "Al Davis"], "https://doi.org/10.1109/HPCA.2000.824337", "hpca", 2000]], "Sally A. McKee": [0, ["Design of a Parallel Vector Access Unit for SDRAM Memory Systems", ["Binu K. Mathew", "Sally A. McKee", "John B. Carter", "Al Davis"], "https://doi.org/10.1109/HPCA.2000.824337", "hpca", 2000]], "John B. Carter": [0, ["Design of a Parallel Vector Access Unit for SDRAM Memory Systems", ["Binu K. Mathew", "Sally A. McKee", "John B. Carter", "Al Davis"], "https://doi.org/10.1109/HPCA.2000.824337", "hpca", 2000]], "Al Davis": [0, ["Design of a Parallel Vector Access Unit for SDRAM Memory Systems", ["Binu K. Mathew", "Sally A. McKee", "John B. Carter", "Al Davis"], "https://doi.org/10.1109/HPCA.2000.824337", "hpca", 2000]], "Wayne A. Wong": [0, ["Modified LRU Policies for Improving Second-Level Cache Behavior", ["Wayne A. Wong", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.2000.824338", "hpca", 2000]], "Jean-Loup Baer": [0, ["Modified LRU Policies for Improving Second-Level Cache Behavior", ["Wayne A. Wong", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.2000.824338", "hpca", 2000]], "Stephan Jourdan": [0, ["eXtended Block Cache", ["Stephan Jourdan", "Lihu Rappoport", "Yoav Almog", "Mattan Erez", "Adi Yoaz", "Ronny Ronen"], "https://doi.org/10.1109/HPCA.2000.824339", "hpca", 2000]], "Lihu Rappoport": [0, ["eXtended Block Cache", ["Stephan Jourdan", "Lihu Rappoport", "Yoav Almog", "Mattan Erez", "Adi Yoaz", "Ronny Ronen"], "https://doi.org/10.1109/HPCA.2000.824339", "hpca", 2000]], "Yoav Almog": [0, ["eXtended Block Cache", ["Stephan Jourdan", "Lihu Rappoport", "Yoav Almog", "Mattan Erez", "Adi Yoaz", "Ronny Ronen"], "https://doi.org/10.1109/HPCA.2000.824339", "hpca", 2000]], "Mattan Erez": [0, ["eXtended Block Cache", ["Stephan Jourdan", "Lihu Rappoport", "Yoav Almog", "Mattan Erez", "Adi Yoaz", "Ronny Ronen"], "https://doi.org/10.1109/HPCA.2000.824339", "hpca", 2000]], "Adi Yoaz": [0, ["eXtended Block Cache", ["Stephan Jourdan", "Lihu Rappoport", "Yoav Almog", "Mattan Erez", "Adi Yoaz", "Ronny Ronen"], "https://doi.org/10.1109/HPCA.2000.824339", "hpca", 2000]], "Ronny Ronen": [0, ["eXtended Block Cache", ["Stephan Jourdan", "Lihu Rappoport", "Yoav Almog", "Mattan Erez", "Adi Yoaz", "Ronny Ronen"], "https://doi.org/10.1109/HPCA.2000.824339", "hpca", 2000]], "Li-Shiuan Peh": [0, ["Flit-Reservation Flow Control", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2000.824340", "hpca", 2000]], "William J. Dally": [0, ["Flit-Reservation Flow Control", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2000.824340", "hpca", 2000], ["Register Organization for Media Processing", ["Scott Rixner", "William J. Dally", "Brucek Khailany", "Peter R. Mattson", "Ujval J. Kapasi", "John D. Owens"], "https://doi.org/10.1109/HPCA.2000.824366", "hpca", 2000]], "Rafael Casado": [0, ["Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks", ["Rafael Casado", "Aurelio Bermudez", "Francisco J. Quiles", "Jose L. Sanchez", "Jose Duato"], "https://doi.org/10.1109/HPCA.2000.824341", "hpca", 2000]], "Aurelio Bermudez": [0, ["Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks", ["Rafael Casado", "Aurelio Bermudez", "Francisco J. Quiles", "Jose L. Sanchez", "Jose Duato"], "https://doi.org/10.1109/HPCA.2000.824341", "hpca", 2000]], "Francisco J. Quiles": [0, ["Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks", ["Rafael Casado", "Aurelio Bermudez", "Francisco J. Quiles", "Jose L. Sanchez", "Jose Duato"], "https://doi.org/10.1109/HPCA.2000.824341", "hpca", 2000]], "Jose L. Sanchez": [0, ["Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks", ["Rafael Casado", "Aurelio Bermudez", "Francisco J. Quiles", "Jose L. Sanchez", "Jose Duato"], "https://doi.org/10.1109/HPCA.2000.824341", "hpca", 2000]], "Jose Duato": [0, ["Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks", ["Rafael Casado", "Aurelio Bermudez", "Francisco J. Quiles", "Jose L. Sanchez", "Jose Duato"], "https://doi.org/10.1109/HPCA.2000.824341", "hpca", 2000]], "Ki Hwan Yum": [0, ["Investigating QoS Support for Traffic Mixes with the MediaWorm Router", ["Ki Hwan Yum", "Aniruddha S. Vaidya", "Chita R. Das", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824342", "hpca", 2000]], "Aniruddha S. Vaidya": [0, ["Investigating QoS Support for Traffic Mixes with the MediaWorm Router", ["Ki Hwan Yum", "Aniruddha S. Vaidya", "Chita R. Das", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824342", "hpca", 2000]], "Chita R. Das": [0, ["Investigating QoS Support for Traffic Mixes with the MediaWorm Router", ["Ki Hwan Yum", "Aniruddha S. Vaidya", "Chita R. Das", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824342", "hpca", 2000]], "Anand Sivasubramaniam": [0, ["Investigating QoS Support for Traffic Mixes with the MediaWorm Router", ["Ki Hwan Yum", "Aniruddha S. Vaidya", "Chita R. Das", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824342", "hpca", 2000], ["Architectural Issues in Java Runtime Systems", ["Ramesh Radhakrishnan", "Narayanan Vijaykrishnan", "Lizy Kurian John", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824367", "hpca", 2000]], "James Burns": [0, ["Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight?", ["James Burns", "Jean-Luc Gaudiot"], "https://doi.org/10.1109/HPCA.2000.824343", "hpca", 2000]], "Jean-Luc Gaudiot": [0, ["Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight?", ["James Burns", "Jean-Luc Gaudiot"], "https://doi.org/10.1109/HPCA.2000.824343", "hpca", 2000]], "Todd C. Mowry": [0, ["Software-Controlled Multithreading Using Informing Memory Operations", ["Todd C. Mowry", "Sherwyn R. Ramkissoon"], "https://doi.org/10.1109/HPCA.2000.824344", "hpca", 2000]], "Sherwyn R. Ramkissoon": [0, ["Software-Controlled Multithreading Using Informing Memory Operations", ["Todd C. Mowry", "Sherwyn R. Ramkissoon"], "https://doi.org/10.1109/HPCA.2000.824344", "hpca", 2000]], "Ramon Canal": [0, ["Dynamic Cluster Assignment Mechanisms", ["Ramon Canal", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2000.824345", "hpca", 2000]], "Joan-Manuel Parcerisa": [0, ["Dynamic Cluster Assignment Mechanisms", ["Ramon Canal", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2000.824345", "hpca", 2000]], "Antonio Gonzalez": [0, ["Dynamic Cluster Assignment Mechanisms", ["Ramon Canal", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2000.824345", "hpca", 2000]], "Ashwini K. Nanda": [0, ["High-Throughput Coherence Controllers", ["Ashwini K. Nanda", "Anthony-Trung Nguyen", "Maged M. Michael", "Douglas J. Joseph"], "https://doi.org/10.1109/HPCA.2000.824346", "hpca", 2000]], "Maged M. Michael": [0, ["High-Throughput Coherence Controllers", ["Ashwini K. Nanda", "Anthony-Trung Nguyen", "Maged M. Michael", "Douglas J. Joseph"], "https://doi.org/10.1109/HPCA.2000.824346", "hpca", 2000]], "Douglas J. Joseph": [0, ["High-Throughput Coherence Controllers", ["Ashwini K. Nanda", "Anthony-Trung Nguyen", "Maged M. Michael", "Douglas J. Joseph"], "https://doi.org/10.1109/HPCA.2000.824346", "hpca", 2000]], "Stefanos Kaxiras": [0, ["Coherence Communication Prediction in Shared-Memory Multiprocessors", ["Stefanos Kaxiras", "Cliff Young"], "https://doi.org/10.1109/HPCA.2000.824347", "hpca", 2000]], "Cliff Young": [0, ["Coherence Communication Prediction in Shared-Memory Multiprocessors", ["Stefanos Kaxiras", "Cliff Young"], "https://doi.org/10.1109/HPCA.2000.824347", "hpca", 2000]], "Ravi Rajwar": [0, ["Improving the Throughput of Synchronization by Insertion of Delays", ["Ravi Rajwar", "Alain Kagi", "James R. Goodman"], "https://doi.org/10.1109/HPCA.2000.824348", "hpca", 2000]], "Alain Kagi": [0, ["Improving the Throughput of Synchronization by Insertion of Delays", ["Ravi Rajwar", "Alain Kagi", "James R. Goodman"], "https://doi.org/10.1109/HPCA.2000.824348", "hpca", 2000]], "James R. Goodman": [0, ["Improving the Throughput of Synchronization by Insertion of Delays", ["Ravi Rajwar", "Alain Kagi", "James R. Goodman"], "https://doi.org/10.1109/HPCA.2000.824348", "hpca", 2000]], "Marta Jimenez": [0, ["On the Performance of Hand vs. Automatically Optimized Numerical Codes", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez"], "https://doi.org/10.1109/HPCA.2000.824349", "hpca", 2000]], "Jose M. Llaberia": [0, ["On the Performance of Hand vs. Automatically Optimized Numerical Codes", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez"], "https://doi.org/10.1109/HPCA.2000.824349", "hpca", 2000]], "Agustin Fernandez": [0, ["On the Performance of Hand vs. Automatically Optimized Numerical Codes", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez"], "https://doi.org/10.1109/HPCA.2000.824349", "hpca", 2000]], "Siddhartha Chatterjee": [0, ["Cache-Efficient Matrix Transposition", ["Siddhartha Chatterjee", "Sandeep Sen"], "https://doi.org/10.1109/HPCA.2000.824350", "hpca", 2000]], "Sandeep Sen": [0, ["Cache-Efficient Matrix Transposition", ["Siddhartha Chatterjee", "Sandeep Sen"], "https://doi.org/10.1109/HPCA.2000.824350", "hpca", 2000]], "Magnus Karlsson": [0, ["A Prefetching Technique for Irregular Accesses to Linked Data Structures", ["Magnus Karlsson", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2000.824351", "hpca", 2000]], "Fredrik Dahlgren": [0, ["A Prefetching Technique for Irregular Accesses to Linked Data Structures", ["Magnus Karlsson", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2000.824351", "hpca", 2000]], "Per Stenstrom": [0, ["A Prefetching Technique for Irregular Accesses to Linked Data Structures", ["Magnus Karlsson", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2000.824351", "hpca", 2000]], "Charles Lefurgy": [0, ["Reducing Code Size with Run-Time Decompression", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2000.824352", "hpca", 2000]], "Eva Piccininni": [0, ["Reducing Code Size with Run-Time Decompression", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2000.824352", "hpca", 2000]], "Trevor N. Mudge": [0, ["Reducing Code Size with Run-Time Decompression", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2000.824352", "hpca", 2000]], "Sang Jeong Lee": [0.9413949400186539, ["Decoupled Value Prediction on Trace Processors", ["Sang Jeong Lee", "Yuan Wang", "Pen-Chung Yew"], "https://doi.org/10.1109/HPCA.2000.824353", "hpca", 2000]], "Yuan Wang": [0.18233168497681618, ["Decoupled Value Prediction on Trace Processors", ["Sang Jeong Lee", "Yuan Wang", "Pen-Chung Yew"], "https://doi.org/10.1109/HPCA.2000.824353", "hpca", 2000]], "Pen-Chung Yew": [0, ["Decoupled Value Prediction on Trace Processors", ["Sang Jeong Lee", "Yuan Wang", "Pen-Chung Yew"], "https://doi.org/10.1109/HPCA.2000.824353", "hpca", 2000]], "Michael Haungs": [0, ["Branch Transition Rate: A New Metric for Improved Branch Classification Analysis", ["Michael Haungs", "Phil Sallee", "Matthew K. Farrens"], "https://doi.org/10.1109/HPCA.2000.824354", "hpca", 2000]], "Phil Sallee": [0, ["Branch Transition Rate: A New Metric for Improved Branch Classification Analysis", ["Michael Haungs", "Phil Sallee", "Matthew K. Farrens"], "https://doi.org/10.1109/HPCA.2000.824354", "hpca", 2000]], "Matthew K. Farrens": [0, ["Branch Transition Rate: A New Metric for Improved Branch Classification Analysis", ["Michael Haungs", "Phil Sallee", "Matthew K. Farrens"], "https://doi.org/10.1109/HPCA.2000.824354", "hpca", 2000]], "Harish Patil": [0, ["Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing", ["Harish Patil", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2000.824355", "hpca", 2000]], "Joel S. Emer": [0, ["Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing", ["Harish Patil", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2000.824355", "hpca", 2000]], "Robert Stets": [0, ["The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing", ["Robert Stets", "Sandhya Dwarkadas", "Leonidas I. Kontothanassis", "Umit Rencuzogullari", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2000.824356", "hpca", 2000]], "Sandhya Dwarkadas": [0, ["The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing", ["Robert Stets", "Sandhya Dwarkadas", "Leonidas I. Kontothanassis", "Umit Rencuzogullari", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2000.824356", "hpca", 2000]], "Leonidas I. Kontothanassis": [0, ["The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing", ["Robert Stets", "Sandhya Dwarkadas", "Leonidas I. Kontothanassis", "Umit Rencuzogullari", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2000.824356", "hpca", 2000]], "Umit Rencuzogullari": [0, ["The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing", ["Robert Stets", "Sandhya Dwarkadas", "Leonidas I. Kontothanassis", "Umit Rencuzogullari", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2000.824356", "hpca", 2000]], "Michael L. Scott": [0, ["The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing", ["Robert Stets", "Sandhya Dwarkadas", "Leonidas I. Kontothanassis", "Umit Rencuzogullari", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2000.824356", "hpca", 2000]], "Peter M. Behr": [0, ["PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620", ["Peter M. Behr", "S. Pletner", "Angela C. Sodan"], "https://doi.org/10.1109/HPCA.2000.824357", "hpca", 2000]], "S. Pletner": [0, ["PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620", ["Peter M. Behr", "S. Pletner", "Angela C. Sodan"], "https://doi.org/10.1109/HPCA.2000.824357", "hpca", 2000]], "Angela C. Sodan": [0, ["PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620", ["Peter M. Behr", "S. Pletner", "Angela C. Sodan"], "https://doi.org/10.1109/HPCA.2000.824357", "hpca", 2000]], "Takeo Hosomi": [0, ["A DSM Architecture for a Parallel Computer Cenju-4", ["Takeo Hosomi", "Yasushi Kanoh", "Masaaki Nakamura", "Tetsuya Hirose"], "https://doi.org/10.1109/HPCA.2000.824358", "hpca", 2000]], "Yasushi Kanoh": [0, ["A DSM Architecture for a Parallel Computer Cenju-4", ["Takeo Hosomi", "Yasushi Kanoh", "Masaaki Nakamura", "Tetsuya Hirose"], "https://doi.org/10.1109/HPCA.2000.824358", "hpca", 2000]], "Masaaki Nakamura": [0, ["A DSM Architecture for a Parallel Computer Cenju-4", ["Takeo Hosomi", "Yasushi Kanoh", "Masaaki Nakamura", "Tetsuya Hirose"], "https://doi.org/10.1109/HPCA.2000.824358", "hpca", 2000]], "Tetsuya Hirose": [0, ["A DSM Architecture for a Parallel Computer Cenju-4", ["Takeo Hosomi", "Yasushi Kanoh", "Masaaki Nakamura", "Tetsuya Hirose"], "https://doi.org/10.1109/HPCA.2000.824358", "hpca", 2000]], "Andreas Moshovos": [0, ["Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2000.824359", "hpca", 2000]], "Gurindar S. Sohi": [0, ["Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2000.824359", "hpca", 2000]], "Henk Neefs": [0, ["A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks", ["Henk Neefs", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2000.824360", "hpca", 2000]], "Hans Vandierendonck": [0, ["A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks", ["Henk Neefs", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2000.824360", "hpca", 2000]], "Koenraad De Bosschere": [0, ["A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks", ["Henk Neefs", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2000.824360", "hpca", 2000]], "Alex Ramirez": [0, ["Trace Cache Redundancy: Red & Blue Traces", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2000.824361", "hpca", 2000]], "Josep-Lluis Larriba-Pey": [0, ["Trace Cache Redundancy: Red & Blue Traces", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2000.824361", "hpca", 2000]], "Mateo Valero": [0, ["Trace Cache Redundancy: Red & Blue Traces", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2000.824361", "hpca", 2000]], "Mustafa Uysal": [0, ["Evaluation of Active Disks for Decision Support Databases", ["Mustafa Uysal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1109/HPCA.2000.824363", "hpca", 2000]], "Anurag Acharya": [0, ["Evaluation of Active Disks for Decision Support Databases", ["Mustafa Uysal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1109/HPCA.2000.824363", "hpca", 2000]], "Joel H. Saltz": [0, ["Evaluation of Active Disks for Decision Support Databases", ["Mustafa Uysal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1109/HPCA.2000.824363", "hpca", 2000]], "Franck Cappello": [0, ["Investigating the Performance of Two Programming Models for Clusters of SMP PCs", ["Franck Cappello", "Olivier Richard", "Daniel Etiemble"], "https://doi.org/10.1109/HPCA.2000.824364", "hpca", 2000]], "Olivier Richard": [0, ["Investigating the Performance of Two Programming Models for Clusters of SMP PCs", ["Franck Cappello", "Olivier Richard", "Daniel Etiemble"], "https://doi.org/10.1109/HPCA.2000.824364", "hpca", 2000]], "Daniel Etiemble": [0, ["Investigating the Performance of Two Programming Models for Clusters of SMP PCs", ["Franck Cappello", "Olivier Richard", "Daniel Etiemble"], "https://doi.org/10.1109/HPCA.2000.824364", "hpca", 2000]], "Robert Bosch": [0, ["Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study", ["Robert Bosch", "Chris Stolte", "Gordon Stoll", "Mendel Rosenblum", "Pat Hanrahan"], "https://doi.org/10.1109/HPCA.2000.824365", "hpca", 2000]], "Chris Stolte": [0, ["Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study", ["Robert Bosch", "Chris Stolte", "Gordon Stoll", "Mendel Rosenblum", "Pat Hanrahan"], "https://doi.org/10.1109/HPCA.2000.824365", "hpca", 2000]], "Gordon Stoll": [0, ["Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study", ["Robert Bosch", "Chris Stolte", "Gordon Stoll", "Mendel Rosenblum", "Pat Hanrahan"], "https://doi.org/10.1109/HPCA.2000.824365", "hpca", 2000]], "Mendel Rosenblum": [0, ["Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study", ["Robert Bosch", "Chris Stolte", "Gordon Stoll", "Mendel Rosenblum", "Pat Hanrahan"], "https://doi.org/10.1109/HPCA.2000.824365", "hpca", 2000]], "Pat Hanrahan": [0, ["Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study", ["Robert Bosch", "Chris Stolte", "Gordon Stoll", "Mendel Rosenblum", "Pat Hanrahan"], "https://doi.org/10.1109/HPCA.2000.824365", "hpca", 2000]], "Scott Rixner": [0, ["Register Organization for Media Processing", ["Scott Rixner", "William J. Dally", "Brucek Khailany", "Peter R. Mattson", "Ujval J. Kapasi", "John D. Owens"], "https://doi.org/10.1109/HPCA.2000.824366", "hpca", 2000]], "Brucek Khailany": [0, ["Register Organization for Media Processing", ["Scott Rixner", "William J. Dally", "Brucek Khailany", "Peter R. Mattson", "Ujval J. Kapasi", "John D. Owens"], "https://doi.org/10.1109/HPCA.2000.824366", "hpca", 2000]], "Peter R. Mattson": [0, ["Register Organization for Media Processing", ["Scott Rixner", "William J. Dally", "Brucek Khailany", "Peter R. Mattson", "Ujval J. Kapasi", "John D. Owens"], "https://doi.org/10.1109/HPCA.2000.824366", "hpca", 2000]], "Ujval J. Kapasi": [0, ["Register Organization for Media Processing", ["Scott Rixner", "William J. Dally", "Brucek Khailany", "Peter R. Mattson", "Ujval J. Kapasi", "John D. Owens"], "https://doi.org/10.1109/HPCA.2000.824366", "hpca", 2000]], "John D. Owens": [0, ["Register Organization for Media Processing", ["Scott Rixner", "William J. Dally", "Brucek Khailany", "Peter R. Mattson", "Ujval J. Kapasi", "John D. Owens"], "https://doi.org/10.1109/HPCA.2000.824366", "hpca", 2000]], "Ramesh Radhakrishnan": [0, ["Architectural Issues in Java Runtime Systems", ["Ramesh Radhakrishnan", "Narayanan Vijaykrishnan", "Lizy Kurian John", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824367", "hpca", 2000]], "Narayanan Vijaykrishnan": [0, ["Architectural Issues in Java Runtime Systems", ["Ramesh Radhakrishnan", "Narayanan Vijaykrishnan", "Lizy Kurian John", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824367", "hpca", 2000]], "Lizy Kurian John": [0, ["Architectural Issues in Java Runtime Systems", ["Ramesh Radhakrishnan", "Narayanan Vijaykrishnan", "Lizy Kurian John", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824367", "hpca", 2000]], "Alexis Vartanian": [0, ["The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1109/HPCA.2000.824368", "hpca", 2000]], "Jean-Luc Bechennec": [0, ["The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1109/HPCA.2000.824368", "hpca", 2000]], "Nathalie Drach-Temam": [0, ["The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1109/HPCA.2000.824368", "hpca", 2000]], "Tzi-cker Chiueh": [0, ["Cache Memory Design for Network Processors", ["Tzi-cker Chiueh", "Prashant Pradhan"], "https://doi.org/10.1109/HPCA.2000.824369", "hpca", 2000]], "Prashant Pradhan": [0, ["Cache Memory Design for Network Processors", ["Tzi-cker Chiueh", "Prashant Pradhan"], "https://doi.org/10.1109/HPCA.2000.824369", "hpca", 2000]]}