Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  2 17:35:23 2025
| Host         : EntangledPC running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 44804 |     0 |          0 |    230400 | 19.45 |
|   LUT as Logic             | 41297 |     0 |          0 |    230400 | 17.92 |
|   LUT as Memory            |  3507 |     0 |          0 |    101760 |  3.45 |
|     LUT as Distributed RAM |  2616 |     0 |            |           |       |
|     LUT as Shift Register  |   891 |     0 |            |           |       |
| CLB Registers              | 53038 |     2 |          0 |    460800 | 11.51 |
|   Register as Flip Flop    | 53038 |     2 |          0 |    460800 | 11.51 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |  3066 |     0 |          0 |     28800 | 10.65 |
| F7 Muxes                   |    77 |     0 |          0 |    115200 |  0.07 |
| F8 Muxes                   |     0 |     0 |          0 |     57600 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 80    |          Yes |           - |          Set |
| 6490  |          Yes |           - |        Reset |
| 1056  |          Yes |         Set |            - |
| 45412 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  8255 |     0 |          0 |     28800 | 28.66 |
|   CLBL                                     |  4463 |     0 |            |           |       |
|   CLBM                                     |  3792 |     0 |            |           |       |
| LUT as Logic                               | 41297 |     0 |          0 |    230400 | 17.92 |
|   using O5 output only                     |   423 |       |            |           |       |
|   using O6 output only                     | 35057 |       |            |           |       |
|   using O5 and O6                          |  5817 |       |            |           |       |
| LUT as Memory                              |  3507 |     0 |          0 |    101760 |  3.45 |
|   LUT as Distributed RAM                   |  2616 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1292 |       |            |           |       |
|     using O5 and O6                        |  1324 |       |            |           |       |
|   LUT as Shift Register                    |   891 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   651 |       |            |           |       |
|     using O5 and O6                        |   240 |       |            |           |       |
| CLB Registers                              | 53038 |     0 |          0 |    460800 | 11.51 |
|   Register driven from within the CLB      | 37489 |       |            |           |       |
|   Register driven from outside the CLB     | 15549 |       |            |           |       |
|     LUT in front of the register is unused | 11539 |       |            |           |       |
|     LUT in front of the register is used   |  4010 |       |            |           |       |
| Unique Control Sets                        |  1206 |       |          0 |     57600 |  2.09 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  160 |     0 |          0 |       312 | 51.28 |
|   RAMB36/FIFO*    |  159 |     0 |          0 |       312 | 50.96 |
|     RAMB36E2 only |  159 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |       624 |  0.32 |
|     RAMB18E2 only |    2 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   64 |     0 |          0 |      1728 |  3.70 |
|   DSP48E2 only |   64 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   58 |    58 |          0 |       360 | 16.11 |
| HPIOB_M          |   28 |    28 |          0 |       144 | 19.44 |
|   INPUT          |    9 |       |            |           |       |
|   OUTPUT         |   12 |       |            |           |       |
|   BIDIR          |    7 |       |            |           |       |
| HPIOB_S          |   29 |    29 |          0 |       144 | 20.14 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |   10 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |          0 |        24 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    3 |     3 |          0 |       192 |  1.56 |
|   DIFFINBUF      |    3 |     3 |            |           |       |
| HPIOBDIFFOUTBUF  |    1 |     1 |          0 |       192 |  0.52 |
|   OBUFDS         |    1 |     1 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       544 |  0.92 |
|   BUFGCE             |    1 |     0 |          0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       144 |  1.39 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    8 |     8 |          0 |        20 |  40.00 |
| GTHE4_COMMON    |    2 |     0 |          0 |         5 |  40.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 45412 |            Register |
| LUT3          | 18203 |                 CLB |
| LUT2          | 13508 |                 CLB |
| LUT6          |  7392 |                 CLB |
| FDCE          |  6490 |            Register |
| LUT5          |  4017 |                 CLB |
| LUT4          |  3212 |                 CLB |
| CARRY8        |  3066 |                 CLB |
| RAMD32        |  2320 |                 CLB |
| RAMD64E       |  1280 |                 CLB |
| FDSE          |  1056 |            Register |
| LUT1          |   782 |                 CLB |
| SRL16E        |   587 |                 CLB |
| SRLC32E       |   544 |                 CLB |
| RAMS32        |   340 |                 CLB |
| RAMB36E2      |   159 |            BLOCKRAM |
| FDPE          |    80 |            Register |
| MUXF7         |    77 |                 CLB |
| DSP48E2       |    64 |          Arithmetic |
| IBUFCTRL      |    25 |              Others |
| INBUF         |    22 |                 I/O |
| OBUF          |    19 |                 I/O |
| OBUFT         |    17 |                 I/O |
| GTHE4_CHANNEL |     8 |            Advanced |
| DIFFINBUF     |     3 |                 I/O |
| RAMB18E2      |     2 |            BLOCKRAM |
| GTHE4_COMMON  |     2 |            Advanced |
| BUFG_PS       |     2 |               Clock |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFG_GT       |     2 |               Clock |
| PS8           |     1 |            Advanced |
| OBUFDS        |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| BUFGCE        |     1 |               Clock |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------------------------------------------------------+------+
|                         Ref Name                         | Used |
+----------------------------------------------------------+------+
| system_axi_hp0_interconnect_0_sc_node_v1_0_15_si_handler |    1 |
+----------------------------------------------------------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| system_util_mxfe_xcvr_0            |    1 |
| system_util_mxfe_upack_0           |    1 |
| system_util_mxfe_cpack_0           |    1 |
| system_upack_rst_logic_0           |    1 |
| system_tx_device_clk_rstgen_0      |    1 |
| system_tx_axi_0                    |    1 |
| system_tx_0                        |    1 |
| system_sys_rstgen_0                |    1 |
| system_sys_ps8_0                   |    1 |
| system_sys_250m_rstgen_0           |    1 |
| system_storage_unit_1              |    1 |
| system_storage_unit_0              |    1 |
| system_rx_do_rstout_logic_0        |    1 |
| system_rx_device_clk_rstgen_0      |    1 |
| system_rx_axi_0                    |    1 |
| system_rx_0                        |    1 |
| system_rom_sys_0_0                 |    1 |
| system_manual_sync_or_0            |    1 |
| system_i_data_offload_1            |    1 |
| system_i_data_offload_0            |    1 |
| system_dac_tpl_core_0              |    1 |
| system_cpack_rst_logic_0           |    1 |
| system_axi_sysid_0_0               |    1 |
| system_axi_mxfe_tx_xcvr_0          |    1 |
| system_axi_mxfe_tx_dma_0           |    1 |
| system_axi_mxfe_rx_xcvr_0          |    1 |
| system_axi_mxfe_rx_dma_0           |    1 |
| system_axi_hpm0_lpd_interconnect_0 |    1 |
| system_axi_hp2_interconnect_0      |    1 |
| system_axi_hp1_interconnect_0      |    1 |
| system_axi_hp0_interconnect_0      |    1 |
| system_adc_tpl_core_0              |    1 |
+------------------------------------+------+


