

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113'
================================================================
* Date:           Tue Mar  4 14:33:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.683 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4105|     4105|  32.840 us|  32.840 us|  4105|  4105|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MOD_PLAINTEXTMODULUS_fu_230  |MOD_PLAINTEXTMODULUS  |        4|        4|  32.000 ns|  32.000 ns|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_MOD_MODULUS_LOOP1  |     4103|     4103|        12|          4|          1|  1024|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     339|    554|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    407|    -|
|Register         |        -|    -|    1220|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1559|   1397|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |grp_MOD_PLAINTEXTMODULUS_fu_230  |MOD_PLAINTEXTMODULUS  |        0|   0|  339|  514|    0|
    |mux_4_2_32_1_1_U283              |mux_4_2_32_1_1        |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U284              |mux_4_2_32_1_1        |        0|   0|    0|   20|    0|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                            |                      |        0|   0|  339|  554|    0|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_319_p2   |         +|   0|  0|  14|          13|           3|
    |or_ln101_3_fu_330_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln101_4_fu_343_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln101_fu_305_p2    |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  52|          50|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |DataRAM_10_address0                        |  25|          5|   12|         60|
    |DataRAM_10_address1                        |  25|          5|   12|         60|
    |DataRAM_10_d0                              |  14|          3|   32|         96|
    |DataRAM_10_d1                              |  14|          3|   32|         96|
    |DataRAM_1_address0                         |  25|          5|   12|         60|
    |DataRAM_1_address1                         |  25|          5|   12|         60|
    |DataRAM_1_d0                               |  14|          3|   32|         96|
    |DataRAM_1_d1                               |  14|          3|   32|         96|
    |DataRAM_4_address0                         |  25|          5|   12|         60|
    |DataRAM_4_address1                         |  25|          5|   12|         60|
    |DataRAM_4_d0                               |  14|          3|   32|         96|
    |DataRAM_4_d1                               |  14|          3|   32|         96|
    |DataRAM_7_address0                         |  25|          5|   12|         60|
    |DataRAM_7_address1                         |  25|          5|   12|         60|
    |DataRAM_7_d0                               |  14|          3|   32|         96|
    |DataRAM_7_d1                               |  14|          3|   32|         96|
    |ap_NS_fsm                                  |  25|          5|    1|          5|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                         |   9|          2|   13|         26|
    |grp_MOD_PLAINTEXTMODULUS_fu_230_input_val  |  25|          5|   32|        160|
    |j_10_fu_56                                 |   9|          2|   13|         26|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 407|         84|  414|       1471|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_2_reg_394                |  12|   0|   12|          0|
    |DataRAM_10_addr_2_reg_394_pp0_iter1_reg  |  12|   0|   12|          0|
    |DataRAM_10_addr_3_reg_417                |  11|   0|   12|          1|
    |DataRAM_10_addr_4_reg_446                |  11|   0|   12|          1|
    |DataRAM_10_addr_5_reg_467                |  10|   0|   12|          2|
    |DataRAM_1_addr_2_reg_379                 |  12|   0|   12|          0|
    |DataRAM_1_addr_2_reg_379_pp0_iter1_reg   |  12|   0|   12|          0|
    |DataRAM_1_addr_3_reg_399                 |  11|   0|   12|          1|
    |DataRAM_1_addr_4_reg_428                 |  11|   0|   12|          1|
    |DataRAM_1_addr_5_reg_452                 |  10|   0|   12|          2|
    |DataRAM_4_addr_2_reg_384                 |  12|   0|   12|          0|
    |DataRAM_4_addr_2_reg_384_pp0_iter1_reg   |  12|   0|   12|          0|
    |DataRAM_4_addr_3_reg_405                 |  11|   0|   12|          1|
    |DataRAM_4_addr_4_reg_434                 |  11|   0|   12|          1|
    |DataRAM_4_addr_5_reg_457                 |  10|   0|   12|          2|
    |DataRAM_7_addr_2_reg_389                 |  12|   0|   12|          0|
    |DataRAM_7_addr_2_reg_389_pp0_iter1_reg   |  12|   0|   12|          0|
    |DataRAM_7_addr_3_reg_411                 |  11|   0|   12|          1|
    |DataRAM_7_addr_4_reg_440                 |  11|   0|   12|          1|
    |DataRAM_7_addr_5_reg_462                 |  10|   0|   12|          2|
    |ModInput_4_reg_472                       |  32|   0|   32|          0|
    |ModInput_5_reg_477                       |  32|   0|   32|          0|
    |ModInput_6_reg_482                       |  32|   0|   32|          0|
    |ModInput_reg_423                         |  32|   0|   32|          0|
    |ModRes_5_reg_487                         |  32|   0|   32|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |empty_reg_373                            |  12|   0|   12|          0|
    |j_10_fu_56                               |  13|   0|   13|          0|
    |reg_265                                  |  32|   0|   32|          0|
    |tmp_reg_369                              |   1|   0|    1|          0|
    |tmp_reg_369_pp0_iter1_reg                |   1|   0|    1|          0|
    |DataRAM_10_addr_3_reg_417                |  64|  32|   12|          1|
    |DataRAM_10_addr_4_reg_446                |  64|  32|   12|          1|
    |DataRAM_10_addr_5_reg_467                |  64|  32|   12|          2|
    |DataRAM_1_addr_3_reg_399                 |  64|  32|   12|          1|
    |DataRAM_1_addr_4_reg_428                 |  64|  32|   12|          1|
    |DataRAM_1_addr_5_reg_452                 |  64|  32|   12|          2|
    |DataRAM_4_addr_3_reg_405                 |  64|  32|   12|          1|
    |DataRAM_4_addr_4_reg_434                 |  64|  32|   12|          1|
    |DataRAM_4_addr_5_reg_457                 |  64|  32|   12|          2|
    |DataRAM_7_addr_3_reg_411                 |  64|  32|   12|          1|
    |DataRAM_7_addr_4_reg_440                 |  64|  32|   12|          1|
    |DataRAM_7_addr_5_reg_462                 |  64|  32|   12|          2|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1220| 384|  612|         32|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|DataRAM_1_address0   |  out|   12|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_address1   |  out|   12|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_ce1        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_we1        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_d1         |  out|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_q1         |   in|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_4_address0   |  out|   12|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_address1   |  out|   12|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_ce1        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_we1        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_d1         |  out|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_q1         |   in|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_7_address0   |  out|   12|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_address1   |  out|   12|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_ce1        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_we1        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_d1         |  out|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_q1         |   in|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_10_address0  |  out|   12|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_address1  |  out|   12|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_ce1       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_we1       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_d1        |  out|   32|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_q1        |   in|   32|   ap_memory|                                DataRAM_10|         array|
|RAMSel_cast          |   in|    2|     ap_none|                               RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

