# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do AddAndMinus_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {AddAndMinus.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AddAndMinus
# 
# Top level modules:
# 	AddAndMinus
# 
# vlog -vlog01compat -work work +incdir+D:/EDA/Calculator/simulation/modelsim {D:/EDA/Calculator/simulation/modelsim/AddAndMinus.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AddAndMinus_vlg_tst
# 
# Top level modules:
# 	AddAndMinus_vlg_tst
# 
# vsim -t 1ps -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  AddAndMinus_vlg_tst
# vsim -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps AddAndMinus_vlg_tst 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 1
# Break in Module AddAndMinus_vlg_tst at D:/EDA/Calculator/simulation/modelsim/AddAndMinus.vt line 81
# Simulation Breakpoint: 1
# Break in Module AddAndMinus_vlg_tst at D:/EDA/Calculator/simulation/modelsim/AddAndMinus.vt line 81
# MACRO ./AddAndMinus_run_msim_gate_verilog.do PAUSED at line 17
