Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/root/FPGA-MISC/Serial_SRAM/test_one.vhd" into library work
Parsing entity <test_one>.
Parsing architecture <Behavioral> of entity <test_one>.
Parsing VHDL file "/root/FPGA-MISC/Serial_SRAM/test.vhd" into library work
Parsing entity <test>.
Parsing architecture <Behavioral> of entity <test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <test> (architecture <Behavioral>) from library <work>.

Elaborating entity <test_one> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "/root/FPGA-MISC/Serial_SRAM/test.vhd".
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <address>.
    Found 8-bit register for signal <data_in>.
    Found 4-bit register for signal <state>.
    Found 23-bit register for signal <counter>.
    Found 1-bit register for signal <clk_20>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <start>.
INFO:Xst:1799 - State send2 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 12                                             |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit adder for signal <counter[22]_GND_5_o_add_2_OUT> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <test> synthesized.

Synthesizing Unit <test_one>.
    Related source file is "/root/FPGA-MISC/Serial_SRAM/test_one.vhd".
    Found 1-bit register for signal <done>.
    Found 3-bit register for signal <state>.
    Found 2-bit register for signal <pulse>.
    Found 4-bit register for signal <data_pos>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <so>.
    Found 1-bit register for signal <local_we>.
    Found 8-bit register for signal <local_data>.
    Found 16-bit register for signal <local_addr>.
    Found 8-bit register for signal <data_out>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 27                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <pulse>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_25_OUT<3:0>> created at line 155.
    Found 8x1-bit Read Only RAM for signal <data_pos[2]_GND_6_o_Mux_5_o>
    Found 4x1-bit Read Only RAM for signal <data_pos[2]_GND_6_o_Mux_6_o>
    Found 1-bit 16-to-1 multiplexer for signal <data_pos[3]_local_addr[15]_Mux_11_o> created at line 125.
    Found 1-bit 8-to-1 multiplexer for signal <data_pos[2]_local_data[7]_Mux_17_o> created at line 139.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <test_one> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 23-bit adder                                          : 1
 4-bit subtractor                                      : 1
# Registers                                            : 15
 1-bit register                                        : 8
 16-bit register                                       : 2
 23-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 32
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch local_addr_1 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_2 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_3 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_4 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_5 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_6 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_7 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_8 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_9 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_10 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_11 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_12 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_13 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_14 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_15 hinder the constant cleaning in the block Inst_test_one.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <data_in_7> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_0> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_15> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_14> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_13> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_12> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_11> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_10> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_9> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_8> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_7> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_6> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_5> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_4> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_3> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_2> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_1> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <data_in<7:7>> (without init value) have a constant value of 0 in block <test>.
WARNING:Xst:2404 -  FFs/Latches <address<15:1>> (without init value) have a constant value of 0 in block <test>.

Synthesizing (advanced) Unit <test>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <test> synthesized (advanced).

Synthesizing (advanced) Unit <test_one>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_pos[2]_GND_6_o_Mux_5_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_pos<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_pos[2]_GND_6_o_Mux_6_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_pos<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <test_one> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 23-bit up counter                                     : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Multiplexers                                         : 30
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_in_0> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_in_1> in Unit <test> is equivalent to the following 6 FFs/Latches, which will be removed : <data_in_2> <data_in_3> <data_in_4> <data_in_5> <data_in_6> <address> 
INFO:Xst:2261 - The FF/Latch <local_addr_1> in Unit <test_one> is equivalent to the following 14 FFs/Latches, which will be removed : <local_addr_2> <local_addr_3> <local_addr_4> <local_addr_5> <local_addr_6> <local_addr_7> <local_addr_8> <local_addr_9> <local_addr_10> <local_addr_11> <local_addr_12> <local_addr_13> <local_addr_14> <local_addr_15> 
WARNING:Xst:1426 - The value init of the FF/Latch local_addr_1 hinder the constant cleaning in the block test_one.
   You should achieve better results by setting this init to 0.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 send     | 0001
 waiting  | 0010
 start1   | 0011
 enable   | 0100
 start2   | 0101
 send2    | unreached
 waiting2 | 0111
 request  | 1000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_test_one/FSM_2> on signal <pulse[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_test_one/FSM_1> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 send_inst | 001
 send_addr | 010
 send_data | 011
 get_data  | 100
-----------------------

Optimizing unit <test> ...

Optimizing unit <test_one> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 167
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 22
#      LUT2                        : 30
#      LUT3                        : 4
#      LUT4                        : 6
#      LUT5                        : 26
#      LUT6                        : 28
#      MUXCY                       : 22
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 63
#      FD                          : 2
#      FDC                         : 34
#      FDCE                        : 4
#      FDE                         : 21
#      FDP                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  18224     0%  
 Number of Slice LUTs:                  117  out of   9112     1%  
    Number used as Logic:               117  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    118
   Number with an unused Flip Flop:      55  out of    118    46%  
   Number with an unused LUT:             1  out of    118     0%  
   Number of fully used LUT-FF pairs:    62  out of    118    52%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
clk_20                             | BUFG                   | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.902ns (Maximum Frequency: 256.282MHz)
   Minimum input arrival time before clock: 4.318ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.902ns (frequency: 256.282MHz)
  Total number of paths / destination ports: 862 / 32
-------------------------------------------------------------------------
Delay:               3.902ns (Levels of Logic = 3)
  Source:            counter_14 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_14 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  counter_14 (counter_14)
     LUT5:I0->O            2   0.203   0.845  PWR_5_o_counter[22]_equal_2_o<22>2 (PWR_5_o_counter[22]_equal_2_o<22>1)
     LUT6:I3->O           13   0.205   0.933  PWR_5_o_counter[22]_equal_2_o<22>5 (PWR_5_o_counter[22]_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  Mcount_counter_eqn_01 (Mcount_counter_eqn_0)
     FDC:D                     0.102          counter_0
    ----------------------------------------
    Total                      3.902ns (1.162ns logic, 2.740ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_20'
  Clock period: 3.097ns (frequency: 322.914MHz)
  Total number of paths / destination ports: 324 / 56
-------------------------------------------------------------------------
Delay:               3.097ns (Levels of Logic = 1)
  Source:            Inst_test_one/data_pos_0 (FF)
  Destination:       Inst_test_one/data_out_7 (FF)
  Source Clock:      clk_20 rising
  Destination Clock: clk_20 rising

  Data Path: Inst_test_one/data_pos_0 to Inst_test_one/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.447   1.321  Inst_test_one/data_pos_0 (Inst_test_one/data_pos_0)
     LUT4:I1->O            8   0.205   0.802  Inst_test_one/_n0379_inv1_cepot (Inst_test_one/_n0379_inv1_cepot)
     FDE:CE                    0.322          Inst_test_one/data_out_0
    ----------------------------------------
    Total                      3.097ns (0.974ns logic, 2.123ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.465ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       start (FF)
  Destination Clock: clk rising

  Data Path: rst to start
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   1.222   1.938  rst_IBUF (rst_IBUF)
     LUT6:I1->O            1   0.203   0.000  start_rstpot (start_rstpot)
     FD:D                      0.102          start
    ----------------------------------------
    Total                      3.465ns (1.527ns logic, 1.938ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_20'
  Total number of paths / destination ports: 49 / 31
-------------------------------------------------------------------------
Offset:              4.318ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_test_one/local_data_6 (FF)
  Destination Clock: clk_20 rising

  Data Path: rst to Inst_test_one/local_data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   1.222   1.841  rst_IBUF (rst_IBUF)
     LUT5:I1->O            6   0.203   0.745  Inst_test_one/_n0307_inv1_rstpot (Inst_test_one/_n0307_inv1_rstpot)
     LUT5:I4->O            1   0.205   0.000  Inst_test_one/local_data_2_dpot (Inst_test_one/local_data_2_dpot)
     FDE:D                     0.102          Inst_test_one/local_data_2
    ----------------------------------------
    Total                      4.318ns (1.732ns logic, 2.586ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_20'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            Inst_test_one/data_out_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      clk_20 rising

  Data Path: Inst_test_one/data_out_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  Inst_test_one/data_out_7 (Inst_test_one/data_out_7)
     OBUF:I->O                 2.571          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            ce (FF)
  Destination:       ce (PAD)
  Source Clock:      clk rising

  Data Path: ce to ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  ce (ce_OBUF)
     OBUF:I->O                 2.571          ce_OBUF (ce)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.902|         |         |         |
clk_20         |    1.697|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_20
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.875|         |         |         |
clk_20         |    3.097|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.84 secs
 
--> 


Total memory usage is 399664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    5 (   0 filtered)

