#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:24 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Fri Dec 30 08:09:54 2016
# Process ID: 6013
# Current directory: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/bd_2fd7_kernel_0_0_synth_1
# Command line: vivado -log bd_2fd7_kernel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2fd7_kernel_0_0.tcl
# Log file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/bd_2fd7_kernel_0_0_synth_1/bd_2fd7_kernel_0_0.vds
# Journal file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/bd_2fd7_kernel_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source bd_2fd7_kernel_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1396.078 ; gain = 485.141 ; free physical = 777 ; free virtual = 7281
INFO: [Synth 8-638] synthesizing module 'bd_2fd7_kernel_0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_10/synth/bd_2fd7_kernel_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'addone' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone.v:12]
INFO: [Synth 8-638] synthesizing module 'addone_control_s_axi' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_control_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'addone_control_s_axi' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_throttl' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_throttl' (2#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_throttl__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_throttl__parameterized0' (2#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_write' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo' (3#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized0' (3#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_buffer' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_buffer' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized1' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized2' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_write' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_read' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized3' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_buffer__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_buffer__parameterized0' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_reg_slice' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_reg_slice' (6#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized4' (6#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_read' (7#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi' (8#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:10]
INFO: [Synth 8-256] done synthesizing module 'addone' (9#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone.v:12]
INFO: [Synth 8-256] done synthesizing module 'bd_2fd7_kernel_0_0' (10#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_10/synth/bd_2fd7_kernel_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1521.195 ; gain = 610.258 ; free physical = 641 ; free virtual = 7158
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1521.195 ; gain = 610.258 ; free physical = 637 ; free virtual = 7157
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2154.395 ; gain = 10.004 ; free physical = 177 ; free virtual = 6662
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2154.395 ; gain = 1243.457 ; free physical = 179 ; free virtual = 6657
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2154.395 ; gain = 1243.457 ; free physical = 179 ; free virtual = 6657
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2154.395 ; gain = 1243.457 ; free physical = 179 ; free virtual = 6657
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2154.395 ; gain = 1243.457 ; free physical = 176 ; free virtual = 6654
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2154.395 ; gain = 1243.457 ; free physical = 162 ; free virtual = 6641
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|addone_gmem_m_axi_buffer | mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|addone_gmem_m_axi_buffer | mem_reg    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2223.391 ; gain = 1312.453 ; free physical = 169 ; free virtual = 6491
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2295.062 ; gain = 1384.125 ; free physical = 264 ; free virtual = 6416
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2307.977 ; gain = 1397.039 ; free physical = 231 ; free virtual = 6408
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 2307.980 ; gain = 1397.043 ; free physical = 229 ; free virtual = 6409
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 2307.980 ; gain = 1397.043 ; free physical = 230 ; free virtual = 6410
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 2307.980 ; gain = 1397.043 ; free physical = 226 ; free virtual = 6410
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 2307.980 ; gain = 1397.043 ; free physical = 226 ; free virtual = 6410
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 2307.980 ; gain = 1397.043 ; free physical = 224 ; free virtual = 6410
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 2307.980 ; gain = 1397.043 ; free physical = 224 ; free virtual = 6410

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    62|
|2     |LUT1     |   242|
|3     |LUT2     |   141|
|4     |LUT3     |  1532|
|5     |LUT4     |   657|
|6     |LUT5     |    97|
|7     |LUT6     |   235|
|8     |MUXF7    |   544|
|9     |MUXF8    |   272|
|10    |RAMB18E2 |     1|
|11    |RAMB36E2 |    15|
|12    |SRL16E   |     2|
|13    |SRLC32E  |  1088|
|14    |FDRE     |  6239|
|15    |FDSE     |     7|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 2307.980 ; gain = 1397.043 ; free physical = 224 ; free virtual = 6410
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2351.992 ; gain = 1032.914 ; free physical = 196 ; free virtual = 6398
