// Seed: 3861069334
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wand id_4,
    output supply1 id_5,
    input tri id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wor id_9,
    output tri0 id_10,
    input tri id_11,
    output supply1 id_12
);
  initial begin
    id_5 = 1;
    id_9 = 1;
    id_9 = 1;
  end
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri id_6,
    inout uwire id_7,
    output uwire id_8,
    output tri id_9
);
  assign id_9 = 1;
  module_0(
      id_2, id_6, id_8, id_1, id_9, id_8, id_7, id_9, id_2, id_9, id_8, id_3, id_9
  );
  rtran (id_0, id_9, 1);
  wire id_11;
  always @(id_6 < id_3, posedge id_1) release id_8;
endmodule
