<profile>

<section name = "Vivado HLS Report for 'calc'" level="0">
<item name = "Date">Sat May 15 00:01:26 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hls_gapjuntion_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.375, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">51, 50000049, 51, 50000049, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">44, 50000042, 45, 2, 2, 1 ~ 25000000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 87</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 40, 2561, 4894</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 116</column>
<column name="Register">0, -, 1377, 160</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U106">GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1, 0, 7, 474, 1041</column>
<column name="GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1_U107">GapJunctionIP_fexp_32ns_32ns_32_18_full_dsp_1, 0, 7, 474, 1041</column>
<column name="GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1_U100">GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1, 0, 3, 151, 324</column>
<column name="GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1_U101">GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1, 0, 3, 151, 324</column>
<column name="GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1_U102">GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1, 0, 3, 151, 324</column>
<column name="GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1_U103">GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1, 0, 3, 151, 324</column>
<column name="GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1_U104">GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1, 0, 3, 151, 324</column>
<column name="GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1_U105">GapJunctionIP_fmul_32ns_32ns_32_5_max_dsp_1, 0, 3, 151, 324</column>
<column name="GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U98">GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1, 0, 2, 296, 432</column>
<column name="GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U99">GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1, 0, 2, 296, 432</column>
<column name="GapJunctionIP_mul_27ns_29ns_56_5_1_U108">GapJunctionIP_mul_27ns_29ns_56_5_1, 0, 4, 115, 4</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_252_p2">+, 0, 0, 56, 56, 1</column>
<column name="F_V_data_01_status">and, 0, 0, 1, 1, 1</column>
<column name="V_V_data_01_status">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 1, 1, 1</column>
<column name="fixedData_V_data0_status">and, 0, 0, 1, 1, 1</column>
<column name="processedData_V_data0_status">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_flatten_fu_247_p2">icmp, 0, 0, 20, 56, 56</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state51_pp0_stage0_iter22">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state8_pp0_stage1_iter0">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="F_V_data_0_blk_n">3, 2, 1, 2</column>
<column name="F_V_data_1_blk_n">3, 2, 1, 2</column>
<column name="F_V_data_2_blk_n">3, 2, 1, 2</column>
<column name="F_V_data_3_blk_n">3, 2, 1, 2</column>
<column name="V_V_data_0_blk_n">3, 2, 1, 2</column>
<column name="V_V_data_1_blk_n">3, 2, 1, 2</column>
<column name="V_V_data_2_blk_n">3, 2, 1, 2</column>
<column name="V_V_data_3_blk_n">3, 2, 1, 2</column>
<column name="ap_NS_fsm">5, 10, 1, 10</column>
<column name="ap_done">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter22">3, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_176_p4">3, 2, 56, 112</column>
<column name="fixedData_V_data_blk_n">3, 2, 1, 2</column>
<column name="fixedData_V_tlast_V_blk_n">3, 2, 1, 2</column>
<column name="grp_fu_183_p1">3, 3, 32, 96</column>
<column name="grp_fu_187_p1">3, 3, 32, 96</column>
<column name="grp_fu_191_p0">3, 3, 32, 96</column>
<column name="grp_fu_191_p1">3, 3, 32, 96</column>
<column name="grp_fu_195_p0">3, 3, 32, 96</column>
<column name="grp_fu_195_p1">3, 3, 32, 96</column>
<column name="grp_fu_199_p0">3, 3, 32, 96</column>
<column name="grp_fu_204_p0">3, 3, 32, 96</column>
<column name="grp_fu_209_p0">3, 3, 32, 96</column>
<column name="grp_fu_209_p1">3, 3, 32, 96</column>
<column name="grp_fu_213_p0">3, 3, 32, 96</column>
<column name="grp_fu_213_p1">3, 3, 32, 96</column>
<column name="grp_fu_217_p1">3, 3, 32, 96</column>
<column name="grp_fu_222_p1">3, 3, 32, 96</column>
<column name="indvar_flatten_reg_172">3, 2, 56, 112</column>
<column name="processedData_V_data_1_blk_n">3, 2, 1, 2</column>
<column name="processedData_V_data_2_blk_n">3, 2, 1, 2</column>
<column name="processedData_V_data_3_blk_n">3, 2, 1, 2</column>
<column name="processedData_V_data_blk_n">3, 2, 1, 2</column>
<column name="real_start">3, 2, 1, 2</column>
<column name="simConfig_BLOCK_NUMBERS_V_blk_n">3, 2, 1, 2</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_blk_n">3, 2, 1, 2</column>
<column name="simConfig_rowsToSimulate_V_blk_n">3, 2, 1, 2</column>
<column name="simConfig_rowsToSimulate_V_out_blk_n">3, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="bound_reg_298">56, 0, 56, 0</column>
<column name="exitcond_flatten_reg_303">1, 0, 1, 0</column>
<column name="indvar_flatten_next_reg_307">56, 0, 56, 0</column>
<column name="indvar_flatten_reg_172">56, 0, 56, 0</column>
<column name="simConfig_BLOCK_NUMB_reg_283">27, 0, 27, 0</column>
<column name="simConfig_rowsToSimu_reg_278">27, 0, 27, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_57_1_i_i_i_reg_375">32, 0, 32, 0</column>
<column name="tmp_57_2_i_i_i_reg_380">32, 0, 32, 0</column>
<column name="tmp_57_3_i_i_i_reg_385">32, 0, 32, 0</column>
<column name="tmp_57_i_i_i_reg_370">32, 0, 32, 0</column>
<column name="tmp_58_1_i_i_i_reg_395">32, 0, 32, 0</column>
<column name="tmp_58_2_i_i_i_reg_400">32, 0, 32, 0</column>
<column name="tmp_58_3_i_i_i_reg_405">32, 0, 32, 0</column>
<column name="tmp_58_i_i_i_reg_390">32, 0, 32, 0</column>
<column name="tmp_59_1_i_i_i_reg_415">32, 0, 32, 0</column>
<column name="tmp_59_2_i_i_i_reg_420">32, 0, 32, 0</column>
<column name="tmp_59_3_i_i_i_reg_425">32, 0, 32, 0</column>
<column name="tmp_59_i_i_i_reg_410">32, 0, 32, 0</column>
<column name="tmp_data_0_2_reg_312">32, 0, 32, 0</column>
<column name="tmp_data_0_3_reg_338">32, 0, 32, 0</column>
<column name="tmp_data_0_reg_430">32, 0, 32, 0</column>
<column name="tmp_data_1_2_reg_317">32, 0, 32, 0</column>
<column name="tmp_data_1_3_reg_346">32, 0, 32, 0</column>
<column name="tmp_data_1_reg_435">32, 0, 32, 0</column>
<column name="tmp_data_2_2_reg_322">32, 0, 32, 0</column>
<column name="tmp_data_2_3_reg_354">32, 0, 32, 0</column>
<column name="tmp_data_2_reg_440">32, 0, 32, 0</column>
<column name="tmp_data_3_2_reg_327">32, 0, 32, 0</column>
<column name="tmp_data_3_3_reg_362">32, 0, 32, 0</column>
<column name="tmp_data_3_reg_445">32, 0, 32, 0</column>
<column name="tmp_data_reg_332">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_303">64, 32, 1, 0</column>
<column name="tmp_data_0_3_reg_338">64, 32, 32, 0</column>
<column name="tmp_data_1_3_reg_346">64, 32, 32, 0</column>
<column name="tmp_data_2_3_reg_354">64, 32, 32, 0</column>
<column name="tmp_data_3_3_reg_362">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, calc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, calc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, calc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, calc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, calc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, calc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, calc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, calc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, calc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, calc, return value</column>
<column name="simConfig_rowsToSimulate_V_dout">in, 27, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_empty_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_read">out, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_dout">in, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_empty_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_read">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_din">out, 27, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_full_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_write">out, 1, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_din">out, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_full_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_write">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="processedData_V_data_dout">in, 32, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_empty_n">in, 1, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_read">out, 1, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_1_dout">in, 32, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_1_empty_n">in, 1, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_1_read">out, 1, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_2_dout">in, 32, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_2_empty_n">in, 1, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_2_read">out, 1, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_3_dout">in, 32, ap_fifo, processedData_V_data_3, pointer</column>
<column name="processedData_V_data_3_empty_n">in, 1, ap_fifo, processedData_V_data_3, pointer</column>
<column name="processedData_V_data_3_read">out, 1, ap_fifo, processedData_V_data_3, pointer</column>
<column name="fixedData_V_data_dout">in, 32, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_data_empty_n">in, 1, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_data_read">out, 1, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_tlast_V_dout">in, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="fixedData_V_tlast_V_empty_n">in, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="fixedData_V_tlast_V_read">out, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="V_V_data_0_din">out, 32, ap_fifo, V_V_data_0, pointer</column>
<column name="V_V_data_0_full_n">in, 1, ap_fifo, V_V_data_0, pointer</column>
<column name="V_V_data_0_write">out, 1, ap_fifo, V_V_data_0, pointer</column>
<column name="V_V_data_1_din">out, 32, ap_fifo, V_V_data_1, pointer</column>
<column name="V_V_data_1_full_n">in, 1, ap_fifo, V_V_data_1, pointer</column>
<column name="V_V_data_1_write">out, 1, ap_fifo, V_V_data_1, pointer</column>
<column name="V_V_data_2_din">out, 32, ap_fifo, V_V_data_2, pointer</column>
<column name="V_V_data_2_full_n">in, 1, ap_fifo, V_V_data_2, pointer</column>
<column name="V_V_data_2_write">out, 1, ap_fifo, V_V_data_2, pointer</column>
<column name="V_V_data_3_din">out, 32, ap_fifo, V_V_data_3, pointer</column>
<column name="V_V_data_3_full_n">in, 1, ap_fifo, V_V_data_3, pointer</column>
<column name="V_V_data_3_write">out, 1, ap_fifo, V_V_data_3, pointer</column>
<column name="F_V_data_0_din">out, 32, ap_fifo, F_V_data_0, pointer</column>
<column name="F_V_data_0_full_n">in, 1, ap_fifo, F_V_data_0, pointer</column>
<column name="F_V_data_0_write">out, 1, ap_fifo, F_V_data_0, pointer</column>
<column name="F_V_data_1_din">out, 32, ap_fifo, F_V_data_1, pointer</column>
<column name="F_V_data_1_full_n">in, 1, ap_fifo, F_V_data_1, pointer</column>
<column name="F_V_data_1_write">out, 1, ap_fifo, F_V_data_1, pointer</column>
<column name="F_V_data_2_din">out, 32, ap_fifo, F_V_data_2, pointer</column>
<column name="F_V_data_2_full_n">in, 1, ap_fifo, F_V_data_2, pointer</column>
<column name="F_V_data_2_write">out, 1, ap_fifo, F_V_data_2, pointer</column>
<column name="F_V_data_3_din">out, 32, ap_fifo, F_V_data_3, pointer</column>
<column name="F_V_data_3_full_n">in, 1, ap_fifo, F_V_data_3, pointer</column>
<column name="F_V_data_3_write">out, 1, ap_fifo, F_V_data_3, pointer</column>
</table>
</item>
</section>
</profile>
