

================================================================
== Vitis HLS Report for 'load_vec'
================================================================
* Date:           Thu Oct  2 22:22:23 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.661 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1585|     1585|  6.340 us|  6.340 us|  1585|  1585|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |     1584|     1584|        33|          -|          -|    48|        no|
        | + VITIS_LOOP_15_2  |       31|       31|         2|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:13]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 0, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 39 'store' 'store_ln13' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2.i" [kernel_MatMul.cpp:13]   --->   Operation 40 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_13 = load i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 41 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_ult  i10 %i_13, i10 768" [kernel_MatMul.cpp:13]   --->   Operation 42 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %load_vec.exit, void %VITIS_LOOP_15_2.split.i" [kernel_MatMul.cpp:13]   --->   Operation 43 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_MatMul.cpp:14]   --->   Operation 44 'specpipeline' 'specpipeline_ln14' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [kernel_MatMul.cpp:13]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [kernel_MatMul.cpp:13]   --->   Operation 46 'specloopname' 'specloopname_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%br_ln15 = br void %for.inc.i" [kernel_MatMul.cpp:15]   --->   Operation 47 'br' 'br_ln15' <Predicate = (icmp_ln13)> <Delay = 0.39>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.04>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%add5_in_i = phi i10 %i_13, void %VITIS_LOOP_15_2.split.i, i10 %add_ln15_5, void %for.inc.i"   --->   Operation 49 'phi' 'add5_in_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i10 %add5_in_i" [kernel_MatMul.cpp:15]   --->   Operation 50 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add5_in_i, i32 4, i32 9" [kernel_MatMul.cpp:15]   --->   Operation 51 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i6 %lshr_ln" [kernel_MatMul.cpp:15]   --->   Operation 52 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 53 'getelementptr' 'norm_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 54 'getelementptr' 'norm_output_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 55 'getelementptr' 'norm_output_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 56 'getelementptr' 'norm_output_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 57 'getelementptr' 'norm_output_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 58 'getelementptr' 'norm_output_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 59 'getelementptr' 'norm_output_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 60 'getelementptr' 'norm_output_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 61 'getelementptr' 'norm_output_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 62 'getelementptr' 'norm_output_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 63 'getelementptr' 'p_ZZ11llama_layerE11norm_output_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 64 'getelementptr' 'p_ZZ11llama_layerE11norm_output_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 65 'getelementptr' 'p_ZZ11llama_layerE11norm_output_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 66 'getelementptr' 'p_ZZ11llama_layerE11norm_output_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 67 'getelementptr' 'p_ZZ11llama_layerE11norm_output_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln15_9" [kernel_MatMul.cpp:17]   --->   Operation 68 'getelementptr' 'llama_layer_norm_output' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_load = muxlogic i6 %norm_output_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_norm_output_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 70 [2/2] (0.62ns)   --->   "%norm_output_load = load i6 %norm_output_addr" [kernel_MatMul.cpp:17]   --->   Operation 70 'load' 'norm_output_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 71 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_35_load = muxlogic i6 %norm_output_35_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_norm_output_35_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 72 [2/2] (0.62ns)   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [kernel_MatMul.cpp:17]   --->   Operation 72 'load' 'norm_output_35_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 73 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_36_load = muxlogic i6 %norm_output_36_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_norm_output_36_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 74 [2/2] (0.62ns)   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [kernel_MatMul.cpp:17]   --->   Operation 74 'load' 'norm_output_36_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 75 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_37_load = muxlogic i6 %norm_output_37_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_norm_output_37_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 76 [2/2] (0.62ns)   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [kernel_MatMul.cpp:17]   --->   Operation 76 'load' 'norm_output_37_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 77 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_38_load = muxlogic i6 %norm_output_38_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_norm_output_38_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 78 [2/2] (0.62ns)   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [kernel_MatMul.cpp:17]   --->   Operation 78 'load' 'norm_output_38_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 79 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_39_load = muxlogic i6 %norm_output_39_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_norm_output_39_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 80 [2/2] (0.62ns)   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [kernel_MatMul.cpp:17]   --->   Operation 80 'load' 'norm_output_39_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 81 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_40_load = muxlogic i6 %norm_output_40_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_norm_output_40_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 82 [2/2] (0.62ns)   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [kernel_MatMul.cpp:17]   --->   Operation 82 'load' 'norm_output_40_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 83 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_41_load = muxlogic i6 %norm_output_41_addr"   --->   Operation 83 'muxlogic' 'muxLogicRAMAddr_to_norm_output_41_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 84 [2/2] (0.62ns)   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [kernel_MatMul.cpp:17]   --->   Operation 84 'load' 'norm_output_41_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 85 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_42_load = muxlogic i6 %norm_output_42_addr"   --->   Operation 85 'muxlogic' 'muxLogicRAMAddr_to_norm_output_42_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 86 [2/2] (0.62ns)   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [kernel_MatMul.cpp:17]   --->   Operation 86 'load' 'norm_output_42_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 87 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_43_load = muxlogic i6 %norm_output_43_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_norm_output_43_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 88 [2/2] (0.62ns)   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [kernel_MatMul.cpp:17]   --->   Operation 88 'load' 'norm_output_43_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 89 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 90 [2/2] (0.62ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [kernel_MatMul.cpp:17]   --->   Operation 90 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 91 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_208 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_208' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 92 [2/2] (0.62ns)   --->   "%llama_layer_norm_output_208 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [kernel_MatMul.cpp:17]   --->   Operation 92 'load' 'llama_layer_norm_output_208' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 93 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_209 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_209' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 94 [2/2] (0.62ns)   --->   "%llama_layer_norm_output_209 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [kernel_MatMul.cpp:17]   --->   Operation 94 'load' 'llama_layer_norm_output_209' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 95 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_210 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr"   --->   Operation 95 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_210' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 96 [2/2] (0.62ns)   --->   "%llama_layer_norm_output_210 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [kernel_MatMul.cpp:17]   --->   Operation 96 'load' 'llama_layer_norm_output_210' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 97 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_211 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr"   --->   Operation 97 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_211' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 98 [2/2] (0.62ns)   --->   "%llama_layer_norm_output_211 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [kernel_MatMul.cpp:17]   --->   Operation 98 'load' 'llama_layer_norm_output_211' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 99 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_212 = muxlogic i6 %llama_layer_norm_output"   --->   Operation 99 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_212' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 100 [2/2] (0.62ns)   --->   "%llama_layer_norm_output_212 = load i6 %llama_layer_norm_output" [kernel_MatMul.cpp:17]   --->   Operation 100 'load' 'llama_layer_norm_output_212' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %VITIS_LOOP_15_2.split.i, i4 %trunc_ln15_5, void %for.inc.i" [kernel_MatMul.cpp:15]   --->   Operation 101 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %j" [kernel_MatMul.cpp:15]   --->   Operation 102 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [kernel_MatMul.cpp:15]   --->   Operation 103 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_load = load i6 %norm_output_addr" [kernel_MatMul.cpp:17]   --->   Operation 104 'load' 'norm_output_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 105 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [kernel_MatMul.cpp:17]   --->   Operation 105 'load' 'norm_output_35_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 106 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [kernel_MatMul.cpp:17]   --->   Operation 106 'load' 'norm_output_36_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 107 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [kernel_MatMul.cpp:17]   --->   Operation 107 'load' 'norm_output_37_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 108 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [kernel_MatMul.cpp:17]   --->   Operation 108 'load' 'norm_output_38_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 109 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [kernel_MatMul.cpp:17]   --->   Operation 109 'load' 'norm_output_39_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 110 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [kernel_MatMul.cpp:17]   --->   Operation 110 'load' 'norm_output_40_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 111 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [kernel_MatMul.cpp:17]   --->   Operation 111 'load' 'norm_output_41_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 112 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [kernel_MatMul.cpp:17]   --->   Operation 112 'load' 'norm_output_42_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 113 [1/2] ( I:0.88ns O:0.88ns )   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [kernel_MatMul.cpp:17]   --->   Operation 113 'load' 'norm_output_43_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 114 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [kernel_MatMul.cpp:17]   --->   Operation 114 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 115 [1/2] ( I:0.88ns O:0.88ns )   --->   "%llama_layer_norm_output_208 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [kernel_MatMul.cpp:17]   --->   Operation 115 'load' 'llama_layer_norm_output_208' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 116 [1/2] ( I:0.88ns O:0.88ns )   --->   "%llama_layer_norm_output_209 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [kernel_MatMul.cpp:17]   --->   Operation 116 'load' 'llama_layer_norm_output_209' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 117 [1/2] ( I:0.88ns O:0.88ns )   --->   "%llama_layer_norm_output_210 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [kernel_MatMul.cpp:17]   --->   Operation 117 'load' 'llama_layer_norm_output_210' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 118 [1/2] ( I:0.88ns O:0.88ns )   --->   "%llama_layer_norm_output_211 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [kernel_MatMul.cpp:17]   --->   Operation 118 'load' 'llama_layer_norm_output_211' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 119 [1/2] ( I:0.88ns O:0.88ns )   --->   "%llama_layer_norm_output_212 = load i6 %llama_layer_norm_output" [kernel_MatMul.cpp:17]   --->   Operation 119 'load' 'llama_layer_norm_output_212' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 120 [1/1] (0.79ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %norm_output_load, i4 1, i32 %norm_output_35_load, i4 2, i32 %norm_output_36_load, i4 3, i32 %norm_output_37_load, i4 4, i32 %norm_output_38_load, i4 5, i32 %norm_output_39_load, i4 6, i32 %norm_output_40_load, i4 7, i32 %norm_output_41_load, i4 8, i32 %norm_output_42_load, i4 9, i32 %norm_output_43_load, i4 10, i32 %p_ZZ11llama_layerE11norm_output_10_load, i4 11, i32 %llama_layer_norm_output_208, i4 12, i32 %llama_layer_norm_output_209, i4 13, i32 %llama_layer_norm_output_210, i4 14, i32 %llama_layer_norm_output_211, i4 15, i32 %llama_layer_norm_output_212, i32 <undef>, i4 %trunc_ln15" [kernel_MatMul.cpp:17]   --->   Operation 120 'sparsemux' 'tmp_i' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %tmp_i" [kernel_MatMul.cpp:17]   --->   Operation 121 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln17 = muxlogic i32 %bitcast_ln17"   --->   Operation 122 'muxlogic' 'muxLogicFIFOData_to_write_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vec_stream, i32 %bitcast_ln17" [kernel_MatMul.cpp:17]   --->   Operation 123 'write' 'write_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_4 : Operation 124 [1/1] (0.66ns)   --->   "%add_ln15 = add i5 %zext_ln15, i5 1" [kernel_MatMul.cpp:15]   --->   Operation 124 'add' 'add_ln15' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln15_5 = trunc i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 125 'trunc' 'trunc_ln15_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 126 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.71ns)   --->   "%add_ln15_5 = add i10 %i_13, i10 %zext_ln15_10" [kernel_MatMul.cpp:15]   --->   Operation 127 'add' 'add_ln15_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.49ns)   --->   "%icmp_ln15 = icmp_eq  i5 %add_ln15, i5 16" [kernel_MatMul.cpp:15]   --->   Operation 128 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.49> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i, void %for.inc7.i" [kernel_MatMul.cpp:15]   --->   Operation 130 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.71ns)   --->   "%add_ln13 = add i10 %i_13, i10 16" [kernel_MatMul.cpp:13]   --->   Operation 131 'add' 'add_ln13' <Predicate = (icmp_ln15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 132 'store' 'store_ln13' <Predicate = (icmp_ln15)> <Delay = 0.39>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2.i" [kernel_MatMul.cpp:13]   --->   Operation 133 'br' 'br_ln13' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_ZZ11llama_layerE11norm_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                          (alloca           ) [ 01111]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specmemcore_ln0                                            (specmemcore      ) [ 00000]
specinterface_ln0                                          (specinterface    ) [ 00000]
store_ln13                                                 (store            ) [ 00000]
br_ln13                                                    (br               ) [ 00000]
i_13                                                       (load             ) [ 00111]
icmp_ln13                                                  (icmp             ) [ 00111]
br_ln13                                                    (br               ) [ 00000]
specpipeline_ln14                                          (specpipeline     ) [ 00000]
speclooptripcount_ln13                                     (speclooptripcount) [ 00000]
specloopname_ln13                                          (specloopname     ) [ 00000]
br_ln15                                                    (br               ) [ 00111]
ret_ln0                                                    (ret              ) [ 00000]
add5_in_i                                                  (phi              ) [ 00010]
trunc_ln15                                                 (trunc            ) [ 00001]
lshr_ln                                                    (partselect       ) [ 00000]
zext_ln15_9                                                (zext             ) [ 00000]
norm_output_addr                                           (getelementptr    ) [ 00001]
norm_output_35_addr                                        (getelementptr    ) [ 00001]
norm_output_36_addr                                        (getelementptr    ) [ 00001]
norm_output_37_addr                                        (getelementptr    ) [ 00001]
norm_output_38_addr                                        (getelementptr    ) [ 00001]
norm_output_39_addr                                        (getelementptr    ) [ 00001]
norm_output_40_addr                                        (getelementptr    ) [ 00001]
norm_output_41_addr                                        (getelementptr    ) [ 00001]
norm_output_42_addr                                        (getelementptr    ) [ 00001]
norm_output_43_addr                                        (getelementptr    ) [ 00001]
p_ZZ11llama_layerE11norm_output_10_addr                    (getelementptr    ) [ 00001]
p_ZZ11llama_layerE11norm_output_11_addr                    (getelementptr    ) [ 00001]
p_ZZ11llama_layerE11norm_output_12_addr                    (getelementptr    ) [ 00001]
p_ZZ11llama_layerE11norm_output_13_addr                    (getelementptr    ) [ 00001]
p_ZZ11llama_layerE11norm_output_14_addr                    (getelementptr    ) [ 00001]
llama_layer_norm_output                                    (getelementptr    ) [ 00001]
muxLogicRAMAddr_to_norm_output_load                        (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_35_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_36_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_37_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_38_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_39_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_40_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_41_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_42_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_norm_output_43_load                     (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_208             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_209             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_210             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_211             (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_llama_layer_norm_output_212             (muxlogic         ) [ 00000]
j                                                          (phi              ) [ 00001]
zext_ln15                                                  (zext             ) [ 00000]
specloopname_ln15                                          (specloopname     ) [ 00000]
norm_output_load                                           (load             ) [ 00000]
norm_output_35_load                                        (load             ) [ 00000]
norm_output_36_load                                        (load             ) [ 00000]
norm_output_37_load                                        (load             ) [ 00000]
norm_output_38_load                                        (load             ) [ 00000]
norm_output_39_load                                        (load             ) [ 00000]
norm_output_40_load                                        (load             ) [ 00000]
norm_output_41_load                                        (load             ) [ 00000]
norm_output_42_load                                        (load             ) [ 00000]
norm_output_43_load                                        (load             ) [ 00000]
p_ZZ11llama_layerE11norm_output_10_load                    (load             ) [ 00000]
llama_layer_norm_output_208                                (load             ) [ 00000]
llama_layer_norm_output_209                                (load             ) [ 00000]
llama_layer_norm_output_210                                (load             ) [ 00000]
llama_layer_norm_output_211                                (load             ) [ 00000]
llama_layer_norm_output_212                                (load             ) [ 00000]
tmp_i                                                      (sparsemux        ) [ 00000]
bitcast_ln17                                               (bitcast          ) [ 00000]
muxLogicFIFOData_to_write_ln17                             (muxlogic         ) [ 00000]
write_ln17                                                 (write            ) [ 00000]
add_ln15                                                   (add              ) [ 00000]
trunc_ln15_5                                               (trunc            ) [ 00111]
zext_ln15_10                                               (zext             ) [ 00000]
add_ln15_5                                                 (add              ) [ 00111]
icmp_ln15                                                  (icmp             ) [ 00111]
speclooptripcount_ln0                                      (speclooptripcount) [ 00000]
br_ln15                                                    (br               ) [ 00111]
add_ln13                                                   (add              ) [ 00000]
store_ln13                                                 (store            ) [ 00000]
br_ln13                                                    (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZZ11llama_layerE11norm_output_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ11llama_layerE11norm_output_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ11llama_layerE11norm_output_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ11llama_layerE11norm_output_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ11llama_layerE11norm_output_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ11llama_layerE11norm_output_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="norm_output">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="norm_output_35">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="norm_output_36">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="norm_output_37">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_output_38">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="norm_output_39">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="norm_output_40">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="norm_output_41">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="norm_output_42">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="norm_output_43">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_90"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln17_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="norm_output_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="norm_output_35_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_35_addr/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="norm_output_36_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_36_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="norm_output_37_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_37_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="norm_output_38_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_38_addr/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="norm_output_39_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_39_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="norm_output_40_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_40_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="norm_output_41_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_41_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="norm_output_42_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_42_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="norm_output_43_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_43_addr/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_ZZ11llama_layerE11norm_output_10_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_10_addr/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_ZZ11llama_layerE11norm_output_11_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_11_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_ZZ11llama_layerE11norm_output_12_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_12_addr/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_ZZ11llama_layerE11norm_output_13_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_13_addr/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_ZZ11llama_layerE11norm_output_14_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_14_addr/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="llama_layer_norm_output_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_norm_output/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_load/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_35_load/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_36_load/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_37_load/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_38_load/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_39_load/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_40_load/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_41_load/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_42_load/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_43_load/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ11llama_layerE11norm_output_10_load/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_208/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_209/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_210/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_211/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_212/3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add5_in_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="377" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="add5_in_i (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="add5_in_i_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="10" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add5_in_i/3 "/>
</bind>
</comp>

<comp id="384" class="1005" name="j_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="2"/>
<pin id="386" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="j_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln13_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_13_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln15_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="lshr_ln_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="10" slack="0"/>
<pin id="416" dir="0" index="2" bw="4" slack="0"/>
<pin id="417" dir="0" index="3" bw="5" slack="0"/>
<pin id="418" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln15_9_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_9/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="muxLogicRAMAddr_to_norm_output_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_load/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="muxLogicRAMAddr_to_norm_output_35_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_35_load/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="muxLogicRAMAddr_to_norm_output_36_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_36_load/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="muxLogicRAMAddr_to_norm_output_37_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_37_load/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="muxLogicRAMAddr_to_norm_output_38_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_38_load/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="muxLogicRAMAddr_to_norm_output_39_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_39_load/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="muxLogicRAMAddr_to_norm_output_40_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_40_load/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="muxLogicRAMAddr_to_norm_output_41_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_41_load/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="muxLogicRAMAddr_to_norm_output_42_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_42_load/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="muxLogicRAMAddr_to_norm_output_43_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_43_load/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_208_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_208/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_209_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_209/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_210_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_210/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_211_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_211/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_212_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_212/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln15_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="0" index="3" bw="4" slack="0"/>
<pin id="516" dir="0" index="4" bw="32" slack="0"/>
<pin id="517" dir="0" index="5" bw="4" slack="0"/>
<pin id="518" dir="0" index="6" bw="32" slack="0"/>
<pin id="519" dir="0" index="7" bw="4" slack="0"/>
<pin id="520" dir="0" index="8" bw="32" slack="0"/>
<pin id="521" dir="0" index="9" bw="4" slack="0"/>
<pin id="522" dir="0" index="10" bw="32" slack="0"/>
<pin id="523" dir="0" index="11" bw="4" slack="0"/>
<pin id="524" dir="0" index="12" bw="32" slack="0"/>
<pin id="525" dir="0" index="13" bw="4" slack="0"/>
<pin id="526" dir="0" index="14" bw="32" slack="0"/>
<pin id="527" dir="0" index="15" bw="4" slack="0"/>
<pin id="528" dir="0" index="16" bw="32" slack="0"/>
<pin id="529" dir="0" index="17" bw="4" slack="0"/>
<pin id="530" dir="0" index="18" bw="32" slack="0"/>
<pin id="531" dir="0" index="19" bw="4" slack="0"/>
<pin id="532" dir="0" index="20" bw="32" slack="0"/>
<pin id="533" dir="0" index="21" bw="4" slack="0"/>
<pin id="534" dir="0" index="22" bw="32" slack="0"/>
<pin id="535" dir="0" index="23" bw="4" slack="0"/>
<pin id="536" dir="0" index="24" bw="32" slack="0"/>
<pin id="537" dir="0" index="25" bw="4" slack="0"/>
<pin id="538" dir="0" index="26" bw="32" slack="0"/>
<pin id="539" dir="0" index="27" bw="4" slack="0"/>
<pin id="540" dir="0" index="28" bw="32" slack="0"/>
<pin id="541" dir="0" index="29" bw="4" slack="0"/>
<pin id="542" dir="0" index="30" bw="32" slack="0"/>
<pin id="543" dir="0" index="31" bw="4" slack="0"/>
<pin id="544" dir="0" index="32" bw="32" slack="0"/>
<pin id="545" dir="0" index="33" bw="32" slack="0"/>
<pin id="546" dir="0" index="34" bw="4" slack="1"/>
<pin id="547" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="bitcast_ln17_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="muxLogicFIFOData_to_write_ln17_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln17/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln15_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="trunc_ln15_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_5/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln15_10_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_10/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln15_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln15_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln13_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln13_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="0"/>
<pin id="623" dir="0" index="1" bw="10" slack="3"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="i_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="639" class="1005" name="trunc_ln15_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="1"/>
<pin id="641" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="644" class="1005" name="norm_output_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="1"/>
<pin id="646" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="norm_output_35_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="1"/>
<pin id="651" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_35_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="norm_output_36_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_36_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="norm_output_37_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="1"/>
<pin id="661" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_37_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="norm_output_38_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="1"/>
<pin id="666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_38_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="norm_output_39_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="1"/>
<pin id="671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_39_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="norm_output_40_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="1"/>
<pin id="676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_40_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="norm_output_41_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="1"/>
<pin id="681" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_41_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="norm_output_42_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="1"/>
<pin id="686" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_42_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="norm_output_43_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="1"/>
<pin id="691" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_43_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="p_ZZ11llama_layerE11norm_output_10_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="1"/>
<pin id="696" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_10_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="p_ZZ11llama_layerE11norm_output_11_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="1"/>
<pin id="701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_11_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="p_ZZ11llama_layerE11norm_output_12_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="1"/>
<pin id="706" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_12_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="p_ZZ11llama_layerE11norm_output_13_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_13_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="p_ZZ11llama_layerE11norm_output_14_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="1"/>
<pin id="716" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_14_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="llama_layer_norm_output_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="1"/>
<pin id="721" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="llama_layer_norm_output "/>
</bind>
</comp>

<comp id="724" class="1005" name="trunc_ln15_5_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln15_5 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln15_5_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="1"/>
<pin id="731" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="146" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="106" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="106" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="106" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="106" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="106" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="106" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="106" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="106" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="106" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="106" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="106" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="106" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="106" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="106" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="106" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="167" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="174" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="181" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="188" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="195" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="202" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="209" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="216" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="223" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="230" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="237" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="244" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="251" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="258" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="265" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="272" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="387"><net_src comp="108" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="86" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="88" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="378" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="100" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="378" pin="4"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="102" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="104" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="435"><net_src comp="423" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="436"><net_src comp="423" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="437"><net_src comp="423" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="438"><net_src comp="423" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="439"><net_src comp="423" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="440"><net_src comp="423" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="441"><net_src comp="423" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="442"><net_src comp="423" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="446"><net_src comp="167" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="174" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="181" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="188" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="195" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="202" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="209" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="216" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="223" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="230" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="237" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="244" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="251" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="258" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="265" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="272" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="388" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="548"><net_src comp="112" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="549"><net_src comp="108" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="550"><net_src comp="279" pin="3"/><net_sink comp="511" pin=2"/></net>

<net id="551"><net_src comp="114" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="552"><net_src comp="285" pin="3"/><net_sink comp="511" pin=4"/></net>

<net id="553"><net_src comp="116" pin="0"/><net_sink comp="511" pin=5"/></net>

<net id="554"><net_src comp="291" pin="3"/><net_sink comp="511" pin=6"/></net>

<net id="555"><net_src comp="118" pin="0"/><net_sink comp="511" pin=7"/></net>

<net id="556"><net_src comp="297" pin="3"/><net_sink comp="511" pin=8"/></net>

<net id="557"><net_src comp="120" pin="0"/><net_sink comp="511" pin=9"/></net>

<net id="558"><net_src comp="303" pin="3"/><net_sink comp="511" pin=10"/></net>

<net id="559"><net_src comp="122" pin="0"/><net_sink comp="511" pin=11"/></net>

<net id="560"><net_src comp="309" pin="3"/><net_sink comp="511" pin=12"/></net>

<net id="561"><net_src comp="124" pin="0"/><net_sink comp="511" pin=13"/></net>

<net id="562"><net_src comp="315" pin="3"/><net_sink comp="511" pin=14"/></net>

<net id="563"><net_src comp="126" pin="0"/><net_sink comp="511" pin=15"/></net>

<net id="564"><net_src comp="321" pin="3"/><net_sink comp="511" pin=16"/></net>

<net id="565"><net_src comp="128" pin="0"/><net_sink comp="511" pin=17"/></net>

<net id="566"><net_src comp="327" pin="3"/><net_sink comp="511" pin=18"/></net>

<net id="567"><net_src comp="130" pin="0"/><net_sink comp="511" pin=19"/></net>

<net id="568"><net_src comp="333" pin="3"/><net_sink comp="511" pin=20"/></net>

<net id="569"><net_src comp="132" pin="0"/><net_sink comp="511" pin=21"/></net>

<net id="570"><net_src comp="339" pin="3"/><net_sink comp="511" pin=22"/></net>

<net id="571"><net_src comp="134" pin="0"/><net_sink comp="511" pin=23"/></net>

<net id="572"><net_src comp="345" pin="3"/><net_sink comp="511" pin=24"/></net>

<net id="573"><net_src comp="136" pin="0"/><net_sink comp="511" pin=25"/></net>

<net id="574"><net_src comp="351" pin="3"/><net_sink comp="511" pin=26"/></net>

<net id="575"><net_src comp="138" pin="0"/><net_sink comp="511" pin=27"/></net>

<net id="576"><net_src comp="357" pin="3"/><net_sink comp="511" pin=28"/></net>

<net id="577"><net_src comp="140" pin="0"/><net_sink comp="511" pin=29"/></net>

<net id="578"><net_src comp="363" pin="3"/><net_sink comp="511" pin=30"/></net>

<net id="579"><net_src comp="142" pin="0"/><net_sink comp="511" pin=31"/></net>

<net id="580"><net_src comp="369" pin="3"/><net_sink comp="511" pin=32"/></net>

<net id="581"><net_src comp="144" pin="0"/><net_sink comp="511" pin=33"/></net>

<net id="585"><net_src comp="511" pin="35"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="507" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="148" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="591" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="591" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="150" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="154" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="156" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="642"><net_src comp="409" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="511" pin=34"/></net>

<net id="647"><net_src comp="167" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="652"><net_src comp="174" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="657"><net_src comp="181" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="662"><net_src comp="188" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="667"><net_src comp="195" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="672"><net_src comp="202" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="677"><net_src comp="209" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="682"><net_src comp="216" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="687"><net_src comp="223" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="692"><net_src comp="230" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="697"><net_src comp="237" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="702"><net_src comp="244" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="707"><net_src comp="251" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="712"><net_src comp="258" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="717"><net_src comp="265" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="722"><net_src comp="272" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="727"><net_src comp="597" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="732"><net_src comp="605" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="378" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vec_stream | {4 }
 - Input state : 
	Port: load_vec : p_ZZ11llama_layerE11norm_output_10 | {3 4 }
	Port: load_vec : p_ZZ11llama_layerE11norm_output_11 | {3 4 }
	Port: load_vec : p_ZZ11llama_layerE11norm_output_12 | {3 4 }
	Port: load_vec : p_ZZ11llama_layerE11norm_output_13 | {3 4 }
	Port: load_vec : p_ZZ11llama_layerE11norm_output_14 | {3 4 }
	Port: load_vec : p_ZZ11llama_layerE11norm_output_15 | {3 4 }
	Port: load_vec : norm_output | {3 4 }
	Port: load_vec : norm_output_35 | {3 4 }
	Port: load_vec : norm_output_36 | {3 4 }
	Port: load_vec : norm_output_37 | {3 4 }
	Port: load_vec : norm_output_38 | {3 4 }
	Port: load_vec : norm_output_39 | {3 4 }
	Port: load_vec : norm_output_40 | {3 4 }
	Port: load_vec : norm_output_41 | {3 4 }
	Port: load_vec : norm_output_42 | {3 4 }
	Port: load_vec : norm_output_43 | {3 4 }
  - Chain level:
	State 1
		store_ln13 : 1
	State 2
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
		trunc_ln15 : 1
		lshr_ln : 1
		zext_ln15_9 : 2
		norm_output_addr : 3
		norm_output_35_addr : 3
		norm_output_36_addr : 3
		norm_output_37_addr : 3
		norm_output_38_addr : 3
		norm_output_39_addr : 3
		norm_output_40_addr : 3
		norm_output_41_addr : 3
		norm_output_42_addr : 3
		norm_output_43_addr : 3
		p_ZZ11llama_layerE11norm_output_10_addr : 3
		p_ZZ11llama_layerE11norm_output_11_addr : 3
		p_ZZ11llama_layerE11norm_output_12_addr : 3
		p_ZZ11llama_layerE11norm_output_13_addr : 3
		p_ZZ11llama_layerE11norm_output_14_addr : 3
		llama_layer_norm_output : 3
		muxLogicRAMAddr_to_norm_output_load : 4
		norm_output_load : 4
		muxLogicRAMAddr_to_norm_output_35_load : 4
		norm_output_35_load : 4
		muxLogicRAMAddr_to_norm_output_36_load : 4
		norm_output_36_load : 4
		muxLogicRAMAddr_to_norm_output_37_load : 4
		norm_output_37_load : 4
		muxLogicRAMAddr_to_norm_output_38_load : 4
		norm_output_38_load : 4
		muxLogicRAMAddr_to_norm_output_39_load : 4
		norm_output_39_load : 4
		muxLogicRAMAddr_to_norm_output_40_load : 4
		norm_output_40_load : 4
		muxLogicRAMAddr_to_norm_output_41_load : 4
		norm_output_41_load : 4
		muxLogicRAMAddr_to_norm_output_42_load : 4
		norm_output_42_load : 4
		muxLogicRAMAddr_to_norm_output_43_load : 4
		norm_output_43_load : 4
		muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load : 4
		p_ZZ11llama_layerE11norm_output_10_load : 4
		muxLogicRAMAddr_to_llama_layer_norm_output_208 : 4
		llama_layer_norm_output_208 : 4
		muxLogicRAMAddr_to_llama_layer_norm_output_209 : 4
		llama_layer_norm_output_209 : 4
		muxLogicRAMAddr_to_llama_layer_norm_output_210 : 4
		llama_layer_norm_output_210 : 4
		muxLogicRAMAddr_to_llama_layer_norm_output_211 : 4
		llama_layer_norm_output_211 : 4
		muxLogicRAMAddr_to_llama_layer_norm_output_212 : 4
		llama_layer_norm_output_212 : 4
	State 4
		zext_ln15 : 1
		tmp_i : 1
		bitcast_ln17 : 2
		muxLogicFIFOData_to_write_ln17 : 3
		write_ln17 : 3
		add_ln15 : 2
		trunc_ln15_5 : 3
		zext_ln15_10 : 3
		add_ln15_5 : 4
		icmp_ln15 : 3
		br_ln15 : 4
		store_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                          |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|
| sparsemux|                            tmp_i_fu_511                           |    0    |   160   |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                          add_ln15_fu_591                          |    0    |    6    |
|    add   |                         add_ln15_5_fu_605                         |    0    |    10   |
|          |                          add_ln13_fu_616                          |    0    |    10   |
|----------|-------------------------------------------------------------------|---------|---------|
|   icmp   |                          icmp_ln13_fu_403                         |    0    |    6    |
|          |                          icmp_ln15_fu_610                         |    0    |    2    |
|----------|-------------------------------------------------------------------|---------|---------|
|   write  |                      write_ln17_write_fu_160                      |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   trunc  |                         trunc_ln15_fu_409                         |    0    |    0    |
|          |                        trunc_ln15_5_fu_597                        |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|partselect|                           lshr_ln_fu_413                          |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                         zext_ln15_9_fu_423                        |    0    |    0    |
|   zext   |                          zext_ln15_fu_507                         |    0    |    0    |
|          |                        zext_ln15_10_fu_601                        |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |             muxLogicRAMAddr_to_norm_output_load_fu_443            |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_35_load_fu_447           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_36_load_fu_451           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_37_load_fu_455           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_38_load_fu_459           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_39_load_fu_463           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_40_load_fu_467           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_41_load_fu_471           |    0    |    0    |
| muxlogic |           muxLogicRAMAddr_to_norm_output_42_load_fu_475           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_43_load_fu_479           |    0    |    0    |
|          | muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load_fu_483 |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_208_fu_487       |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_209_fu_491       |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_210_fu_495       |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_211_fu_499       |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_212_fu_503       |    0    |    0    |
|          |               muxLogicFIFOData_to_write_ln17_fu_587               |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   Total  |                                                                   |    0    |   194   |
|----------|-------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------+--------+
|                                               |   FF   |
+-----------------------------------------------+--------+
|               add5_in_i_reg_375               |   10   |
|               add_ln15_5_reg_729              |   10   |
|                   i_reg_626                   |   10   |
|                   j_reg_384                   |    4   |
|        llama_layer_norm_output_reg_719        |    6   |
|          norm_output_35_addr_reg_649          |    6   |
|          norm_output_36_addr_reg_654          |    6   |
|          norm_output_37_addr_reg_659          |    6   |
|          norm_output_38_addr_reg_664          |    6   |
|          norm_output_39_addr_reg_669          |    6   |
|          norm_output_40_addr_reg_674          |    6   |
|          norm_output_41_addr_reg_679          |    6   |
|          norm_output_42_addr_reg_684          |    6   |
|          norm_output_43_addr_reg_689          |    6   |
|            norm_output_addr_reg_644           |    6   |
|p_ZZ11llama_layerE11norm_output_10_addr_reg_694|    6   |
|p_ZZ11llama_layerE11norm_output_11_addr_reg_699|    6   |
|p_ZZ11llama_layerE11norm_output_12_addr_reg_704|    6   |
|p_ZZ11llama_layerE11norm_output_13_addr_reg_709|    6   |
|p_ZZ11llama_layerE11norm_output_14_addr_reg_714|    6   |
|              trunc_ln15_5_reg_724             |    4   |
|               trunc_ln15_reg_639              |    4   |
+-----------------------------------------------+--------+
|                     Total                     |   138  |
+-----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_279 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_285 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_291 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_297 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_303 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_309 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_315 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_321 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_327 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_333 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_339 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_345 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_351 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_357 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_363 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_369 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  ||   5.76  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   128  |
|  Register |    -   |   138  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   138  |   322  |
+-----------+--------+--------+--------+
