#!/bin/bash

# Define the name of the project
PROJECT_NAME="ClockDivider"

# Define the list of Verilog files to be included in the project
VERILOG_FILES="./ClockDivider.v"

# Compile the Verilog files into an executable
iverilog -o ClockDivider.out ./ClockDivider.v

# Run the simulation
vvp $PROJECT_NAME.out

# Print a message indicating that the script has finished running
echo "Script has finished running."
