

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config12_s'
================================================================
* Date:           Sun May  4 16:36:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.563 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      101|     1251|  3.030 us|  37.530 us|  101|  1251|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s_fu_182  |compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s  |        2|       48|  60.000 ns|  1.440 us|    2|   48|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      100|     1250|    4 ~ 50|          -|          -|    25|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   6|   1822|   2367|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     53|    -|
|Register         |        -|   -|     41|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   6|   1863|   2450|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   6|      4|     11|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s_fu_182  |compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s  |        1|   6|  1822|  2367|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                              |                                                                        |        1|   6|  1822|  2367|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_327_p2   |         +|   0|  0|  13|           5|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_321_p2  |      icmp|   0|  0|  13|           5|           4|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          12|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |indvar_flatten_fu_172  |   9|          2|    5|         10|
    |layer11_out_blk_n      |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  53|         12|    9|         20|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                              | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                       |  3|   0|    3|          0|
    |ap_done_reg                                                                                     |  1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s_fu_182_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_fu_172                                                                           |  5|   0|    5|          0|
    |start_once_reg                                                                                  |  1|   0|    1|          0|
    |trunc_ln57_1_reg_402                                                                            |  6|   0|    6|          0|
    |trunc_ln57_2_reg_407                                                                            |  6|   0|    6|          0|
    |trunc_ln57_3_reg_412                                                                            |  6|   0|    6|          0|
    |trunc_ln57_4_reg_417                                                                            |  6|   0|    6|          0|
    |trunc_ln57_reg_397                                                                              |  6|   0|    6|          0|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                           | 41|   0|   41|          0|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|layer11_out_dout            |   in|   30|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_empty_n         |   in|    1|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_read            |  out|    1|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    6|     ap_fifo|                                                              layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    6|     ap_fifo|                                                              layer11_out|       pointer|
|layer12_out_din             |  out|  114|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_full_n          |   in|    1|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_write           |  out|    1|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    5|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    5|     ap_fifo|                                                              layer12_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

