library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity pipe2 is port(
  data_in : in std_logic_vector(31 downto 0);
  clr : in std_logic;
  wr : in std_logic;
  data_out : out std_logic_vector(31 downto 0);
  clk : in std_logic;
);
      end entity;

architecture pip2 of pipe2 is 
        signal data : std_logic_vector(31 downto 0) := others=>(others='0');
        begin
          process(data_in,clk,wr,clr)
          begin
            
            if(rising_edge(clk) and wr = '1') then
              data <= data_in;
            end if;
          end process;
          
          process(data)
          begin
            if(clr) then
              data <= (others=>(others=>'0'));
            end if;
            data_out <= data;
          end process;
        end architecture;