<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p20" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_20{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t2_20{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_20{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t4_20{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5_20{left:83px;bottom:387px;letter-spacing:0.16px;}
#t6_20{left:123px;bottom:387px;letter-spacing:0.16px;word-spacing:0.01px;}
#t7_20{left:138px;bottom:345px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t8_20{left:136px;bottom:1027px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t9_20{left:242px;bottom:1027px;letter-spacing:-0.11px;}
#ta_20{left:242px;bottom:1010px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#tb_20{left:296px;bottom:1010px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tc_20{left:354px;bottom:1010px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#td_20{left:242px;bottom:993px;letter-spacing:-0.11px;}
#te_20{left:242px;bottom:868px;letter-spacing:-0.1px;}
#tf_20{left:409px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tg_20{left:467px;bottom:868px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_20{left:242px;bottom:851px;letter-spacing:-0.1px;word-spacing:-0.21px;}
#ti_20{left:503px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#tj_20{left:561px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tk_20{left:242px;bottom:834px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tl_20{left:142px;bottom:810px;letter-spacing:-0.41px;}
#tm_20{left:242px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#tn_20{left:242px;bottom:789px;letter-spacing:-0.11px;}
#to_20{left:711px;bottom:796px;letter-spacing:-0.22px;}
#tp_20{left:751px;bottom:789px;letter-spacing:-0.16px;word-spacing:0.1px;}
#tq_20{left:769px;bottom:796px;}
#tr_20{left:784px;bottom:789px;letter-spacing:-0.1px;}
#ts_20{left:137px;bottom:765px;letter-spacing:-0.15px;}
#tt_20{left:243px;bottom:765px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tu_20{left:242px;bottom:748px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_20{left:242px;bottom:727px;}
#tw_20{left:249px;bottom:734px;letter-spacing:-0.02px;}
#tx_20{left:297px;bottom:727px;letter-spacing:-0.07px;word-spacing:-0.08px;}
#ty_20{left:315px;bottom:734px;}
#tz_20{left:330px;bottom:727px;letter-spacing:-0.11px;}
#t10_20{left:109px;bottom:703px;letter-spacing:-0.13px;}
#t11_20{left:242px;bottom:703px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_20{left:678px;bottom:703px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t13_20{left:242px;bottom:686px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_20{left:242px;bottom:653px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t15_20{left:242px;bottom:636px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#t16_20{left:533px;bottom:636px;letter-spacing:-0.13px;}
#t17_20{left:649px;bottom:636px;letter-spacing:-0.1px;word-spacing:-0.45px;}
#t18_20{left:242px;bottom:619px;letter-spacing:-0.2px;}
#t19_20{left:279px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t1a_20{left:242px;bottom:602px;letter-spacing:-0.11px;}
#t1b_20{left:242px;bottom:569px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1c_20{left:315px;bottom:569px;letter-spacing:-0.13px;}
#t1d_20{left:437px;bottom:569px;letter-spacing:-0.1px;}
#t1e_20{left:630px;bottom:569px;letter-spacing:-0.2px;}
#t1f_20{left:667px;bottom:569px;letter-spacing:-0.18px;}
#t1g_20{left:99px;bottom:544px;letter-spacing:-0.12px;}
#t1h_20{left:146px;bottom:527px;letter-spacing:-0.12px;}
#t1i_20{left:242px;bottom:544px;letter-spacing:-0.11px;}
#t1j_20{left:242px;bottom:527px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1k_20{left:440px;bottom:527px;letter-spacing:-0.12px;}
#t1l_20{left:490px;bottom:527px;letter-spacing:-0.1px;}
#t1m_20{left:660px;bottom:527px;letter-spacing:-0.09px;}
#t1n_20{left:693px;bottom:527px;letter-spacing:-0.09px;}
#t1o_20{left:242px;bottom:511px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1p_20{left:242px;bottom:494px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1q_20{left:99px;bottom:469px;letter-spacing:-0.12px;}
#t1r_20{left:123px;bottom:452px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1s_20{left:242px;bottom:469px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t1t_20{left:242px;bottom:452px;letter-spacing:-0.11px;}
#t1u_20{left:242px;bottom:436px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1v_20{left:304px;bottom:321px;letter-spacing:0.08px;word-spacing:0.13px;}
#t1w_20{left:133px;bottom:292px;letter-spacing:-0.16px;}
#t1x_20{left:141px;bottom:275px;letter-spacing:-0.2px;}
#t1y_20{left:293px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1z_20{left:594px;bottom:275px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t20_20{left:156px;bottom:248px;letter-spacing:-0.18px;}
#t21_20{left:228px;bottom:248px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t22_20{left:228px;bottom:231px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t23_20{left:228px;bottom:214px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t24_20{left:228px;bottom:197px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t25_20{left:228px;bottom:180px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t26_20{left:228px;bottom:164px;letter-spacing:-0.18px;}
#t27_20{left:313px;bottom:164px;letter-spacing:-0.21px;}
#t28_20{left:204px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.09px;}
#t29_20{left:140px;bottom:1054px;letter-spacing:-0.15px;}
#t2a_20{left:514px;bottom:1054px;letter-spacing:-0.15px;}
#t2b_20{left:354px;bottom:962px;letter-spacing:-0.15px;}
#t2c_20{left:550px;bottom:962px;letter-spacing:-0.15px;}
#t2d_20{left:382px;bottom:938px;}
#t2e_20{left:430px;bottom:938px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t2f_20{left:382px;bottom:916px;}
#t2g_20{left:430px;bottom:916px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2h_20{left:430px;bottom:899px;letter-spacing:-0.1px;}

.s1_20{font-size:14px;font-family:Arial-Bold_sgd;color:#000;}
.s2_20{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_20{font-size:21px;font-family:Arial-Bold_sgd;color:#000;}
.s4_20{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s5_20{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s6_20{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_20{font-size:11px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_20{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s9_20{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts20" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg20Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg20" style="-webkit-user-select: none;"><object width="935" height="1210" data="20/20.svg" type="image/svg+xml" id="pdf20" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_20" class="t s1_20">About This Book </span>
<span id="t2_20" class="t s2_20">20 </span><span id="t3_20" class="t s2_20">MIPS® Architecture for Programmers Volume II-B: </span><span id="t4_20" class="t s2_20">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t5_20" class="t s3_20">1.4 </span><span id="t6_20" class="t s3_20">Notation for Register Field Accessibility </span>
<span id="t7_20" class="t s4_20">In this document, the read/write properties of register fields use the notations shown in Table 1.1. </span>
<span id="t8_20" class="t s5_20">ISA Mode </span><span id="t9_20" class="t s5_20">In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architec- </span>
<span id="ta_20" class="t s5_20">tures, the </span><span id="tb_20" class="t s6_20">ISA Mode </span><span id="tc_20" class="t s5_20">is a single-bit register that determines in which mode the processor is executing, as fol- </span>
<span id="td_20" class="t s5_20">lows: </span>
<span id="te_20" class="t s5_20">In the MIPS Architecture, the </span><span id="tf_20" class="t s6_20">ISA Mode </span><span id="tg_20" class="t s5_20">value is only visible indirectly, such as when the processor stores a </span>
<span id="th_20" class="t s5_20">combined value of the upper bits of PC and the </span><span id="ti_20" class="t s6_20">ISA Mode </span><span id="tj_20" class="t s5_20">into a GPR on a jump-and-link or branch-and-link </span>
<span id="tk_20" class="t s5_20">instruction, or into a Coprocessor 0 register on an exception. </span>
<span id="tl_20" class="t s5_20">PABITS </span><span id="tm_20" class="t s5_20">The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 phys- </span>
<span id="tn_20" class="t s5_20">ical address bits were implemented, the size of the physical address space would be 2 </span>
<span id="to_20" class="t s7_20">PABITS </span>
<span id="tp_20" class="t s5_20">= 2 </span>
<span id="tq_20" class="t s7_20">36 </span>
<span id="tr_20" class="t s5_20">bytes. </span>
<span id="ts_20" class="t s5_20">SEGBITS </span><span id="tt_20" class="t s5_20">The number of virtual address bits implemented in a segment of the address space is represented by the sym- </span>
<span id="tu_20" class="t s5_20">bol SEGBITS. As such, if 40 virtual address bits are implemented in a segment, the size of the segment is </span>
<span id="tv_20" class="t s5_20">2 </span>
<span id="tw_20" class="t s7_20">SEGBITS </span>
<span id="tx_20" class="t s5_20">= 2 </span>
<span id="ty_20" class="t s7_20">40 </span>
<span id="tz_20" class="t s5_20">bytes. </span>
<span id="t10_20" class="t s5_20">FP32RegistersMode </span><span id="t11_20" class="t s5_20">Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). </span><span id="t12_20" class="t s5_20">It is optional if the FPU has </span>
<span id="t13_20" class="t s5_20">32 64-bit FPRs in which 64-bit data types are stored in any FPR. </span>
<span id="t14_20" class="t s5_20">microMIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it </span>
<span id="t15_20" class="t s5_20">were a microMIPS32 implementation. In such a case </span><span id="t16_20" class="t s8_20">FP32RegisterMode </span><span id="t17_20" class="t s5_20">is computed from the FR bit in the </span>
<span id="t18_20" class="t s6_20">Status </span><span id="t19_20" class="t s5_20">register. If this bit is a 0, the processor operates as if it had 32, 32-bit FPRs. If this bit is a 1, the proces- </span>
<span id="t1a_20" class="t s5_20">sor operates with 32 64-bit FPRs. </span>
<span id="t1b_20" class="t s5_20">The value of </span><span id="t1c_20" class="t s8_20">FP32RegistersMode </span><span id="t1d_20" class="t s5_20">is computed from the FR bit in the </span><span id="t1e_20" class="t s6_20">Status </span><span id="t1f_20" class="t s5_20">register. </span>
<span id="t1g_20" class="t s5_20">InstructionInBranchDe- </span>
<span id="t1h_20" class="t s5_20">laySlot </span>
<span id="t1i_20" class="t s5_20">Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch </span>
<span id="t1j_20" class="t s5_20">or jump. This condition reflects the </span><span id="t1k_20" class="t s6_20">dynamic </span><span id="t1l_20" class="t s5_20">state of the instruction, not the </span><span id="t1m_20" class="t s6_20">static </span><span id="t1n_20" class="t s5_20">state. That is, the value is </span>
<span id="t1o_20" class="t s5_20">false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which </span>
<span id="t1p_20" class="t s5_20">is not executed in the delay slot of a branch or jump. </span>
<span id="t1q_20" class="t s5_20">SignalException(excep- </span>
<span id="t1r_20" class="t s5_20">tion, argument) </span>
<span id="t1s_20" class="t s5_20">Causes an exception to be signaled, using the exception parameter as the type of exception and the argument </span>
<span id="t1t_20" class="t s5_20">parameter as an exception-specific argument). Control does not return from this pseudocode function—the </span>
<span id="t1u_20" class="t s5_20">exception is signaled at the point of the call. </span>
<span id="t1v_20" class="t s9_20">Table 1.2 Read/Write Register Field Notation </span>
<span id="t1w_20" class="t s1_20">Read/Write </span>
<span id="t1x_20" class="t s1_20">Notation </span><span id="t1y_20" class="t s1_20">Hardware Interpretation </span><span id="t1z_20" class="t s1_20">Software Interpretation </span>
<span id="t20_20" class="t s5_20">R/W </span><span id="t21_20" class="t s5_20">A field in which all bits are readable and writable by software and, potentially, by hardware. </span>
<span id="t22_20" class="t s5_20">Hardware updates of this field are visible by software read. Software updates of this field are visible by </span>
<span id="t23_20" class="t s5_20">hardware read. </span>
<span id="t24_20" class="t s5_20">If the Reset State of this field is ‘‘Undefined’’, either software or hardware must initialize the value before </span>
<span id="t25_20" class="t s5_20">the first read will return a predictable value. This should not be confused with the formal definition of </span>
<span id="t26_20" class="t s8_20">UNDEFINED </span><span id="t27_20" class="t s5_20">behavior. </span>
<span id="t28_20" class="t s9_20">Table 1.1 Symbols Used in Instruction Operation Statements (Continued) </span>
<span id="t29_20" class="t s1_20">Symbol </span><span id="t2a_20" class="t s1_20">Meaning </span>
<span id="t2b_20" class="t s1_20">Encoding </span><span id="t2c_20" class="t s1_20">Meaning </span>
<span id="t2d_20" class="t s5_20">0 </span><span id="t2e_20" class="t s5_20">The processor is executing 32-bit MIPS instructions </span>
<span id="t2f_20" class="t s5_20">1 </span><span id="t2g_20" class="t s5_20">The processor is executing MIIPS16e or microMIPS </span>
<span id="t2h_20" class="t s5_20">instructions </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
