
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.31

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.90 source latency v_rf_ctrl.stage_rf_wr_addr.internal_data[19]$_DFFE_PN_/CLK ^
  -0.85 target latency v_rf_ctrl.stage_rf_rd_data_srca.internal_data[197]$_DFFE_PN_/CLK ^
   0.00 CRPR
--------------
   0.05 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr.vsstatus[10]$_DFF_PP0_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.05    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input260/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input260/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net260 (net)
                  0.17    0.00    4.19 v _11796_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   190    2.63    0.99    0.62    4.81 ^ _11796_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.99    0.00    4.81 ^ v_csr.vsstatus[10]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.15    0.20    0.39 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.15    0.00    0.39 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.88    0.35    0.31    0.70 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.35    0.00    0.70 ^ clkbuf_leaf_136_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    26    0.23    0.11    0.20    0.90 ^ clkbuf_leaf_136_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_136_clk (net)
                  0.11    0.00    0.90 ^ v_csr.vsstatus[10]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.90   clock reconvergence pessimism
                          0.39    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                  3.52   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.20    0.39 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.15    0.00    0.39 ^ clkbuf_4_14__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.79    0.31    0.29    0.68 ^ clkbuf_4_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14__leaf_clk (net)
                  0.31    0.00    0.68 ^ clkbuf_leaf_97_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    31    0.24    0.12    0.20    0.88 ^ clkbuf_leaf_97_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_97_clk (net)
                  0.12    0.00    0.88 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.39    1.28 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net446 (net)
                  0.07    0.00    1.28 v _13229_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    1.34 ^ _13229_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01890_ (net)
                  0.08    0.00    1.34 ^ _13249_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.06    0.05    1.39 v _13249_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _00235_ (net)
                  0.06    0.00    1.39 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.20    0.39 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.15    0.00    0.39 ^ clkbuf_4_14__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.79    0.31    0.29    0.68 ^ clkbuf_4_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14__leaf_clk (net)
                  0.31    0.00    0.68 ^ clkbuf_leaf_97_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    31    0.24    0.12    0.20    0.88 ^ clkbuf_leaf_97_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_97_clk (net)
                  0.12    0.00    0.88 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.88   clock reconvergence pessimism
                          0.09    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[32]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.05    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input260/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input260/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net260 (net)
                  0.17    0.00    4.19 v _11796_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   190    2.63    0.99    0.62    4.81 ^ _11796_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.99    0.00    4.81 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[32]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.81   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.24    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19   20.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00   20.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.15    0.20   20.39 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.15    0.00   20.39 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.75    0.30    0.28   20.67 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.30    0.00   20.67 ^ clkbuf_leaf_129_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.24    0.11    0.20   20.87 ^ clkbuf_leaf_129_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_129_clk (net)
                  0.11    0.00   20.87 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[32]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.87   clock reconvergence pessimism
                         -0.29   20.58   library recovery time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                 15.77   slack (MET)


Startpoint: syn_addr[0] (input port clocked by clk)
Endpoint: syn_data[71] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ syn_addr[0] (in)
                                         syn_addr[0] (net)
                  0.00    0.00    4.00 ^ input261/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    80    1.79    0.66    0.45    4.45 ^ input261/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net261 (net)
                  0.66    0.00    4.46 ^ load_slew1379/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   215    4.58    1.66    1.09    5.54 ^ load_slew1379/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1379 (net)
                  1.66    0.00    5.54 ^ load_slew1377/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   255    5.27    1.91    1.21    6.75 ^ load_slew1377/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1377 (net)
                  1.91    0.00    6.75 ^ _19256_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.14    0.39    7.14 v _19256_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07311_ (net)
                  0.14    0.00    7.14 v _19257_/I3 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.19    0.34    7.48 v _19257_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07312_ (net)
                  0.19    0.00    7.48 v _19258_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.08    0.23    0.36    7.84 v _19258_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net1066 (net)
                  0.23    0.00    7.84 v output1066/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.04    0.26    0.85    8.69 v output1066/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         syn_data[71] (net)
                  0.26    0.00    8.69 v syn_data[71] (out)
                                  8.69   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -8.69   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[32]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 v input external delay
     1    0.05    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input260/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input260/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net260 (net)
                  0.17    0.00    4.19 v _11796_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   190    2.63    0.99    0.62    4.81 ^ _11796_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.99    0.00    4.81 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[32]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.81   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.24    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19   20.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00   20.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.15    0.20   20.39 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.15    0.00   20.39 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.75    0.30    0.28   20.67 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.30    0.00   20.67 ^ clkbuf_leaf_129_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.24    0.11    0.20   20.87 ^ clkbuf_leaf_129_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_129_clk (net)
                  0.11    0.00   20.87 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[32]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   20.87   clock reconvergence pessimism
                         -0.29   20.58   library recovery time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                 15.77   slack (MET)


Startpoint: syn_addr[0] (input port clocked by clk)
Endpoint: syn_data[71] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ syn_addr[0] (in)
                                         syn_addr[0] (net)
                  0.00    0.00    4.00 ^ input261/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    80    1.79    0.66    0.45    4.45 ^ input261/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net261 (net)
                  0.66    0.00    4.46 ^ load_slew1379/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   215    4.58    1.66    1.09    5.54 ^ load_slew1379/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1379 (net)
                  1.66    0.00    5.54 ^ load_slew1377/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   255    5.27    1.91    1.21    6.75 ^ load_slew1377/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1377 (net)
                  1.91    0.00    6.75 ^ _19256_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.14    0.39    7.14 v _19256_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07311_ (net)
                  0.14    0.00    7.14 v _19257_/I3 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.19    0.34    7.48 v _19257_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07312_ (net)
                  0.19    0.00    7.48 v _19258_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.08    0.23    0.36    7.84 v _19258_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net1066 (net)
                  0.23    0.00    7.84 v output1066/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.04    0.26    0.85    8.69 v output1066/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         syn_data[71] (net)
                  0.26    0.00    8.69 v syn_data[71] (out)
                                  8.69   data arrival time

                         20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (propagated)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -8.69   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.3761748671531677

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1343

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.18162207305431366

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8141

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[4009]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.39 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.28    0.67 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.87 ^ clkbuf_leaf_129_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.87 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   1.70    2.57 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.57    3.14 v _12153_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   1.39    4.53 ^ _12154_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.28    4.80 ^ max_cap1271/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.27    5.07 ^ load_slew1270/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.10    5.17 v _21567_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.45    5.62 v _21573_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.84    6.46 ^ _21575_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.18    6.64 ^ _27012_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    6.64 ^ v_rf.regs[4009]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           6.64   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.19   20.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   20.39 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.29   20.68 ^ clkbuf_4_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   20.88 ^ clkbuf_leaf_164_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   20.88 ^ v_rf.regs[4009]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   20.88   clock reconvergence pessimism
  -0.12   20.76   library setup time
          20.76   data required time
---------------------------------------------------------
          20.76   data required time
          -6.64   data arrival time
---------------------------------------------------------
          14.12   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.39 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.29    0.68 ^ clkbuf_4_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.88 ^ clkbuf_leaf_97_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.88 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    1.28 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    1.34 ^ _13229_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    1.39 v _13249_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    1.39 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.39   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.39 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.29    0.68 ^ clkbuf_4_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.88 ^ clkbuf_leaf_97_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.88 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[145]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.88   clock reconvergence pessimism
   0.09    0.98   library hold time
           0.98   data required time
---------------------------------------------------------
           0.98   data required time
          -1.39   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.8665

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.8993

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.6884

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.3116

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
84.153584

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.02e-01   1.27e-01   2.88e-06   5.30e-01  33.3%
Combinational          6.43e-01   2.31e-01   5.77e-06   8.74e-01  55.0%
Clock                  1.06e-01   8.04e-02   3.85e-07   1.86e-01  11.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e+00   4.39e-01   9.04e-06   1.59e+00 100.0%
                          72.4%      27.6%       0.0%
