---
layout: post
title: Intel’s 10-Nanometer Process Technology Explained
date: 2018-02-19 09:11
author: nvinside
comments: true
categories: [10nm, FinFET, Hardware, Intel, transistors, WikiChip]
---
If you curious how the latest 10nm technology works, then you definitely read this article which got published by <a href="https://fuse.wikichip.org/news/525/iedm-2017-isscc-2018-intels-10nm-switching-to-cobalt-interconnects/" target="_blank" rel="noopener">WikiChip</a> which in-depth shows an overview of Intel’s <a href="https://en.wikipedia.org/wiki/10_nanometer" target="_blank" rel="noopener">10nm</a> process, which includes the latest insight from IEDM and ISSCC. The major changes include a 2.7x density increase from 14nm, 3rd-generation FinFET transistors and the adoption of cobalt interconnects which allows for a reduction in line resistance.

[caption id="attachment_2882" align="alignnone" width="2093"]<img class="alignnone size-full wp-image-2882" src="https://chefkochblog.files.wordpress.com/2018/02/iedm-2017-intel-10-xtor.png" alt="iedm-2017-intel-10-xtor" width="2093" height="1329" /> Picture by Intel/WikiChip shows the new gate transistor.[/caption]

<!--more-->

The initial architecture, Cannon Lake, may be focused on mobile CPUs that are smaller and thus easier to make when chip yields are relatively poor. Ice Lake (first real 10nm Chip for Desktop's) would come once yields are relatively "stable" and can handle bigger desktop-class parts. The timing is unclear. Cannon Lake is slated to arrive at the end of 2018 - Ice Lake is more likely to show at the beginning of 2019.

[gallery ids="2883,2884,2885,2886,2887,2888,2889" type="slideshow"]

&nbsp;

<table style="height:516px;" border="1" width="754" cellspacing="1" cellpadding="0" align="center">
<tbody>
<tr class="tgrey">
<td style="text-align:center;" colspan="6" align="center">Intel's Core Architecture Cadence</td>
</tr>
<tr class="tlblue">
<td style="text-align:center;" width="195">Microarchitecture</td>
<td style="text-align:center;" align="center" width="122">Core Generation</td>
<td style="text-align:center;" align="center" valign="middle" width="122">Process Node</td>
<td style="text-align:center;" align="center" valign="middle" width="121">Release Year</td>
</tr>
<tr>
<td class="tlgrey" style="text-align:left;">Sandy Bridge</td>
<td style="text-align:left;" align="center">2<sup>nd</sup></td>
<td style="text-align:left;" align="center" valign="middle">32nm</td>
<td style="text-align:left;" align="center" valign="middle">2011</td>
</tr>
<tr>
<td class="tlgrey">Ivy Bridge</td>
<td align="center">3<sup>rd</sup></td>
<td align="center" valign="middle">22nm</td>
<td align="center" valign="middle">2012</td>
</tr>
<tr>
<td class="tlgrey">Haswell</td>
<td align="center">4<sup>th</sup></td>
<td align="center" valign="middle">22nm</td>
<td align="center" valign="middle">2013</td>
</tr>
<tr>
<td class="tlgrey">Broadwell</td>
<td align="center">5<sup>th</sup></td>
<td align="center" valign="middle">14nm</td>
<td align="center" valign="middle">2014</td>
</tr>
<tr>
<td class="tlgrey">Skylake</td>
<td align="center">6<sup>th</sup></td>
<td align="center" valign="middle">14nm</td>
<td align="center" valign="middle">2015</td>
</tr>
<tr>
<td class="tlgrey">Kaby Lake</td>
<td align="center">7<sup>th</sup></td>
<td align="center" valign="middle">14nm+</td>
<td align="center" valign="middle">2016</td>
</tr>
<tr>
<td class="tlgrey">Coffee Lake</td>
<td align="center">8<sup>th</sup></td>
<td align="center" valign="middle">14nm++</td>
<td align="center" valign="middle">2017</td>
</tr>
<tr>
<td class="tlgrey">Cannon Lake</td>
<td align="center">8<sup>th</sup>?</td>
<td align="center" valign="middle">10nm</td>
<td align="center" valign="middle">2018?</td>
</tr>
<tr>
<td class="tlgrey" style="text-align:center;"><strong>Ice Lake</strong></td>
<td style="text-align:center;" align="center"><strong>9<sup>th</sup>?</strong></td>
<td style="text-align:center;" align="center" valign="middle"><strong>10nm+</strong></td>
<td style="text-align:center;" align="center" valign="middle"><strong>2018?/2019</strong></td>
</tr>
</tbody>
</table>

<h2>Final Words</h2>

A lot of new things are about to come at the end of this year and the new technology is promising, what lies beyond the gap between 14nm++ and 10nm+ and why laptops not getting directly the 10nm? This remains an open question and we just need to wait until Intel explains more about their building process here.

Intel’s next generation of Xeon Scalable Processors <a href="https://newsroom.intel.com/news/intel-shows-59-percent-performance-improvement-upcoming-intel-xeon-processor-scalable-family/">is called Cascade Lake</a>, a 2018 refresh of the Skylake generation will be launched this year and is maybe the first piece in the bigger puzzle remember that there's a reason new PC sales are stagnating and it's because there's just no need to upgrade, not on the server side and not as 'normal' PC user, just keep waiting seems the ne strategie because at the end we are getting only refreshes right now until 10nm really makes it's introduction into the consumer market.
