

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Mon Mar 16 19:34:30 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.34|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2064614|  2064614|  2064614|  2064614|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2064612|  2064612|         5|          1|          1|  2064609|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i128* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i128* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (7)  [1/1] 1.59ns  loc: hls_target.cpp:160
newFuncRoot:4  br label %.preheader38


 <State 2>: 3.15ns
ST_2: indvar_flatten (9)  [1/1] 0.00ns
.preheader38:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader38.preheader ]

ST_2: exitcond_flatten (10)  [1/1] 3.15ns
.preheader38:1  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

ST_2: indvar_flatten_next (11)  [1/1] 2.59ns
.preheader38:2  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_16 (12)  [1/1] 0.00ns
.preheader38:3  br i1 %exitcond_flatten, label %.preheader37.exitStub, label %.preheader38.preheader


 <State 3>: 2.45ns
ST_3: tmp_value_V (17)  [1/1] 2.45ns  loc: hls_target.cpp:168
.preheader38.preheader:3  %tmp_value_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %p_mul_stencil_stream_V_value_V)

ST_3: tmp_6 (18)  [1/1] 0.00ns  loc: hls_target.cpp:176
.preheader38.preheader:4  %tmp_6 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 4, i32 31)

ST_3: tmp_3 (20)  [1/1] 0.00ns  loc: hls_target.cpp:168
.preheader38.preheader:6  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 36, i32 63)

ST_3: tmp_4 (23)  [1/1] 0.00ns  loc: hls_target.cpp:168
.preheader38.preheader:9  %tmp_4 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 68, i32 95)

ST_3: tmp_2 (26)  [1/1] 0.00ns  loc: hls_target.cpp:197
.preheader38.preheader:12  %tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 100, i32 127)


 <State 4>: 2.74ns
ST_4: p_382_cast_cast (19)  [1/1] 0.00ns  loc: hls_target.cpp:182
.preheader38.preheader:5  %p_382_cast_cast = sext i28 %tmp_6 to i29

ST_4: p_400_cast_cast (27)  [1/1] 0.00ns  loc: hls_target.cpp:200
.preheader38.preheader:13  %p_400_cast_cast = sext i28 %tmp_2 to i29

ST_4: tmp1 (29)  [1/1] 2.74ns  loc: hls_target.cpp:200
.preheader38.preheader:15  %tmp1 = add i29 %p_400_cast_cast, %p_382_cast_cast


 <State 5>: 4.34ns
ST_5: p_390 (21)  [1/1] 0.00ns  loc: hls_target.cpp:185
.preheader38.preheader:7  %p_390 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %tmp_3, i2 0)

ST_5: p_390_cast (22)  [1/1] 0.00ns  loc: hls_target.cpp:185
.preheader38.preheader:8  %p_390_cast = sext i30 %p_390 to i31

ST_5: p_396 (24)  [1/1] 0.00ns  loc: hls_target.cpp:192
.preheader38.preheader:10  %p_396 = call i29 @_ssdm_op_BitConcatenate.i29.i28.i1(i28 %tmp_4, i1 false)

ST_5: p_396_cast_cast (25)  [1/1] 0.00ns  loc: hls_target.cpp:192
.preheader38.preheader:11  %p_396_cast_cast = sext i29 %p_396 to i31

ST_5: tmp (28)  [1/1] 2.17ns  loc: hls_target.cpp:200
.preheader38.preheader:14  %tmp = add i31 %p_396_cast_cast, %p_390_cast

ST_5: tmp1_cast (30)  [1/1] 0.00ns  loc: hls_target.cpp:200
.preheader38.preheader:16  %tmp1_cast = sext i29 %tmp1 to i31

ST_5: p_403 (31)  [1/1] 2.17ns  loc: hls_target.cpp:200
.preheader38.preheader:17  %p_403 = add i31 %tmp, %tmp1_cast


 <State 6>: 2.45ns
ST_6: empty (14)  [1/1] 0.00ns
.preheader38.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

ST_6: tmp_1 (15)  [1/1] 0.00ns  loc: hls_target.cpp:163
.preheader38.preheader:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_6: StgValue_34 (16)  [1/1] 0.00ns  loc: hls_target.cpp:164
.preheader38.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: tmp_value_V_7 (32)  [1/1] 0.00ns  loc: hls_target.cpp:200
.preheader38.preheader:18  %tmp_value_V_7 = sext i31 %p_403 to i32

ST_6: StgValue_36 (33)  [1/1] 2.45ns  loc: hls_target.cpp:202
.preheader38.preheader:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V, i32 %tmp_value_V_7)

ST_6: empty_112 (34)  [1/1] 0.00ns  loc: hls_target.cpp:204
.preheader38.preheader:20  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_6: StgValue_38 (35)  [1/1] 0.00ns  loc: hls_target.cpp:162
.preheader38.preheader:21  br label %.preheader38


 <State 7>: 0.00ns
ST_7: StgValue_39 (37)  [1/1] 0.00ns
.preheader37.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_mul_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_p2_mul1_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8          (specmemcore      ) [ 00000000]
StgValue_9          (specmemcore      ) [ 00000000]
StgValue_10         (specinterface    ) [ 00000000]
StgValue_11         (specinterface    ) [ 00000000]
StgValue_12         (br               ) [ 01111110]
indvar_flatten      (phi              ) [ 00100000]
exitcond_flatten    (icmp             ) [ 00111110]
indvar_flatten_next (add              ) [ 01111110]
StgValue_16         (br               ) [ 00000000]
tmp_value_V         (read             ) [ 00000000]
tmp_6               (partselect       ) [ 00101000]
tmp_3               (partselect       ) [ 00101100]
tmp_4               (partselect       ) [ 00101100]
tmp_2               (partselect       ) [ 00101000]
p_382_cast_cast     (sext             ) [ 00000000]
p_400_cast_cast     (sext             ) [ 00000000]
tmp1                (add              ) [ 00100100]
p_390               (bitconcatenate   ) [ 00000000]
p_390_cast          (sext             ) [ 00000000]
p_396               (bitconcatenate   ) [ 00000000]
p_396_cast_cast     (sext             ) [ 00000000]
tmp                 (add              ) [ 00000000]
tmp1_cast           (sext             ) [ 00000000]
p_403               (add              ) [ 00100010]
empty               (speclooptripcount) [ 00000000]
tmp_1               (specregionbegin  ) [ 00000000]
StgValue_34         (specpipeline     ) [ 00000000]
tmp_value_V_7       (sext             ) [ 00000000]
StgValue_36         (write            ) [ 00000000]
empty_112           (specregionend    ) [ 00000000]
StgValue_38         (br               ) [ 01111110]
StgValue_39         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_mul_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_p2_mul1_stencil_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p2_mul1_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i28.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i28.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_value_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_36_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="31" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/6 "/>
</bind>
</comp>

<comp id="85" class="1005" name="indvar_flatten_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="21" slack="1"/>
<pin id="87" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="21" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="exitcond_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_next_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="21" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="28" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="0" index="3" bw="7" slack="0"/>
<pin id="123" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="28" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="0" index="3" bw="8" slack="0"/>
<pin id="133" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="28" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="8" slack="0"/>
<pin id="143" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_382_cast_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="28" slack="1"/>
<pin id="150" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_382_cast_cast/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_400_cast_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="28" slack="1"/>
<pin id="153" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_400_cast_cast/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="0" index="1" bw="28" slack="0"/>
<pin id="157" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_390_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="30" slack="0"/>
<pin id="162" dir="0" index="1" bw="28" slack="2"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_390/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_390_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="30" slack="0"/>
<pin id="169" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_390_cast/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_396_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="29" slack="0"/>
<pin id="173" dir="0" index="1" bw="28" slack="2"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_396/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_396_cast_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="29" slack="0"/>
<pin id="180" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_396_cast_cast/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="29" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="0"/>
<pin id="185" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp1_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="29" slack="1"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_403_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="29" slack="0"/>
<pin id="194" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_403/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_value_V_7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_value_V_7/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="exitcond_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_next_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="21" slack="0"/>
<pin id="207" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_6_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="28" slack="1"/>
<pin id="212" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_3_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="28" slack="2"/>
<pin id="217" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_4_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="28" slack="2"/>
<pin id="222" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_2_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="28" slack="1"/>
<pin id="227" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="29" slack="1"/>
<pin id="232" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="p_403_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="1"/>
<pin id="237" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_403 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="68" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="89" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="89" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="72" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="72" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="72" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="72" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="148" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="167" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="195"><net_src comp="182" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="204"><net_src comp="96" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="102" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="213"><net_src comp="108" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="218"><net_src comp="118" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="223"><net_src comp="128" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="228"><net_src comp="138" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="233"><net_src comp="154" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="238"><net_src comp="191" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_p2_mul1_stencil_stream_V_value_V | {6 }
 - Input state : 
	Port: Loop_2_proc : p_mul_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_16 : 2
	State 3
	State 4
		tmp1 : 1
	State 5
		p_390_cast : 1
		p_396_cast_cast : 1
		tmp : 2
		p_403 : 3
	State 6
		StgValue_36 : 1
		empty_112 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_102 |    68   |    26   |
|    add   |         tmp1_fu_154        |    89   |    33   |
|          |         tmp_fu_182         |    0    |    31   |
|          |        p_403_fu_191        |    0    |    31   |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_96   |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   |   tmp_value_V_read_fu_72   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_36_write_fu_78  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_6_fu_108        |    0    |    0    |
|partselect|        tmp_3_fu_118        |    0    |    0    |
|          |        tmp_4_fu_128        |    0    |    0    |
|          |        tmp_2_fu_138        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   p_382_cast_cast_fu_148   |    0    |    0    |
|          |   p_400_cast_cast_fu_151   |    0    |    0    |
|   sext   |      p_390_cast_fu_167     |    0    |    0    |
|          |   p_396_cast_cast_fu_178   |    0    |    0    |
|          |      tmp1_cast_fu_188      |    0    |    0    |
|          |    tmp_value_V_7_fu_197    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_390_fu_160        |    0    |    0    |
|          |        p_396_fu_171        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   157   |   134   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_201 |    1   |
|indvar_flatten_next_reg_205|   21   |
|   indvar_flatten_reg_85   |   21   |
|       p_403_reg_235       |   31   |
|        tmp1_reg_230       |   29   |
|       tmp_2_reg_225       |   28   |
|       tmp_3_reg_215       |   28   |
|       tmp_4_reg_220       |   28   |
|       tmp_6_reg_210       |   28   |
+---------------------------+--------+
|           Total           |   215  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   157  |   134  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   215  |    -   |
+-----------+--------+--------+
|   Total   |   372  |   134  |
+-----------+--------+--------+
