{
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {},
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ],
        "timeunit": [
            "timeunit",
            "H0Y6L",
            "module",
            1
        ],
        "full_adder_test": [
            "full_adder_test",
            "WRTUj",
            "module",
            2
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "timeunit",
        "timeunit",
        "full_adder_test",
        "full_adder_test"
    ],
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 2,
            "ru_majflt": 0,
            "ru_stime_sec": 0.054113000000000001,
            "ru_utime_sec": 0.053072000000000001,
            "ru_maxrss_kb": 62772,
            "ru_nvcsw": 373,
            "ru_minflt": 21736
        },
        "quadSpeed": 13059.973734131036,
        "ru_childs_cgstart": {
            "ru_nivcsw": 18,
            "ru_majflt": 0,
            "ru_stime_sec": 0.013559,
            "ru_utime_sec": 0.0084169999999999991,
            "ru_maxrss_kb": 20304,
            "ru_nvcsw": 27,
            "ru_minflt": 4939
        },
        "nMops": 468,
        "totalObjSize": 128158,
        "nQuads": 179,
        "ru_self_end": {
            "ru_nivcsw": 2,
            "ru_majflt": 0,
            "ru_stime_sec": 0.059473999999999999,
            "ru_utime_sec": 0.066778000000000004,
            "ru_maxrss_kb": 69456,
            "ru_nvcsw": 507,
            "ru_minflt": 23892
        },
        "mopSpeed": 34145.629651247618,
        "CodeGen(%)": 20.524723711401961,
        "ru_childs_end": {
            "ru_nivcsw": 18,
            "ru_majflt": 0,
            "ru_stime_sec": 0.013559,
            "ru_utime_sec": 0.0084169999999999991,
            "ru_maxrss_kb": 20304,
            "ru_nvcsw": 27,
            "ru_minflt": 4939
        },
        "mop/quad": 2.6145251396648046,
        "outputSizePerQuad": 715.96648044692733,
        "Frontend(%)": 79.475276288598039,
        "peak_mem_kb": 276020
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 99276,
        "archive": "archive.0/_29481_archive_1.a"
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.29481.json"
    ],
    "Misc": {
        "csrc_abs": "/home/polaris/sxie/tsmc65/verilog/HighSpeedProject/csrc",
        "cwd": "/home/polaris/sxie/tsmc65/verilog/HighSpeedProject",
        "archive_dir": "archive.0",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/polaris/sxie/tsmc65/verilog/HighSpeedProject/simv.daidir"
    },
    "CompileStatus": "Successful"
}