#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_29.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                      0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                 1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                          0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                         0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.635
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       0.000    10.635
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.581    12.216
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000    12.216
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    13.822
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.t_frag.XA2[0] (T_FRAG)                                           0.000    13.822
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.t_frag.XZ[0] (T_FRAG)                                            1.606    15.427
i_dff_Q_29.QD[0] (Q_FRAG)                                                                                                        0.000    15.427
data arrival time                                                                                                                         15.427

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
i_dff_Q_29.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell setup time                                                                                                                  0.105     0.105
data required time                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.105
data arrival time                                                                                                                        -15.427
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -15.322


#Path 2
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                      0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                 1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                          0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                         0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.635
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       0.000    10.635
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.581    12.216
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000    12.216
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    13.822
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.t_frag.XB1[0] (T_FRAG)                                           0.000    13.822
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.t_frag.XZ[0] (T_FRAG)                                            1.581    15.402
i_dff_Q_28.QD[0] (Q_FRAG)                                                                                                        0.000    15.402
data arrival time                                                                                                                         15.402

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
i_dff_Q_28.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
cell setup time                                                                                                                  0.105     0.105
data required time                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.105
data arrival time                                                                                                                        -15.402
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -15.297


#Path 3
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_30.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                              0.000    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                               1.462    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                      0.000    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                       1.462    13.416
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                            0.000    13.416
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                             1.605    15.022
i_dff_Q_30.QD[0] (Q_FRAG)                                                                                             0.000    15.022
data arrival time                                                                                                              15.022

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                                            0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -15.022
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.916


#Path 4
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_4.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_4.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 5
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                          0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                           1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    14.840
count_dff_Q.QD[0] (Q_FRAG)                                                                                            0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q.QCK[0] (Q_FRAG)                                                                                           0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 6
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_24.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 7
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_23.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_23.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 8
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_22.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_22.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 9
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_21.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_21.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 10
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_19.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_19.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 11
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_10.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_10.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 12
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_11.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_11.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 13
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_12.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_12.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 14
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_13.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_13.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 15
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_14.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_14.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 16
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_15.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_15.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 17
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                       0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                        1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                                                   0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                    1.305    14.840
count_dff_Q_18.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_18.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 18
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                              0.000    12.073
LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                               1.462    13.535
LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                               0.000    13.535
LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                1.305    14.840
count_dff_Q_16.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_16.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 19
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                            0.000    12.073
LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                             1.462    13.535
LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                             0.000    13.535
LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.305    14.840
count_dff_Q_20.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 20
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                            0.000    12.073
LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                             1.462    13.535
LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                             0.000    13.535
LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.305    14.840
count_dff_Q_17.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_17.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 21
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.t_frag.XSL[0] (T_FRAG)                                                              0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                               1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                               0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                1.305    14.840
count_dff_Q_25.QD[0] (Q_FRAG)                                                                                         0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_25.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 22
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_9.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_9.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 23
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_5.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_5.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 24
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_6.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_6.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 25
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_8.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_8.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 26
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_7.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 27
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_3.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_3.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 28
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_1.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_1.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 29
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                       0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.581    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                        0.000    12.073
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.462    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.535
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.840
count_dff_Q_2.QD[0] (Q_FRAG)                                                                                          0.000    14.840
data arrival time                                                                                                              14.840

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -14.840
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -14.735


#Path 30
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                      0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               0.000    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    13.259
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.t_frag.XSL[0] (T_FRAG)                                 0.000    13.259
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.t_frag.XZ[0] (T_FRAG)                                  1.462    14.721
i_dff_Q_27.QD[0] (Q_FRAG)                                                                                              0.000    14.721
data arrival time                                                                                                               14.721

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_27.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -14.721
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -14.616


#Path 31
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                      0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               0.000    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    13.416
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                                 0.000    13.416
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                  1.305    14.721
i_dff_Q_26.QD[0] (Q_FRAG)                                                                                              0.000    14.721
data arrival time                                                                                                               14.721

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_26.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -14.721
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -14.616


#Path 32
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_31.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                            0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                      0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                     0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                                               0.000    10.492
LCD_RS_dffe_Q_D_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.462    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    11.954
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    13.259
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.t_frag.XAB[0] (T_FRAG)                                 0.000    13.259
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.t_frag.XZ[0] (T_FRAG)                                  1.305    14.565
i_dff_Q_31.QD[0] (Q_FRAG)                                                                                              0.000    14.565
data arrival time                                                                                                               14.565

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_31.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -14.565
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -14.459


#Path 33
Startpoint: i_dff_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_31.QCK[0] (Q_FRAG)                                                                       0.000     0.000
i_dff_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     3.164
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462     4.626
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                               0.000     4.626
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                1.606     6.231
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     6.231
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.693
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     7.693
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     8.998
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           0.000     8.998
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    10.304
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000    10.304
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    11.766
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    11.766
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    13.228
DATA_dffe_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      0.000    13.228
DATA_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    14.533
DATA_dffe_Q.QD[0] (Q_FRAG)                                                                       0.000    14.533
data arrival time                                                                                         14.533

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                0.000     0.000
cell setup time                                                                                  0.105     0.105
data required time                                                                                         0.105
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.105
data arrival time                                                                                        -14.533
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -14.428


#Path 34
Startpoint: i_dff_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_31.QCK[0] (Q_FRAG)                                                                       0.000     0.000
i_dff_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     3.164
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462     4.626
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                               0.000     4.626
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                1.606     6.231
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     6.231
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.693
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     7.693
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     8.998
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           0.000     8.998
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    10.304
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000    10.304
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    11.766
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    11.766
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    13.228
DATA_dffe_Q_D_mux4x0_Q.t_frag.XAB[0] (T_FRAG)                                                    0.000    13.228
DATA_dffe_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.305    14.533
DATA_dffe_Q_1.QD[0] (Q_FRAG)                                                                     0.000    14.533
data arrival time                                                                                         14.533

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                0.000     0.000
cell setup time                                                                                  0.105     0.105
data required time                                                                                         0.105
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.105
data arrival time                                                                                        -14.533
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -14.428


#Path 35
Startpoint: i_dff_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_31.QCK[0] (Q_FRAG)                                                                       0.000     0.000
i_dff_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
DATA_dffe_Q_D_mux4x0_Q_B_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     3.164
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462     4.626
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                               0.000     4.626
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                1.606     6.231
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     6.231
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.693
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     7.693
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     8.998
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           0.000     8.998
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    10.304
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000    10.304
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    11.766
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    11.766
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    13.228
DATA_dffe_Q_D_mux4x0_Q_1.t_frag.XAB[0] (T_FRAG)                                                  0.000    13.228
DATA_dffe_Q_D_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                   1.305    14.533
DATA_dffe_Q_3.QD[0] (Q_FRAG)                                                                     0.000    14.533
data arrival time                                                                                         14.533

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                0.000     0.000
cell setup time                                                                                  0.105     0.105
data required time                                                                                         0.105
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.105
data arrival time                                                                                        -14.533
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -14.428


#Path 36
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_13.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 37
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    12.946
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.946
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.305    14.251
i_dff_Q_23.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 38
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_22.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 39
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_21.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 40
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_20.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 41
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_19.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 42
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_18.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 43
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_17.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 44
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_16.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 45
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_15.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 46
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.251
i_dff_Q_14.QD[0] (Q_FRAG)                                                                                                                   0.000    14.251
data arrival time                                                                                                                                    14.251

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -14.251
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -14.146


#Path 47
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                                             0.000    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                              1.462    13.941
i_dff_Q_9.QD[0] (Q_FRAG)                                                                                                          0.000    13.941
data arrival time                                                                                                                          13.941

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.941
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.836


#Path 48
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    12.636
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                             0.000    12.636
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                              1.305    13.941
i_dff_Q_10.QD[0] (Q_FRAG)                                                                                                         0.000    13.941
data arrival time                                                                                                                          13.941

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.941
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.836


#Path 49
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                             0.000    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                              1.462    13.941
i_dff_Q_8.QD[0] (Q_FRAG)                                                                                                          0.000    13.941
data arrival time                                                                                                                          13.941

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.941
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.836


#Path 50
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                             0.000    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                              1.462    13.941
i_dff_Q_3.QD[0] (Q_FRAG)                                                                                                          0.000    13.941
data arrival time                                                                                                                          13.941

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.941
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.836


#Path 51
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                             0.000    12.479
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.462    13.941
i_dff_Q_2.QD[0] (Q_FRAG)                                                                                                          0.000    13.941
data arrival time                                                                                                                          13.941

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.941
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.836


#Path 52
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.c_frag.TBS[0] (C_FRAG)                                                       0.000    12.789
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                                        0.996    13.785
i_dff_Q_12.QD[0] (Q_FRAG)                                                                                                                   0.000    13.785
data arrival time                                                                                                                                    13.785

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -13.785
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -13.679


#Path 53
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                             0.000    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.462    13.632
i_dff_Q_1.QD[0] (Q_FRAG)                                                                                                          0.000    13.632
data arrival time                                                                                                                          13.632

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_1.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.632
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.526


#Path 54
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                             0.000    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                              1.462    13.632
i_dff_Q_5.QD[0] (Q_FRAG)                                                                                                          0.000    13.632
data arrival time                                                                                                                          13.632

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.632
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.526


#Path 55
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               0.000    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    13.632
i_dff_Q.QD[0] (Q_FRAG)                                                                                                            0.000    13.632
data arrival time                                                                                                                          13.632

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                                                           0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.632
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.526


#Path 56
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                             0.000    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                              1.462    13.632
i_dff_Q_7.QD[0] (Q_FRAG)                                                                                                          0.000    13.632
data arrival time                                                                                                                          13.632

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.632
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.526


#Path 57
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                             0.000    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              0.996    13.165
i_dff_Q_6.QD[0] (Q_FRAG)                                                                                                          0.000    13.165
data arrival time                                                                                                                          13.165

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.165
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.060


#Path 58
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    12.170
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    13.165
i_dff_Q_4.QD[0] (Q_FRAG)                                                                                                          0.000    13.165
data arrival time                                                                                                                          13.165

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -13.165
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -13.060


#Path 59
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                            0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                                0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                 1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                                      0.000    11.484
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.462    12.946
i_dff_Q_24.QD[0] (Q_FRAG)                                                                                                                   0.000    12.946
data arrival time                                                                                                                                    12.946

clock clk (rise edge)                                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
i_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                           0.000     0.000
cell setup time                                                                                                                             0.105     0.105
data required time                                                                                                                                    0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.105
data arrival time                                                                                                                                   -12.946
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -12.840


#Path 60
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                              0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                               1.549    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    12.185
DATA_dffe_Q_2.QEN[0] (Q_FRAG)                                                                                         0.000    12.185
data arrival time                                                                                                              12.185

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                      -0.591    -0.591
data required time                                                                                                             -0.591
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.591
data arrival time                                                                                                             -12.185
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.776


#Path 61
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                              0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                               1.549    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    12.185
DATA_dffe_Q.QEN[0] (Q_FRAG)                                                                                           0.000    12.185
data arrival time                                                                                                              12.185

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                                                           0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                      -0.591    -0.591
data required time                                                                                                             -0.591
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.591
data arrival time                                                                                                             -12.185
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.776


#Path 62
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                              0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                               1.549    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    12.185
DATA_dffe_Q_1.QEN[0] (Q_FRAG)                                                                                         0.000    12.185
data arrival time                                                                                                              12.185

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                      -0.591    -0.591
data required time                                                                                                             -0.591
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.591
data arrival time                                                                                                             -12.185
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.776


#Path 63
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                              0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                               1.549    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    12.185
DATA_dffe_Q_3.QEN[0] (Q_FRAG)                                                                                         0.000    12.185
data arrival time                                                                                                              12.185

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                      -0.591    -0.591
data required time                                                                                                             -0.591
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.591
data arrival time                                                                                                             -12.185
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.776


#Path 64
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_E_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                              0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                               1.549    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    12.185
LCD_E_dffe_Q.QEN[0] (Q_FRAG)                                                                                          0.000    12.185
data arrival time                                                                                                              12.185

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                                                          0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                      -0.591    -0.591
data required time                                                                                                             -0.591
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.591
data arrival time                                                                                                             -12.185
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.776


#Path 65
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_RS_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                              0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                               1.549    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    10.879
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    12.185
LCD_RS_dffe_Q.QEN[0] (Q_FRAG)                                                                                         0.000    12.185
data arrival time                                                                                                              12.185

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                      -0.591    -0.591
data required time                                                                                                             -0.591
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.591
data arrival time                                                                                                             -12.185
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -12.776


#Path 66
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                        0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                  0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                            0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                      0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.305     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.873
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I1_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        0.000    10.178
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2_I3_LUT3_O_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                             0.000    11.174
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                              1.462    12.636
i_dff_Q_11.QD[0] (Q_FRAG)                                                                                                         0.000    12.636
data arrival time                                                                                                                          12.636

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
i_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                 0.000     0.000
cell setup time                                                                                                                   0.105     0.105
data required time                                                                                                                          0.105
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          0.105
data arrival time                                                                                                                         -12.636
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -12.531


#Path 67
Startpoint: i_dff_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                       0.000     0.000
i_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
DATA_dffe_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     3.164
DATA_dffe_Q_D_mux4x0_Q_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     4.769
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000     6.231
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462     7.693
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.693
DATA_dffe_Q_D_mux4x0_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     9.155
DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                          0.000     9.155
DATA_dffe_Q_D_LUT3_O_1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.549    10.705
DATA_dffe_Q_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                    0.000    10.705
DATA_dffe_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                     1.305    12.010
DATA_dffe_Q_2.QD[0] (Q_FRAG)                                                                     0.000    12.010
data arrival time                                                                                         12.010

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                         0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                0.000     0.000
cell setup time                                                                                  0.105     0.105
data required time                                                                                         0.105
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.105
data arrival time                                                                                        -12.010
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -11.905


#Path 68
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                     1.305     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     9.030
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.t_frag.XAB[0] (T_FRAG)                                0.000    10.492
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                 1.305    11.797
i_dff_Q_25.QD[0] (Q_FRAG)                                                                                             0.000    11.797
data arrival time                                                                                                              11.797

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_25.QCK[0] (Q_FRAG)                                                                                            0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -11.797
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -11.692


#Path 69
Startpoint: DATA_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(7).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
DATA_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
$iopadmap$helloworldfpga.DATA_3.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.DATA_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:DATA(7).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                         11.510

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -11.510
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.510


#Path 70
Startpoint: LCD_RS_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:LCD_RS.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
LCD_RS_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.LCD_RS.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.LCD_RS.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:LCD_RS.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                         11.510

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -11.510
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.510


#Path 71
Startpoint: LCD_E_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:LCD_E.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
LCD_E_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.LCD_E.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.LCD_E.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:LCD_E.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                        11.510

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -11.510
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -11.510


#Path 72
Startpoint: DATA_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(4).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                  0.000     0.000
DATA_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$helloworldfpga.DATA.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.DATA.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:DATA(4).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                       11.510

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -11.510
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -11.510


#Path 73
Startpoint: DATA_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(5).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                    0.000     0.000
DATA_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.DATA_1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.DATA_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:DATA(5).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                         11.510

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -11.510
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.510


#Path 74
Startpoint: DATA_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(6).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                    0.000     0.000
DATA_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.DATA_2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.DATA_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:DATA(6).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                         11.510

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -11.510
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.510


#Path 75
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_RS_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                             0.000     0.000
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.262
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                               0.000     7.725
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.605     9.330
LCD_RS_dffe_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         0.000     9.330
LCD_RS_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    10.879
LCD_RS_dffe_Q.QD[0] (Q_FRAG)                                                                                          0.000    10.879
data arrival time                                                                                                              10.879

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                     0.000     0.000
cell setup time                                                                                                       0.105     0.105
data required time                                                                                                              0.105
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              0.105
data arrival time                                                                                                             -10.879
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -10.774


#Path 76
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_E_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                             0.000     0.000
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
LCD_E_dffe_Q.QD[0] (Q_FRAG)                                                                                0.000     8.873
data arrival time                                                                                                    8.873

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                          0.000     0.000
cell setup time                                                                                            0.105     0.105
data required time                                                                                                   0.105
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.105
data arrival time                                                                                                   -8.873
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -8.768


#End of timing report
