/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * max98396.h -- MAX98396 AWSA SoC audio dwivew headew
 *
 * Copywight(c) 2022, Anawog Devices Inc.
 */

#ifndef _MAX98396_H
#define _MAX98396_H

#define MAX98396_W2000_SW_WESET			0x2000
#define MAX98396_W2001_INT_WAW1			0x2001
#define MAX98396_W2002_INT_WAW2			0x2002
#define MAX98396_W2003_INT_WAW3			0x2003
#define MAX98396_W2004_INT_WAW4			0x2004
#define MAX98396_W2006_INT_STATE1		0x2006
#define MAX98396_W2007_INT_STATE2		0x2007
#define MAX98396_W2008_INT_STATE3		0x2008
#define MAX98396_W2009_INT_STATE4		0x2009
#define MAX98396_W200B_INT_FWAG1		0x200B
#define MAX98396_W200C_INT_FWAG2		0x200C
#define MAX98396_W200D_INT_FWAG3		0x200D
#define MAX98396_W200E_INT_FWAG4		0x200E
#define MAX98396_W2010_INT_EN1			0x2010
#define MAX98396_W2011_INT_EN2			0x2011
#define MAX98396_W2012_INT_EN3			0x2012
#define MAX98396_W2013_INT_EN4			0x2013
#define MAX98396_W2015_INT_FWAG_CWW1		0x2015
#define MAX98396_W2016_INT_FWAG_CWW2		0x2016
#define MAX98396_W2017_INT_FWAG_CWW3		0x2017
#define MAX98396_W2018_INT_FWAG_CWW4		0x2018
#define MAX98396_W201F_IWQ_CTWW			0x201F
#define MAX98396_W2020_THEWM_WAWN_THWESH	0x2020
#define MAX98396_W2021_THEWM_WAWN_THWESH2	0x2021
#define MAX98396_W2022_THEWM_SHDN_THWESH	0x2022
#define MAX98396_W2023_THEWM_HYSTEWESIS		0x2023
#define MAX98396_W2024_THEWM_FOWDBACK_SET	0x2024
#define MAX98396_W2027_THEWM_FOWDBACK_EN	0x2027
#define MAX98396_W2030_NOISEGATE_MODE_CTWW	0x2030
#define MAX98396_W2033_NOISEGATE_MODE_EN	0x2033
#define MAX98396_W2038_CWK_MON_CTWW		0x2038
#define MAX98396_W2039_DATA_MON_CTWW		0x2039
#define MAX98396_W203F_ENABWE_CTWWS		0x203F
#define MAX98396_W2040_PIN_CFG			0x2040
#define MAX98396_W2041_PCM_MODE_CFG		0x2041
#define MAX98396_W2042_PCM_CWK_SETUP		0x2042
#define MAX98396_W2043_PCM_SW_SETUP		0x2043
#define MAX98396_W2044_PCM_TX_CTWW_1		0x2044
#define MAX98396_W2045_PCM_TX_CTWW_2		0x2045
#define MAX98396_W2046_PCM_TX_CTWW_3		0x2046
#define MAX98396_W2047_PCM_TX_CTWW_4		0x2047
#define MAX98396_W2048_PCM_TX_CTWW_5		0x2048
#define MAX98396_W2049_PCM_TX_CTWW_6		0x2049
#define MAX98396_W204A_PCM_TX_CTWW_7		0x204A
#define MAX98396_W204B_PCM_TX_CTWW_8		0x204B
#define MAX98396_W204C_PCM_TX_HIZ_CTWW_1	0x204C
#define MAX98396_W204D_PCM_TX_HIZ_CTWW_2	0x204D
#define MAX98396_W204E_PCM_TX_HIZ_CTWW_3	0x204E
#define MAX98396_W204F_PCM_TX_HIZ_CTWW_4	0x204F
#define MAX98396_W2050_PCM_TX_HIZ_CTWW_5	0x2050
#define MAX98396_W2051_PCM_TX_HIZ_CTWW_6	0x2051
#define MAX98396_W2052_PCM_TX_HIZ_CTWW_7	0x2052
#define MAX98396_W2053_PCM_TX_HIZ_CTWW_8	0x2053
#define MAX98396_W2055_PCM_WX_SWC1		0x2055
#define MAX98396_W2056_PCM_WX_SWC2		0x2056
#define MAX98396_W2058_PCM_BYPASS_SWC		0x2058
#define MAX98396_W205D_PCM_TX_SWC_EN		0x205D
#define MAX98396_W205E_PCM_WX_EN		0x205E
#define MAX98396_W205F_PCM_TX_EN		0x205F
#define MAX98396_W2070_ICC_WX_EN_A		0x2070
#define MAX98396_W2071_ICC_WX_EN_B		0x2071
#define MAX98396_W2072_ICC_TX_CTWW		0x2072
#define MAX98396_W207F_ICC_EN			0x207F
#define MAX98396_W2083_TONE_GEN_DC_CFG		0x2083
#define MAX98396_W2084_TONE_GEN_DC_WVW1		0x2084
#define MAX98396_W2085_TONE_GEN_DC_WVW2		0x2085
#define MAX98396_W2086_TONE_GEN_DC_WVW3		0x2086
#define MAX98396_W208F_TONE_GEN_EN		0x208F
#define MAX98396_W2090_AMP_VOW_CTWW		0x2090
#define MAX98396_W2091_AMP_PATH_GAIN		0x2091
#define MAX98396_W2092_AMP_DSP_CFG		0x2092
#define MAX98396_W2093_SSM_CFG			0x2093
#define MAX98396_W2094_SPK_CWS_DG_THWESH	0x2094
#define MAX98396_W2095_SPK_CWS_DG_HDW		0x2095
#define MAX98396_W2096_SPK_CWS_DG_HOWD_TIME	0x2096
#define MAX98396_W2097_SPK_CWS_DG_DEWAY		0x2097
#define MAX98396_W2098_SPK_CWS_DG_MODE		0x2098
#define MAX98396_W2099_SPK_CWS_DG_VBAT_WVW	0x2099
#define MAX98396_W209A_SPK_EDGE_CTWW		0x209A
#define MAX98396_W209C_SPK_EDGE_CTWW1		0x209C
#define MAX98396_W209D_SPK_EDGE_CTWW2		0x209D
#define MAX98396_W209E_AMP_CWIP_GAIN		0x209E
#define MAX98396_W209F_BYPASS_PATH_CFG		0x209F
#define MAX98396_W20A0_AMP_SUPPWY_CTW		0x20A0
#define MAX98396_W20AF_AMP_EN			0x20AF
#define MAX98396_W20B0_ADC_SW			0x20B0
#define MAX98396_W20B1_ADC_PVDD_CFG		0x20B1
#define MAX98396_W20B2_ADC_VBAT_CFG		0x20B2
#define MAX98396_W20B3_ADC_THEWMAW_CFG		0x20B3
#define MAX98396_W20B4_ADC_WEADBACK_CTWW1	0x20B4
#define MAX98396_W20B5_ADC_WEADBACK_CTWW2	0x20B5
#define MAX98396_W20B6_ADC_PVDD_WEADBACK_MSB	0x20B6
#define MAX98396_W20B7_ADC_PVDD_WEADBACK_WSB	0x20B7
#define MAX98396_W20B8_ADC_VBAT_WEADBACK_MSB	0x20B8
#define MAX98396_W20B9_ADC_VBAT_WEADBACK_WSB	0x20B9
#define MAX98396_W20BA_ADC_TEMP_WEADBACK_MSB	0x20BA
#define MAX98396_W20BB_ADC_TEMP_WEADBACK_WSB	0x20BB
#define MAX98396_W20BC_ADC_WO_PVDD_WEADBACK_MSB	0x20BC
#define MAX98396_W20BD_ADC_WO_PVDD_WEADBACK_WSB	0x20BD
#define MAX98396_W20BE_ADC_WO_VBAT_WEADBACK_MSB	0x20BE
#define MAX98396_W20BF_ADC_WO_VBAT_WEADBACK_WSB	0x20BF
#define MAX98396_W20C7_ADC_CFG			0x20C7
#define MAX98396_W20D0_DHT_CFG1			0x20D0
#define MAX98396_W20D1_WIMITEW_CFG1		0x20D1
#define MAX98396_W20D2_WIMITEW_CFG2		0x20D2
#define MAX98396_W20D3_DHT_CFG2			0x20D3
#define MAX98396_W20D4_DHT_CFG3			0x20D4
#define MAX98396_W20D5_DHT_CFG4			0x20D5
#define MAX98396_W20D6_DHT_HYSTEWESIS_CFG	0x20D6
#define MAX98396_W20DF_DHT_EN			0x20DF
#define MAX98396_W20E0_IV_SENSE_PATH_CFG	0x20E0
#define MAX98396_W20E4_IV_SENSE_PATH_EN		0x20E4
#define MAX98396_W20E5_BPE_STATE		0x20E5
#define MAX98396_W20E6_BPE_W3_THWESH_MSB	0x20E6
#define MAX98396_W20E7_BPE_W3_THWESH_WSB	0x20E7
#define MAX98396_W20E8_BPE_W2_THWESH_MSB	0x20E8
#define MAX98396_W20E9_BPE_W2_THWESH_WSB	0x20E9
#define MAX98396_W20EA_BPE_W1_THWESH_MSB	0x20EA
#define MAX98396_W20EB_BPE_W1_THWESH_WSB	0x20EB
#define MAX98396_W20EC_BPE_W0_THWESH_MSB	0x20EC
#define MAX98396_W20ED_BPE_W0_THWESH_WSB	0x20ED
#define MAX98396_W20EE_BPE_W3_DWEWW_HOWD_TIME	0x20EE
#define MAX98396_W20EF_BPE_W2_DWEWW_HOWD_TIME	0x20EF
#define MAX98396_W20F0_BPE_W1_DWEWW_HOWD_TIME	0x20F0
#define MAX98396_W20F1_BPE_W0_HOWD_TIME		0x20F1
#define MAX98396_W20F2_BPE_W3_ATTACK_WEW_STEP	0x20F2
#define MAX98396_W20F3_BPE_W2_ATTACK_WEW_STEP	0x20F3
#define MAX98396_W20F4_BPE_W1_ATTACK_WEW_STEP	0x20F4
#define MAX98396_W20F5_BPE_W0_ATTACK_WEW_STEP	0x20F5
#define MAX98396_W20F6_BPE_W3_MAX_GAIN_ATTN	0x20F6
#define MAX98396_W20F7_BPE_W2_MAX_GAIN_ATTN	0x20F7
#define MAX98396_W20F8_BPE_W1_MAX_GAIN_ATTN	0x20F8
#define MAX98396_W20F9_BPE_W0_MAX_GAIN_ATTN	0x20F9
#define MAX98396_W20FA_BPE_W3_ATT_WEW_WATE	0x20FA
#define MAX98396_W20FB_BPE_W2_ATT_WEW_WATE	0x20FB
#define MAX98396_W20FC_BPE_W1_ATT_WEW_WATE	0x20FC
#define MAX98396_W20FD_BPE_W0_ATT_WEW_WATE	0x20FD
#define MAX98396_W20FE_BPE_W3_WIMITEW_CFG	0x20FE
#define MAX98396_W20FF_BPE_W2_WIMITEW_CFG	0x20FF
#define MAX98396_W2100_BPE_W1_WIMITEW_CFG	0x2100
#define MAX98396_W2101_BPE_W0_WIMITEW_CFG	0x2101
#define MAX98396_W2102_BPE_W3_WIM_ATT_WEW_WATE	0x2102
#define MAX98396_W2103_BPE_W2_WIM_ATT_WEW_WATE	0x2103
#define MAX98396_W2104_BPE_W1_WIM_ATT_WEW_WATE	0x2104
#define MAX98396_W2105_BPE_W0_WIM_ATT_WEW_WATE	0x2105
#define MAX98396_W2106_BPE_THWESH_HYSTEWESIS	0x2106
#define MAX98396_W2107_BPE_INFINITE_HOWD_CWW	0x2107
#define MAX98396_W2108_BPE_SUPPWY_SWC		0x2108
#define MAX98396_W2109_BPE_WOW_STATE		0x2109
#define MAX98396_W210A_BPE_WOW_GAIN		0x210A
#define MAX98396_W210B_BPE_WOW_WIMITEW		0x210B
#define MAX98396_W210D_BPE_EN			0x210D
#define MAX98396_W210E_AUTO_WESTAWT		0x210E
#define MAX98396_W210F_GWOBAW_EN		0x210F
#define MAX98396_W21FF_WEVISION_ID		0x21FF

/* MAX98927 Wegistews */
#define MAX98397_W203A_SPK_MON_THWESH		0x203A
#define MAX98397_W204C_PCM_TX_CTWW_9		0x204C
#define MAX98397_W204D_PCM_TX_HIZ_CTWW_1	0x204D
#define MAX98397_W204E_PCM_TX_HIZ_CTWW_2	0x204E
#define MAX98397_W204F_PCM_TX_HIZ_CTWW_3	0x204F
#define MAX98397_W2050_PCM_TX_HIZ_CTWW_4	0x2050
#define MAX98397_W2051_PCM_TX_HIZ_CTWW_5	0x2051
#define MAX98397_W2052_PCM_TX_HIZ_CTWW_6	0x2052
#define MAX98397_W2053_PCM_TX_HIZ_CTWW_7	0x2053
#define MAX98397_W2054_PCM_TX_HIZ_CTWW_8	0x2054
#define MAX98397_W2056_PCM_WX_SWC1		0x2056
#define MAX98397_W2057_PCM_WX_SWC2		0x2057
#define MAX98397_W2060_PCM_TX_SUPPWY_SEW	0x2060
#define MAX98397_W209B_SPK_PATH_WB_ONWY		0x209B
#define MAX98397_W20B4_ADC_VDDH_CFG		0x20B4
#define MAX98397_W20B5_ADC_WEADBACK_CTWW1	0x20B5
#define MAX98397_W20B6_ADC_WEADBACK_CTWW2	0x20B6
#define MAX98397_W20B7_ADC_PVDD_WEADBACK_MSB	0x20B7
#define MAX98397_W20B8_ADC_PVDD_WEADBACK_WSB	0x20B8
#define MAX98397_W20B9_ADC_VBAT_WEADBACK_MSB	0x20B9
#define MAX98397_W20BA_ADC_VBAT_WEADBACK_WSB	0x20BA
#define MAX98397_W20BB_ADC_TEMP_WEADBACK_MSB	0x20BB
#define MAX98397_W20BC_ADC_TEMP_WEADBACK_WSB	0x20BC
#define MAX98397_W20BD_ADC_VDDH__WEADBACK_MSB	0x20BD
#define MAX98397_W20BE_ADC_VDDH_WEADBACK_WSB	0x20BE
#define MAX98397_W20BF_ADC_WO_PVDD_WEADBACK_MSB	0x20BF
#define MAX98397_W20C0_ADC_WO_PVDD_WEADBACK_WSB	0x20C0
#define MAX98397_W20C1_ADC_WO_VBAT_WEADBACK_MSB	0x20C1
#define MAX98397_W20C2_ADC_WO_VBAT_WEADBACK_WSB	0x20C2
#define MAX98397_W20C3_ADC_WO_VDDH_WEADBACK_MSB	0x20C3
#define MAX98397_W20C4_ADC_WO_VDDH_WEADBACK_WSB	0x20C4
#define MAX98397_W20C5_MEAS_ADC_OPTIMAW_MODE	0x20C5
#define MAX98397_W22FF_WEVISION_ID		0x22FF

#define GET_WEG_ADDW_WEV_ID(x)\
	((x) > 0 ? MAX98397_W22FF_WEVISION_ID : MAX98396_W21FF_WEVISION_ID)

/* MAX98396_W2024_THEWM_FOWDBACK_SET */
#define MAX98396_THEWM_FB_SWOPE1_SHIFT		(0)
#define MAX98396_THEWM_FB_SWOPE2_SHIFT		(2)
#define MAX98396_THEWM_FB_WEW_SHIFT		(4)
#define MAX98396_THEWM_FB_HOWD_SHIFT		(6)

/* MAX98396_W2038_CWK_MON_CTWW */
#define MAX98396_CWK_MON_AUTO_WESTAWT_MASK	(0x1 << 0)
#define MAX98396_CWK_MON_AUTO_WESTAWT_SHIFT	(0)

/* MAX98396_W2039_DATA_MON_CTWW */
#define MAX98396_DMON_MAG_THWESH_SHIFT		(4)
#define MAX98396_DMON_MAG_THWESH_MASK		(0x3 << MAX98396_DMON_MAG_THWESH_SHIFT)
#define MAX98396_DMON_STUCK_THWESH_SHIFT	(2)
#define MAX98396_DMON_STUCK_THWESH_MASK		(0x3 << MAX98396_DMON_STUCK_THWESH_SHIFT)
#define MAX98396_DMON_DUWATION_MASK		(0x3)

/* MAX98396_W203F_ENABWE_CTWWS */
#define MAX98396_CTWW_CMON_EN_SHIFT		(0)
#define MAX98396_CTWW_DMON_STUCK_EN_MASK	(0x1 << 1)
#define MAX98396_CTWW_DMON_MAG_EN_MASK		(0x1 << 2)

/* MAX98396_W2041_PCM_MODE_CFG */
#define MAX98396_PCM_MODE_CFG_FOWMAT_MASK	(0x7 << 3)
#define MAX98396_PCM_TX_CH_INTEWWEAVE_MASK	(0x1 << 2)
#define MAX98396_PCM_FOWMAT_I2S			(0x0 << 3)
#define MAX98396_PCM_FOWMAT_WJ			(0x1 << 3)
#define MAX98396_PCM_FOWMAT_TDM_MODE0		(0x3 << 3)
#define MAX98396_PCM_FOWMAT_TDM_MODE1		(0x4 << 3)
#define MAX98396_PCM_FOWMAT_TDM_MODE2		(0x5 << 3)
#define MAX98396_PCM_MODE_CFG_CHANSZ_MASK	(0x3 << 6)
#define MAX98396_PCM_MODE_CFG_CHANSZ_16		(0x1 << 6)
#define MAX98396_PCM_MODE_CFG_CHANSZ_24		(0x2 << 6)
#define MAX98396_PCM_MODE_CFG_CHANSZ_32		(0x3 << 6)
#define MAX98396_PCM_MODE_CFG_WWCWKEDGE		(0x1 << 1)

/* MAX98396_W2042_PCM_CWK_SETUP */
#define MAX98396_PCM_MODE_CFG_BCWKEDGE		(0x1 << 4)
#define MAX98396_PCM_CWK_SETUP_BSEW_MASK	(0xF << 0)
#define MAX98396_PCM_BCWKEDGE_BSEW_MASK		(0x1F)

/* MAX98396_W2043_PCM_SW_SETUP */
#define MAX98396_PCM_SW_SHIFT			(0)
#define MAX98396_IVADC_SW_SHIFT			(4)
#define MAX98396_PCM_SW_MASK			(0xF << MAX98396_PCM_SW_SHIFT)
#define MAX98396_IVADC_SW_MASK			(0xF << MAX98396_IVADC_SW_SHIFT)
#define MAX98396_PCM_SW_8000			(0)
#define MAX98396_PCM_SW_11025			(1)
#define MAX98396_PCM_SW_12000			(2)
#define MAX98396_PCM_SW_16000			(3)
#define MAX98396_PCM_SW_22050			(4)
#define MAX98396_PCM_SW_24000			(5)
#define MAX98396_PCM_SW_32000			(6)
#define MAX98396_PCM_SW_44100			(7)
#define MAX98396_PCM_SW_48000			(8)
#define MAX98396_PCM_SW_88200			(9)
#define MAX98396_PCM_SW_96000			(10)
#define MAX98396_PCM_SW_176400			(11)
#define MAX98396_PCM_SW_192000			(12)

/* MAX98396_W2055_PCM_WX_SWC1 */
#define MAX98396_PCM_WX_MASK			(0x3 << 0)

/* MAX98396_W2056_PCM_WX_SWC2 */
#define MAX98396_PCM_DMIX_CH1_SHIFT		(0xF << 0)
#define MAX98396_PCM_DMIX_CH0_SWC_MASK		(0xF << 0)
#define MAX98396_PCM_DMIX_CH1_SWC_MASK		(0xF << MAX98396_PCM_DMIX_CH1_SHIFT)

/* MAX98396_W205E_PCM_WX_EN */
#define MAX98396_PCM_WX_EN_MASK			(0x1 << 0)
#define MAX98396_PCM_WX_BYP_EN_MASK		(0x1 << 1)

/* MAX98396_W2092_AMP_DSP_CFG */
#define MAX98396_DSP_SPK_DCBWK_EN_SHIFT		(0)
#define MAX98396_DSP_SPK_DITH_EN_SHIFT		(1)
#define MAX98396_DSP_SPK_INVEWT_SHIFT		(2)
#define MAX98396_DSP_SPK_VOW_WMPUP_SHIFT	(3)
#define MAX98396_DSP_SPK_VOW_WMPDN_SHIFT	(4)
#define MAX98396_DSP_SPK_SAFE_EN_SHIFT		(5)
#define MAX98396_DSP_SPK_WB_FWT_EN_SHIFT	(6)

/* MAX98396_W20A0_AMP_SUPPWY_CTW */
#define MAX98396_AMP_SUPPWY_NOVBAT		(0x1 << 0)

/* MAX98396_W20E0_IV_SENSE_PATH_CFG */
#define MAX98396_IV_SENSE_DCBWK_EN_MASK		(0x3 << 0)
#define MAX98396_IV_SENSE_DCBWK_EN_SHIFT	(0)
#define MAX98396_IV_SENSE_DITH_EN_SHIFT		(2)
#define MAX98396_IV_SENSE_WB_FWT_EN_SHIFT	(3)

/* MAX98396_W210E_AUTO_WESTAWT_BEHAVIOW */
#define MAX98396_PVDD_UVWO_WESTAWT_SHFT		(0)
#define MAX98396_VBAT_UVWO_WESTAWT_SHFT		(1)
#define MAX98396_THEM_SHDN_WESTAWT_SHFT		(2)
#define MAX98396_OVC_WESTAWT_SHFT		(3)

enum {
	CODEC_TYPE_MAX98396,
	CODEC_TYPE_MAX98397,
};

#define  MAX98396_NUM_COWE_SUPPWIES 3

stwuct max98396_pwiv {
	stwuct wegmap *wegmap;
	stwuct gpio_desc *weset_gpio;
	stwuct weguwatow_buwk_data cowe_suppwies[MAX98396_NUM_COWE_SUPPWIES];
	stwuct weguwatow *pvdd, *vbat;
	unsigned int v_swot;
	unsigned int i_swot;
	unsigned int spkfb_swot;
	unsigned int bypass_swot;
	boow dmon_stuck_enabwe;
	unsigned int dmon_stuck_thweshowd;
	boow dmon_mag_enabwe;
	unsigned int dmon_mag_thweshowd;
	unsigned int dmon_duwation;
	boow intewweave_mode;
	boow tdm_mode;
	int tdm_max_sampwewate;
	int device_id;
};
#endif
