

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:42:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415  |sin_lut_ap_fixed_16_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_11 to i26" [firmware/myproject.cpp:53]   --->   Operation 13 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %p_Val2_1 to i26" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_1, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 16 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1193 = mul i26 %sext_ln728, -639" [firmware/myproject.cpp:50]   --->   Operation 17 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i26 %lhs_V_1, %mul_ln1193" [firmware/myproject.cpp:50]   --->   Operation 18 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_32, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i16 %p_Val2_s to i26" [firmware/myproject.cpp:52]   --->   Operation 22 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i26 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 23 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = call i15 @_ssdm_op_PartSelect.i15.i256.i32.i32(i256 %x_V_read, i32 48, i32 62)" [firmware/myproject.cpp:51]   --->   Operation 24 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %tmp_8, i11 0)" [firmware/myproject.cpp:51]   --->   Operation 25 'bitconcatenate' 'trunc_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%add_ln1192_7 = add i26 %trunc_ln1118_1, -216064" [firmware/myproject.cpp:51]   --->   Operation 26 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_7, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 27 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 28 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_8 = sext i16 %p_Val2_1 to i32" [firmware/myproject.cpp:52]   --->   Operation 29 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_9 = mul nsw i32 %r_V_8, %r_V_8" [firmware/myproject.cpp:53]   --->   Operation 30 'mul' 'r_V_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i26 %trunc_ln1118_1, -1774592" [firmware/myproject.cpp:54]   --->   Operation 31 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i26 %add_ln1192_30, %lhs_V_1" [firmware/myproject.cpp:54]   --->   Operation 32 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_28, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 33 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 34 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln703_1 = mul i26 %sext_ln727, 955" [firmware/myproject.cpp:54]   --->   Operation 35 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i26 %mul_ln703_1, 1048576" [firmware/myproject.cpp:54]   --->   Operation 36 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %p_Val2_11 to i17" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [4/4] (2.53ns)   --->   "%p_s = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 38 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_2 to i32" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul nsw i32 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 40 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 41 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_3, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 42 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%add_ln1192_8 = add i26 %lhs_V_3, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 43 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_11, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 44 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i26 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 45 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_37 = add i26 %sub_ln1192, -1630208" [firmware/myproject.cpp:51]   --->   Operation 46 'add' 'ret_V_37' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_37, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 47 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [4/4] (2.53ns)   --->   "%p_Val2_s_28 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 48 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 49 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%ret_V_40 = add i26 %mul_ln1192_4, -1156096" [firmware/myproject.cpp:52]   --->   Operation 50 'add' 'ret_V_40' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_40, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 51 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 52 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:52]   --->   Operation 53 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%sub_ln1193_2 = sub i17 %lhs_V_5, %sext_ln1265" [firmware/myproject.cpp:52]   --->   Operation 54 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%sext_ln1193_1 = sext i17 %sub_ln1193_2 to i27" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.49ns) (grouped into DSP with root node ret_V_17)   --->   "%ret_V_41 = mul i27 %sext_ln1193_1, 653" [firmware/myproject.cpp:52]   --->   Operation 56 'mul' 'ret_V_41' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_17 = add i27 %ret_V_41, 1048576" [firmware/myproject.cpp:52]   --->   Operation 57 'add' 'ret_V_17' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i32 %r_V_9 to i36" [firmware/myproject.cpp:53]   --->   Operation 58 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.17ns)   --->   "%mul_ln700_2 = mul i36 %sext_ln700_3, 3360" [firmware/myproject.cpp:53]   --->   Operation 59 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i26 %sext_ln727, 3360" [firmware/myproject.cpp:53]   --->   Operation 60 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln700_3, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i36 %shl_ln1, %mul_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i26 %sext_ln728, 6720" [firmware/myproject.cpp:53]   --->   Operation 63 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_4, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 64 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_43 = add i36 %rhs_V_5, %add_ln700" [firmware/myproject.cpp:53]   --->   Operation 65 'add' 'ret_V_43' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_43, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 66 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 67 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i26 %ret_V_27 to i51" [firmware/myproject.cpp:54]   --->   Operation 68 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.73ns)   --->   "%r_V_14 = mul i51 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:54]   --->   Operation 69 'mul' 'r_V_14' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.49ns) (grouped into DSP with root node ret_V_48)   --->   "%mul_ln1192_8 = mul i26 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 70 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_48 = add i26 %mul_ln1192_8, -539648" [firmware/myproject.cpp:54]   --->   Operation 71 'add' 'ret_V_48' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_48, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 72 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 73 [3/4] (4.33ns)   --->   "%p_s = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 73 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_s to i36" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %r_V_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 75 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.17ns)   --->   "%mul_ln1192 = mul i36 %sext_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 76 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_3, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 77 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.92ns)   --->   "%ret_V_33 = add i36 %lhs_V_2, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 78 'add' 'ret_V_33' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_33, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 79 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 80 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [3/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 81 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_Val2_3 to i25" [firmware/myproject.cpp:51]   --->   Operation 82 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 83 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 84 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 85 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i27 %ret_V_17 to i52" [firmware/myproject.cpp:52]   --->   Operation 86 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.80ns)   --->   "%r_V_6 = mul i52 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:52]   --->   Operation 87 'mul' 'r_V_6' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_11, -714" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 89 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 90 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln703_1 = add i16 %p_Val2_11, %p_Val2_3" [firmware/myproject.cpp:53]   --->   Operation 91 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 92 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 93 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i25 %sext_ln1118_4, 241" [firmware/myproject.cpp:54]   --->   Operation 93 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_21, i32 10, i32 24)" [firmware/myproject.cpp:54]   --->   Operation 94 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 95 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i51 %r_V_14 to i56" [firmware/myproject.cpp:54]   --->   Operation 96 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.74ns)   --->   "%r_V_24 = mul i56 %sext_ln1118_17, 4701" [firmware/myproject.cpp:54]   --->   Operation 97 'mul' 'r_V_24' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_24, i32 40, i32 55)" [firmware/myproject.cpp:54]   --->   Operation 98 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [4/4] (2.53ns)   --->   "%p_Val2_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 99 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 100 [2/4] (4.33ns)   --->   "%p_s = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 100 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 101 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %p_Val2_3 to i26" [firmware/myproject.cpp:50]   --->   Operation 102 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_4, -798" [firmware/myproject.cpp:50]   --->   Operation 103 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 104 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [2/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 105 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [1/4] (2.85ns)   --->   "%p_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 106 'call' 'p_5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 107 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 108 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i52 %r_V_6 to i56" [firmware/myproject.cpp:52]   --->   Operation 109 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.75ns)   --->   "%r_V_19 = mul i56 %sext_ln1118_14, 2510" [firmware/myproject.cpp:52]   --->   Operation 110 'mul' 'r_V_19' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_19, i32 40, i32 55)" [firmware/myproject.cpp:52]   --->   Operation 111 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 112 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 113 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 114 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_11 to i16" [firmware/myproject.cpp:54]   --->   Operation 115 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 116 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [1/4] (2.85ns)   --->   "%p_2 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 117 'call' 'p_2' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [4/4] (2.53ns)   --->   "%p_Val2_10 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 118 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [3/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 119 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 120 [1/4] (2.85ns)   --->   "%p_s = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 120 'call' 'p_s' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 121 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 122 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_2 = mul i26 %sext_ln728_1, 798" [firmware/myproject.cpp:50]   --->   Operation 122 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i26 %mul_ln1192_1, %mul_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 123 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (0.84ns)   --->   "%ret_V_35 = add i26 %add_ln1192_4, 809984" [firmware/myproject.cpp:50]   --->   Operation 124 'add' 'ret_V_35' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_35, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 125 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/4] (2.85ns)   --->   "%p_Val2_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 126 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [1/4] (2.85ns)   --->   "%p_Val2_s_28 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 127 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 128 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [1/4] (2.85ns)   --->   "%p_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 129 'call' 'p_7' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 130 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 130 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 131 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 132 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 133 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 134 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [3/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 135 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [2/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 136 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 %p_Val2_1, 1508" [firmware/myproject.cpp:54]   --->   Operation 137 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 138 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.78ns)   --->   "%ret_V = add nsw i17 %lhs_V, -941" [firmware/myproject.cpp:50]   --->   Operation 140 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 141 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 142 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i32 %sext_ln1118_1, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 143 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %p_s to i24" [firmware/myproject.cpp:50]   --->   Operation 144 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_17 = mul i24 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 145 'mul' 'r_V_17' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i24 %r_V_17, -135168" [firmware/myproject.cpp:50]   --->   Operation 146 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 147 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 148 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %p_Val2_6 to i13" [firmware/myproject.cpp:51]   --->   Operation 149 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.74ns)   --->   "%ret_V_8 = add i13 %sext_ln703, -1406" [firmware/myproject.cpp:51]   --->   Operation 150 'add' 'ret_V_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i12 %p_Val2_s_28 to i13" [firmware/myproject.cpp:51]   --->   Operation 151 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%ret_V_10 = add i13 %sext_ln703_1, -947" [firmware/myproject.cpp:51]   --->   Operation 152 'add' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i13 %ret_V_8 to i26" [firmware/myproject.cpp:51]   --->   Operation 153 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%sext_ln1118_3 = sext i13 %ret_V_10 to i26" [firmware/myproject.cpp:51]   --->   Operation 154 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_2 = mul i26 %sext_ln1118_3, %sext_ln1116_2" [firmware/myproject.cpp:51]   --->   Operation 155 'mul' 'r_V_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %p_Val2_3 to i17" [firmware/myproject.cpp:51]   --->   Operation 156 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_Val2_3 to i27" [firmware/myproject.cpp:51]   --->   Operation 157 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %p_Val2_3 to i22" [firmware/myproject.cpp:51]   --->   Operation 158 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_3, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 159 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i21 %shl_ln1118_2 to i22" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.81ns)   --->   "%r_V_18 = add i22 %sext_ln1118_8, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 161 'add' 'r_V_18' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %p_5 to i22" [firmware/myproject.cpp:51]   --->   Operation 162 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln703 = mul i22 %sext_ln703_3, 311" [firmware/myproject.cpp:51]   --->   Operation 163 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i22 %mul_ln703, %r_V_18" [firmware/myproject.cpp:51]   --->   Operation 164 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/4] (2.85ns)   --->   "%p_6 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 165 'call' 'p_6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i27 %sext_ln1118_6, 551" [firmware/myproject.cpp:52]   --->   Operation 166 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i12 %p_7 to i17" [firmware/myproject.cpp:52]   --->   Operation 167 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%add_ln1192_15 = add i17 %sext_ln1192_7, %rhs_V_6" [firmware/myproject.cpp:52]   --->   Operation 168 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%sext_ln1192_14 = sext i17 %add_ln1192_15 to i24" [firmware/myproject.cpp:52]   --->   Operation 169 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_15 = mul i24 %sext_ln1192_14, 98" [firmware/myproject.cpp:52]   --->   Operation 170 'mul' 'ret_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 171 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 172 [1/4] (2.85ns)   --->   "%p_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 172 'call' 'p_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 173 [1/4] (2.85ns)   --->   "%p_1 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 173 'call' 'p_1' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [1/1] (0.78ns)   --->   "%ret_V_44 = add nsw i17 %rhs_V_6, %lhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 174 'add' 'ret_V_44' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/4] (2.85ns)   --->   "%p_Val2_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 175 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 176 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 176 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 177 [2/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 177 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 178 [1/4] (2.85ns)   --->   "%p_Val2_7 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 178 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 179 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 179 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %mul_ln1118, i7 0)" [firmware/myproject.cpp:50]   --->   Operation 180 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %mul_ln1118, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 181 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i33 %shl_ln1118_1 to i39" [firmware/myproject.cpp:50]   --->   Operation 182 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i39 %sext_ln1118, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 183 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 184 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i39 %sub_ln1193, 465567744" [firmware/myproject.cpp:50]   --->   Operation 184 'add' 'ret_V_1' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i39 %ret_V_1 to i62" [firmware/myproject.cpp:50]   --->   Operation 185 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i24 %ret_V_3 to i62" [firmware/myproject.cpp:50]   --->   Operation 186 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (3.31ns)   --->   "%mul_ln700 = mul i62 %sext_ln700, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 187 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/4] (2.85ns)   --->   "%p_Val2_4 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 188 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %p_Val2_2 to i17" [firmware/myproject.cpp:50]   --->   Operation 189 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %p_Val2_4 to i17" [firmware/myproject.cpp:50]   --->   Operation 190 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_34 = sub i17 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 191 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i17 %ret_V_34, 4005" [firmware/myproject.cpp:50]   --->   Operation 192 'add' 'add_ln1192' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 193 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 193 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 194 [1/1] (0.82ns)   --->   "%ret_V_12 = add i22 %ret_V_38, -84992" [firmware/myproject.cpp:51]   --->   Operation 194 'add' 'ret_V_12' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i26 %r_V_2 to i50" [firmware/myproject.cpp:51]   --->   Operation 195 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %ret_V_12 to i50" [firmware/myproject.cpp:51]   --->   Operation 196 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (2.73ns)   --->   "%r_V_4 = mul i50 %sext_ln1118_11, %sext_ln1118_9" [firmware/myproject.cpp:51]   --->   Operation 197 'mul' 'r_V_4' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %p_Val2_1 to i25" [firmware/myproject.cpp:52]   --->   Operation 198 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i27 %r_V_5 to i46" [firmware/myproject.cpp:52]   --->   Operation 199 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i24 %ret_V_15 to i46" [firmware/myproject.cpp:52]   --->   Operation 200 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (2.80ns)   --->   "%mul_ln1192_5 = mul i46 %sext_ln1192_9, %sext_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 201 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i25 %sext_ln1118_10, -282" [firmware/myproject.cpp:52]   --->   Operation 202 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i45 @_ssdm_op_BitConcatenate.i45.i25.i20(i25 %mul_ln728, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 203 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i45 %lhs_V_4 to i46" [firmware/myproject.cpp:52]   --->   Operation 204 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.95ns)   --->   "%sub_ln1192_1 = sub i46 %sext_ln1192_10, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 205 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i12 %p_6 to i24" [firmware/myproject.cpp:52]   --->   Operation 206 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 207 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i12 %p_9 to i13" [firmware/myproject.cpp:53]   --->   Operation 208 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i12 %p_1 to i13" [firmware/myproject.cpp:53]   --->   Operation 209 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%add_ln1192_22 = add i13 %sext_ln1192_15, %sext_ln1116_4" [firmware/myproject.cpp:53]   --->   Operation 210 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%sext_ln1192_16 = sext i13 %add_ln1192_22 to i21" [firmware/myproject.cpp:53]   --->   Operation 211 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.49ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1192_10 = mul i21 %sext_ln1192_16, 183" [firmware/myproject.cpp:53]   --->   Operation 212 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_20 = add i21 %mul_ln1192_10, -19456" [firmware/myproject.cpp:53]   --->   Operation 213 'add' 'ret_V_20' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 214 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%r_V_20 = mul i24 %sext_ln1118_12, %sext_ln1118_12" [firmware/myproject.cpp:53]   --->   Operation 214 'mul' 'r_V_20' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 215 [1/1] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%sext_ln1118_15 = sext i24 %r_V_20 to i28" [firmware/myproject.cpp:53]   --->   Operation 215 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %ret_V_44, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 216 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i27 %lhs_V_6 to i28" [firmware/myproject.cpp:53]   --->   Operation 217 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i28 %sext_ln728_7, %sext_ln1118_15" [firmware/myproject.cpp:53]   --->   Operation 218 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_9 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %p_Val2_8, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 219 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i22 %tmp_9 to i28" [firmware/myproject.cpp:53]   --->   Operation 220 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_46 = add i28 %sext_ln1192_17, %ret_V_45" [firmware/myproject.cpp:53]   --->   Operation 221 'add' 'ret_V_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_24 = add i28 %ret_V_46, -3897344" [firmware/myproject.cpp:53]   --->   Operation 222 'add' 'ret_V_24' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/4] (2.85ns)   --->   "%p_Val2_9 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 223 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i12 %p_2 to i24" [firmware/myproject.cpp:54]   --->   Operation 224 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i24 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:54]   --->   Operation 225 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [1/4] (2.85ns)   --->   "%p_Val2_10 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 226 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %p_Val2_10 to i13" [firmware/myproject.cpp:54]   --->   Operation 227 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i12 %p_Val2_7 to i13" [firmware/myproject.cpp:54]   --->   Operation 228 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.74ns)   --->   "%ret_V_49 = sub i13 %sext_ln703_4, %sext_ln703_5" [firmware/myproject.cpp:54]   --->   Operation 229 'sub' 'ret_V_49' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 230 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i62 %mul_ln700 to i66" [firmware/myproject.cpp:50]   --->   Operation 231 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i17 %add_ln1192 to i66" [firmware/myproject.cpp:50]   --->   Operation 232 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (4.14ns)   --->   "%mul_ln700_1 = mul i66 %sext_ln700_4, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 233 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 4.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 234 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i50 %r_V_4 to i56" [firmware/myproject.cpp:51]   --->   Operation 235 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i12 %p_6 to i56" [firmware/myproject.cpp:51]   --->   Operation 236 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (3.74ns)   --->   "%mul_ln1192_3 = mul i56 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 237 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 %sext_ln728_1, 564" [firmware/myproject.cpp:52]   --->   Operation 238 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i46 @_ssdm_op_BitConcatenate.i46.i26.i20(i26 %mul_ln728_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 239 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i46 %rhs_V_2, %sub_ln1192_1" [firmware/myproject.cpp:52]   --->   Operation 240 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i12 %p_6 to i23" [firmware/myproject.cpp:52]   --->   Operation 241 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_2 = mul i23 %sext_ln728_3, 552" [firmware/myproject.cpp:52]   --->   Operation 242 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%tmp = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %mul_ln728_2, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 243 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i43 %tmp to i46" [firmware/myproject.cpp:52]   --->   Operation 244 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i46 %rhs_V_3, %add_ln1192_16" [firmware/myproject.cpp:52]   --->   Operation 245 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 246 [1/4] (2.85ns)   --->   "%p_8 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 246 'call' 'p_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i21 %ret_V_20 to i46" [firmware/myproject.cpp:53]   --->   Operation 247 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i28 %ret_V_24 to i46" [firmware/myproject.cpp:53]   --->   Operation 248 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (2.87ns)   --->   "%mul_ln1192_7 = mul i46 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 249 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.95ns)   --->   "%ret_V_47 = add i46 %mul_ln1192_7, -1042603311104" [firmware/myproject.cpp:53]   --->   Operation 250 'add' 'ret_V_47' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_47, i32 30, i32 45)" [firmware/myproject.cpp:53]   --->   Operation 251 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i12 %p_Val2_9 to i13" [firmware/myproject.cpp:54]   --->   Operation 252 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.74ns)   --->   "%r_V_22 = sub i13 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 253 'sub' 'r_V_22' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i24 %r_V_23 to i25" [firmware/myproject.cpp:54]   --->   Operation 254 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_11 = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %r_V_22, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 255 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i23 %tmp_11 to i25" [firmware/myproject.cpp:54]   --->   Operation 256 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns) (grouped into DSP with root node r_V_16)   --->   "%ret_V_26 = add i25 %sext_ln700_5, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 257 'add' 'ret_V_26' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i13 %ret_V_49 to i14" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.75ns)   --->   "%ret_V_30 = add i14 %sext_ln703_6, 232" [firmware/myproject.cpp:54]   --->   Operation 259 'add' 'ret_V_30' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/1] (0.00ns) (grouped into DSP with root node r_V_16)   --->   "%sext_ln1118_18 = sext i25 %ret_V_26 to i39" [firmware/myproject.cpp:54]   --->   Operation 260 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %ret_V_30 to i39" [firmware/myproject.cpp:54]   --->   Operation 261 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i39 %sext_ln1118_18, %sext_ln1118_19" [firmware/myproject.cpp:54]   --->   Operation 262 'mul' 'r_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 263 [1/4] (2.85ns)   --->   "%p_0 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 263 'call' 'p_0' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.26>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !197"   --->   Operation 264 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !203"   --->   Operation 265 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !209"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !215"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !221"   --->   Operation 268 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !227"   --->   Operation 269 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 270 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 271 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 272 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 273 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/4] (2.85ns)   --->   "%p_Val2_5 = call fastcc i12 @"sin_lut<ap_fixed<16, 6, 5, 3, 0> >"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 274 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_4 = call i62 @_ssdm_op_BitConcatenate.i62.i12.i50(i12 %p_Val2_5, i50 0)" [firmware/myproject.cpp:50]   --->   Operation 275 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%rhs_V = sext i62 %tmp_4 to i66" [firmware/myproject.cpp:50]   --->   Operation 276 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (1.15ns)   --->   "%ret_V_36 = sub i66 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 277 'sub' 'ret_V_36' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %ret_V_36, i32 50, i32 65)" [firmware/myproject.cpp:50]   --->   Operation 278 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 279 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (1.03ns)   --->   "%ret_V_39 = add i56 %mul_ln1192_3, -951077558026240" [firmware/myproject.cpp:51]   --->   Operation 280 'add' 'ret_V_39' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %ret_V_39, i32 40, i32 55)" [firmware/myproject.cpp:51]   --->   Operation 281 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 282 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i12 %p_8 to i23" [firmware/myproject.cpp:52]   --->   Operation 283 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_3 = mul i23 %sext_ln728_5, 552" [firmware/myproject.cpp:52]   --->   Operation 284 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_10 = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %mul_ln728_3, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 285 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i43 %tmp_10 to i46" [firmware/myproject.cpp:52]   --->   Operation 286 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i46 %rhs_V_4, %add_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 287 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 288 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_42 = add i46 %add_ln1192_19, -721554505728" [firmware/myproject.cpp:52]   --->   Operation 288 'add' 'ret_V_42' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_42, i32 30, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 289 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 290 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 291 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i39 %r_V_16 to i46" [firmware/myproject.cpp:54]   --->   Operation 292 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i12 %p_0 to i46" [firmware/myproject.cpp:54]   --->   Operation 293 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (3.31ns)   --->   "%mul_ln1192_9 = mul i46 %sext_ln1118_20, %sext_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 294 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.95ns)   --->   "%ret_V_50 = add i46 %mul_ln1192_9, -936302870528" [firmware/myproject.cpp:54]   --->   Operation 295 'add' 'ret_V_50' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_50, i32 30, i32 45)" [firmware/myproject.cpp:54]   --->   Operation 296 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 297 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 298 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000]
p_Val2_s           (partselect    ) [ 0111111000]
p_Val2_11          (partselect    ) [ 0111000000]
sext_ln728         (sext          ) [ 0110000000]
p_Val2_1           (partselect    ) [ 0111111100]
sext_ln727         (sext          ) [ 0110000000]
lhs_V_1            (bitconcatenate) [ 0000000000]
mul_ln1193         (mul           ) [ 0000000000]
ret_V_32           (add           ) [ 0000000000]
trunc_ln           (partselect    ) [ 0110000000]
p_Val2_2           (partselect    ) [ 0111111100]
p_Val2_3           (partselect    ) [ 0111111000]
sext_ln728_1       (sext          ) [ 0111111110]
mul_ln1192_4       (mul           ) [ 0110000000]
tmp_8              (partselect    ) [ 0000000000]
trunc_ln1118_1     (bitconcatenate) [ 0000000000]
add_ln1192_7       (add           ) [ 0000000000]
trunc_ln708_5      (partselect    ) [ 0000000000]
r_V_8              (sext          ) [ 0000000000]
r_V_9              (mul           ) [ 0110000000]
add_ln1192_30      (add           ) [ 0000000000]
add_ln1192_28      (add           ) [ 0000000000]
trunc_ln708_12     (partselect    ) [ 0000000000]
mul_ln703_1        (mul           ) [ 0000000000]
ret_V_27           (add           ) [ 0110000000]
sext_ln1265        (sext          ) [ 0000000000]
r_V                (sext          ) [ 0000000000]
r_V_1              (mul           ) [ 0101000000]
lhs_V_3            (bitconcatenate) [ 0000000000]
add_ln1192_8       (add           ) [ 0000000000]
rhs_V_1            (bitconcatenate) [ 0000000000]
sub_ln1192         (sub           ) [ 0000000000]
ret_V_37           (add           ) [ 0000000000]
trunc_ln708_4      (partselect    ) [ 0000000000]
ret_V_40           (add           ) [ 0000000000]
trunc_ln708_7      (partselect    ) [ 0000000000]
lhs_V_5            (sext          ) [ 0101111000]
sub_ln1193_2       (sub           ) [ 0000000000]
sext_ln1193_1      (sext          ) [ 0000000000]
ret_V_41           (mul           ) [ 0000000000]
ret_V_17           (add           ) [ 0101000000]
sext_ln700_3       (sext          ) [ 0000000000]
mul_ln700_2        (mul           ) [ 0000000000]
mul_ln700_3        (mul           ) [ 0000000000]
shl_ln1            (bitconcatenate) [ 0000000000]
add_ln700          (add           ) [ 0000000000]
mul_ln728_4        (mul           ) [ 0000000000]
rhs_V_5            (bitconcatenate) [ 0000000000]
ret_V_43           (add           ) [ 0000000000]
trunc_ln708_s      (partselect    ) [ 0101000000]
sext_ln1116_6      (sext          ) [ 0000000000]
r_V_14             (mul           ) [ 0101000000]
mul_ln1192_8       (mul           ) [ 0000000000]
ret_V_48           (add           ) [ 0000000000]
trunc_ln708_14     (partselect    ) [ 0101000000]
sext_ln1192        (sext          ) [ 0000000000]
sext_ln1192_1      (sext          ) [ 0000000000]
mul_ln1192         (mul           ) [ 0000000000]
lhs_V_2            (bitconcatenate) [ 0000000000]
ret_V_33           (add           ) [ 0000000000]
trunc_ln708_1      (partselect    ) [ 0100100000]
sext_ln1118_4      (sext          ) [ 0000000000]
sext_ln1116_3      (sext          ) [ 0000000000]
r_V_6              (mul           ) [ 0100100000]
add_ln703          (add           ) [ 0000000000]
add_ln703_1        (add           ) [ 0000000000]
r_V_21             (mul           ) [ 0000000000]
trunc_ln708_11     (partselect    ) [ 0100100000]
sext_ln1118_17     (sext          ) [ 0000000000]
r_V_24             (mul           ) [ 0000000000]
trunc_ln708_13     (partselect    ) [ 0100100000]
sext_ln1192_4      (sext          ) [ 0000000000]
mul_ln1192_1       (mul           ) [ 0100010000]
p_5                (call          ) [ 0100011000]
sext_ln1118_14     (sext          ) [ 0000000000]
r_V_19             (mul           ) [ 0000000000]
trunc_ln708_8      (partselect    ) [ 0100010000]
sext_ln708         (sext          ) [ 0000000000]
p_2                (call          ) [ 0100011100]
p_s                (call          ) [ 0100001000]
mul_ln1192_2       (mul           ) [ 0000000000]
add_ln1192_4       (add           ) [ 0000000000]
ret_V_35           (add           ) [ 0000000000]
trunc_ln708_2      (partselect    ) [ 0100001000]
p_Val2_6           (call          ) [ 0100001000]
p_Val2_s_28        (call          ) [ 0100001000]
p_7                (call          ) [ 0100001000]
add_ln703_2        (add           ) [ 0000000000]
lhs_V              (sext          ) [ 0000000000]
ret_V              (add           ) [ 0000000000]
sext_ln1118_1      (sext          ) [ 0000000000]
sext_ln1118_2      (sext          ) [ 0000000000]
mul_ln1118         (mul           ) [ 0100000100]
sext_ln1116        (sext          ) [ 0000000000]
r_V_17             (mul           ) [ 0000000000]
ret_V_3            (add           ) [ 0100000100]
sext_ln703         (sext          ) [ 0000000000]
ret_V_8            (add           ) [ 0000000000]
sext_ln703_1       (sext          ) [ 0000000000]
ret_V_10           (add           ) [ 0000000000]
sext_ln1116_2      (sext          ) [ 0000000000]
sext_ln1118_3      (sext          ) [ 0000000000]
r_V_2              (mul           ) [ 0100000100]
rhs_V_6            (sext          ) [ 0000000000]
sext_ln1118_6      (sext          ) [ 0000000000]
sext_ln1118_7      (sext          ) [ 0000000000]
shl_ln1118_2       (bitconcatenate) [ 0000000000]
sext_ln1118_8      (sext          ) [ 0000000000]
r_V_18             (add           ) [ 0000000000]
sext_ln703_3       (sext          ) [ 0000000000]
mul_ln703          (mul           ) [ 0000000000]
ret_V_38           (add           ) [ 0100000100]
p_6                (call          ) [ 0100000110]
r_V_5              (mul           ) [ 0100000100]
sext_ln1192_7      (sext          ) [ 0000000000]
add_ln1192_15      (add           ) [ 0000000000]
sext_ln1192_14     (sext          ) [ 0000000000]
ret_V_15           (mul           ) [ 0100000100]
p_9                (call          ) [ 0100000100]
p_1                (call          ) [ 0100000100]
ret_V_44           (add           ) [ 0100000100]
p_Val2_8           (call          ) [ 0100000100]
p_Val2_7           (call          ) [ 0100000100]
shl_ln             (bitconcatenate) [ 0000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000]
sext_ln1118        (sext          ) [ 0000000000]
sub_ln1193         (sub           ) [ 0000000000]
ret_V_1            (add           ) [ 0000000000]
sext_ln700         (sext          ) [ 0000000000]
sext_ln700_1       (sext          ) [ 0000000000]
mul_ln700          (mul           ) [ 0100000010]
p_Val2_4           (call          ) [ 0000000000]
sext_ln1192_2      (sext          ) [ 0000000000]
sext_ln1192_3      (sext          ) [ 0000000000]
ret_V_34           (sub           ) [ 0000000000]
add_ln1192         (add           ) [ 0100000010]
ret_V_12           (add           ) [ 0000000000]
sext_ln1118_9      (sext          ) [ 0000000000]
sext_ln1118_11     (sext          ) [ 0000000000]
r_V_4              (mul           ) [ 0100000010]
sext_ln1118_10     (sext          ) [ 0000000000]
sext_ln1192_8      (sext          ) [ 0000000000]
sext_ln1192_9      (sext          ) [ 0000000000]
mul_ln1192_5       (mul           ) [ 0000000000]
mul_ln728          (mul           ) [ 0000000000]
lhs_V_4            (bitconcatenate) [ 0000000000]
sext_ln1192_10     (sext          ) [ 0000000000]
sub_ln1192_1       (sub           ) [ 0100000010]
sext_ln1118_12     (sext          ) [ 0000000000]
sext_ln1116_4      (sext          ) [ 0000000000]
sext_ln1192_15     (sext          ) [ 0000000000]
add_ln1192_22      (add           ) [ 0000000000]
sext_ln1192_16     (sext          ) [ 0000000000]
mul_ln1192_10      (mul           ) [ 0000000000]
ret_V_20           (add           ) [ 0100000010]
r_V_20             (mul           ) [ 0000000000]
sext_ln1118_15     (sext          ) [ 0000000000]
lhs_V_6            (bitconcatenate) [ 0000000000]
sext_ln728_7       (sext          ) [ 0000000000]
ret_V_45           (add           ) [ 0000000000]
tmp_9              (bitconcatenate) [ 0000000000]
sext_ln1192_17     (sext          ) [ 0000000000]
ret_V_46           (add           ) [ 0000000000]
ret_V_24           (add           ) [ 0100000010]
p_Val2_9           (call          ) [ 0100000010]
sext_ln1116_5      (sext          ) [ 0000000000]
r_V_23             (mul           ) [ 0100000010]
p_Val2_10          (call          ) [ 0000000000]
sext_ln703_4       (sext          ) [ 0000000000]
sext_ln703_5       (sext          ) [ 0000000000]
ret_V_49           (sub           ) [ 0100000010]
sext_ln700_4       (sext          ) [ 0000000000]
sext_ln700_2       (sext          ) [ 0000000000]
mul_ln700_1        (mul           ) [ 0100000001]
sext_ln1192_5      (sext          ) [ 0000000000]
sext_ln1192_6      (sext          ) [ 0000000000]
mul_ln1192_3       (mul           ) [ 0100000001]
mul_ln728_1        (mul           ) [ 0000000000]
rhs_V_2            (bitconcatenate) [ 0000000000]
add_ln1192_16      (add           ) [ 0000000000]
sext_ln728_3       (sext          ) [ 0000000000]
mul_ln728_2        (mul           ) [ 0000000000]
tmp                (bitconcatenate) [ 0000000000]
rhs_V_3            (sext          ) [ 0000000000]
add_ln1192_17      (add           ) [ 0100000001]
p_8                (call          ) [ 0100000001]
sext_ln1192_11     (sext          ) [ 0000000000]
sext_ln1192_12     (sext          ) [ 0000000000]
mul_ln1192_7       (mul           ) [ 0000000000]
ret_V_47           (add           ) [ 0000000000]
trunc_ln708_10     (partselect    ) [ 0100000001]
sext_ln1253        (sext          ) [ 0000000000]
r_V_22             (sub           ) [ 0000000000]
sext_ln1118_16     (sext          ) [ 0000000000]
tmp_11             (bitconcatenate) [ 0000000000]
sext_ln700_5       (sext          ) [ 0000000000]
ret_V_26           (add           ) [ 0000000000]
sext_ln703_6       (sext          ) [ 0000000000]
ret_V_30           (add           ) [ 0000000000]
sext_ln1118_18     (sext          ) [ 0000000000]
sext_ln1118_19     (sext          ) [ 0000000000]
r_V_16             (mul           ) [ 0100000001]
p_0                (call          ) [ 0100000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln32 (specinterface ) [ 0000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000]
p_Val2_5           (call          ) [ 0000000000]
tmp_4              (bitconcatenate) [ 0000000000]
rhs_V              (sext          ) [ 0000000000]
ret_V_36           (sub           ) [ 0000000000]
trunc_ln708_3      (partselect    ) [ 0000000000]
write_ln50         (write         ) [ 0000000000]
ret_V_39           (add           ) [ 0000000000]
trunc_ln708_6      (partselect    ) [ 0000000000]
write_ln51         (write         ) [ 0000000000]
sext_ln728_5       (sext          ) [ 0000000000]
mul_ln728_3        (mul           ) [ 0000000000]
tmp_10             (bitconcatenate) [ 0000000000]
rhs_V_4            (sext          ) [ 0000000000]
add_ln1192_19      (add           ) [ 0000000000]
ret_V_42           (add           ) [ 0000000000]
trunc_ln708_9      (partselect    ) [ 0000000000]
write_ln52         (write         ) [ 0000000000]
write_ln53         (write         ) [ 0000000000]
sext_ln1118_20     (sext          ) [ 0000000000]
sext_ln1192_13     (sext          ) [ 0000000000]
mul_ln1192_9       (mul           ) [ 0000000000]
ret_V_50           (add           ) [ 0000000000]
trunc_ln708_15     (partselect    ) [ 0000000000]
write_ln54         (write         ) [ 0000000000]
ret_ln56           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i256P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i15.i11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<16, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i26.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i16.i20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i25.i20"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i26.i20"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i23.i20"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i12.i50"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1004" name="x_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="256" slack="0"/>
<pin id="232" dir="0" index="1" bw="256" slack="0"/>
<pin id="233" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln50_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="write_ln51_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="0"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln52_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="16" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="write_ln53_write_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="0" index="2" bw="16" slack="1"/>
<pin id="261" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln54_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="16" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="0" index="3" bw="11" slack="0"/>
<pin id="276" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="0" index="3" bw="11" slack="0"/>
<pin id="285" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="1"/>
<pin id="292" dir="0" index="2" bw="10" slack="0"/>
<pin id="293" dir="0" index="3" bw="11" slack="0"/>
<pin id="294" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="0" index="3" bw="11" slack="0"/>
<pin id="303" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="10" slack="0"/>
<pin id="311" dir="0" index="3" bw="11" slack="0"/>
<pin id="312" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_28/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="0" index="2" bw="10" slack="0"/>
<pin id="320" dir="0" index="3" bw="11" slack="0"/>
<pin id="321" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="2"/>
<pin id="328" dir="0" index="2" bw="10" slack="0"/>
<pin id="329" dir="0" index="3" bw="11" slack="0"/>
<pin id="330" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="0"/>
<pin id="338" dir="0" index="3" bw="11" slack="0"/>
<pin id="339" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="1"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="0" index="3" bw="11" slack="0"/>
<pin id="348" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="0" index="3" bw="11" slack="0"/>
<pin id="357" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="1"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="0" index="3" bw="11" slack="0"/>
<pin id="366" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="1"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="0" index="3" bw="11" slack="0"/>
<pin id="375" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="0" index="1" bw="15" slack="0"/>
<pin id="382" dir="0" index="2" bw="10" slack="0"/>
<pin id="383" dir="0" index="3" bw="11" slack="0"/>
<pin id="384" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="1"/>
<pin id="391" dir="0" index="2" bw="10" slack="0"/>
<pin id="392" dir="0" index="3" bw="11" slack="0"/>
<pin id="393" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="1"/>
<pin id="400" dir="0" index="2" bw="10" slack="0"/>
<pin id="401" dir="0" index="3" bw="11" slack="0"/>
<pin id="402" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="0" index="2" bw="10" slack="0"/>
<pin id="410" dir="0" index="3" bw="11" slack="0"/>
<pin id="411" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="1"/>
<pin id="418" dir="0" index="2" bw="10" slack="0"/>
<pin id="419" dir="0" index="3" bw="11" slack="0"/>
<pin id="420" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_s_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="256" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Val2_11_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="256" slack="0"/>
<pin id="437" dir="0" index="2" bw="7" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln728_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Val2_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="256" slack="0"/>
<pin id="451" dir="0" index="2" bw="9" slack="0"/>
<pin id="452" dir="0" index="3" bw="9" slack="0"/>
<pin id="453" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln727_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="lhs_V_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="26" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="26" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Val2_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="256" slack="0"/>
<pin id="482" dir="0" index="2" bw="8" slack="0"/>
<pin id="483" dir="0" index="3" bw="8" slack="0"/>
<pin id="484" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Val2_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="256" slack="0"/>
<pin id="492" dir="0" index="2" bw="9" slack="0"/>
<pin id="493" dir="0" index="3" bw="9" slack="0"/>
<pin id="494" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln728_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_8_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="15" slack="0"/>
<pin id="505" dir="0" index="1" bw="256" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="0" index="3" bw="7" slack="0"/>
<pin id="508" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln1118_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="26" slack="0"/>
<pin id="515" dir="0" index="1" bw="15" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1118_1/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln1192_7_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="26" slack="0"/>
<pin id="523" dir="0" index="1" bw="19" slack="0"/>
<pin id="524" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln708_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="26" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="r_V_8_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln1192_30_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="26" slack="0"/>
<pin id="544" dir="0" index="1" bw="22" slack="0"/>
<pin id="545" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln1192_28_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="26" slack="0"/>
<pin id="550" dir="0" index="1" bw="26" slack="0"/>
<pin id="551" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln708_12_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="26" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="0" index="3" bw="6" slack="0"/>
<pin id="559" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln1265_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="1"/>
<pin id="567" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="r_V_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="lhs_V_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="26" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="1"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln1192_8_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="26" slack="0"/>
<pin id="580" dir="0" index="1" bw="26" slack="1"/>
<pin id="581" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="rhs_V_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="26" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="1"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub_ln1192_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="26" slack="0"/>
<pin id="592" dir="0" index="1" bw="26" slack="0"/>
<pin id="593" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="ret_V_37_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="26" slack="0"/>
<pin id="598" dir="0" index="1" bw="22" slack="0"/>
<pin id="599" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln708_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="0" index="1" bw="26" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="ret_V_40_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="26" slack="1"/>
<pin id="615" dir="0" index="1" bw="22" slack="0"/>
<pin id="616" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln708_7_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="26" slack="0"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="lhs_V_5_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln700_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="mul_ln700_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="13" slack="0"/>
<pin id="638" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="shl_ln1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="36" slack="0"/>
<pin id="643" dir="0" index="1" bw="26" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln700_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="36" slack="0"/>
<pin id="650" dir="0" index="1" bw="36" slack="0"/>
<pin id="651" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="rhs_V_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="36" slack="0"/>
<pin id="656" dir="0" index="1" bw="26" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="ret_V_43_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="36" slack="0"/>
<pin id="663" dir="0" index="1" bw="36" slack="0"/>
<pin id="664" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln708_s_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="0" index="1" bw="36" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sext_ln1116_6_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="26" slack="1"/>
<pin id="679" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="r_V_14_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="26" slack="0"/>
<pin id="682" dir="0" index="1" bw="26" slack="0"/>
<pin id="683" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln708_14_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="0" index="1" bw="26" slack="0"/>
<pin id="689" dir="0" index="2" bw="5" slack="0"/>
<pin id="690" dir="0" index="3" bw="6" slack="0"/>
<pin id="691" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln1192_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="2"/>
<pin id="697" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sext_ln1192_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mul_ln1192_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="lhs_V_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="36" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="2"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="ret_V_33_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="36" slack="0"/>
<pin id="716" dir="0" index="1" bw="36" slack="0"/>
<pin id="717" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln708_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="0" index="1" bw="36" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="0" index="3" bw="7" slack="0"/>
<pin id="725" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln1118_4_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="2"/>
<pin id="732" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln1116_3_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="27" slack="1"/>
<pin id="735" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="r_V_6_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="27" slack="0"/>
<pin id="738" dir="0" index="1" bw="27" slack="0"/>
<pin id="739" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln703_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="2"/>
<pin id="744" dir="0" index="1" bw="11" slack="0"/>
<pin id="745" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln703_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="2"/>
<pin id="750" dir="0" index="1" bw="16" slack="2"/>
<pin id="751" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln708_11_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="0"/>
<pin id="755" dir="0" index="1" bw="25" slack="0"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="0" index="3" bw="6" slack="0"/>
<pin id="758" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln1118_17_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="51" slack="1"/>
<pin id="764" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="r_V_24_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="51" slack="0"/>
<pin id="767" dir="0" index="1" bw="14" slack="0"/>
<pin id="768" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln708_13_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="0" index="1" bw="56" slack="0"/>
<pin id="774" dir="0" index="2" bw="7" slack="0"/>
<pin id="775" dir="0" index="3" bw="7" slack="0"/>
<pin id="776" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sext_ln1192_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="3"/>
<pin id="783" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln1118_14_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="52" slack="1"/>
<pin id="786" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="r_V_19_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="52" slack="0"/>
<pin id="789" dir="0" index="1" bw="13" slack="0"/>
<pin id="790" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln708_8_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="0" index="1" bw="56" slack="0"/>
<pin id="796" dir="0" index="2" bw="7" slack="0"/>
<pin id="797" dir="0" index="3" bw="7" slack="0"/>
<pin id="798" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln708_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="15" slack="1"/>
<pin id="805" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="ret_V_35_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="26" slack="0"/>
<pin id="809" dir="0" index="1" bw="21" slack="0"/>
<pin id="810" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln708_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="0" index="1" bw="26" slack="0"/>
<pin id="815" dir="0" index="2" bw="5" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln703_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="4"/>
<pin id="824" dir="0" index="1" bw="12" slack="0"/>
<pin id="825" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="lhs_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="5"/>
<pin id="830" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="831" class="1004" name="ret_V_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="0" index="1" bw="11" slack="0"/>
<pin id="834" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln1118_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="17" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln1118_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="17" slack="0"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sext_ln1116_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="1"/>
<pin id="847" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sext_ln703_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="12" slack="1"/>
<pin id="850" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="ret_V_8_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="0"/>
<pin id="853" dir="0" index="1" bw="12" slack="0"/>
<pin id="854" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln703_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="12" slack="1"/>
<pin id="859" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln1116_2_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="13" slack="0"/>
<pin id="862" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="rhs_V_6_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="5"/>
<pin id="866" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln1118_6_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="5"/>
<pin id="869" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln1118_7_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="5"/>
<pin id="872" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="shl_ln1118_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="21" slack="0"/>
<pin id="875" dir="0" index="1" bw="16" slack="5"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln1118_8_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="21" slack="0"/>
<pin id="882" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="884" class="1004" name="r_V_18_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="21" slack="0"/>
<pin id="886" dir="0" index="1" bw="16" slack="0"/>
<pin id="887" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_18/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sext_ln703_3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="2"/>
<pin id="892" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln1192_7_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="12" slack="1"/>
<pin id="895" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="ret_V_44_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="16" slack="4"/>
<pin id="899" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="shl_ln_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="39" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="1"/>
<pin id="904" dir="0" index="2" bw="1" slack="0"/>
<pin id="905" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="shl_ln1118_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="33" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="1"/>
<pin id="911" dir="0" index="2" bw="1" slack="0"/>
<pin id="912" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/7 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln1118_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="33" slack="0"/>
<pin id="917" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sub_ln1193_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="33" slack="0"/>
<pin id="921" dir="0" index="1" bw="39" slack="0"/>
<pin id="922" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/7 "/>
</bind>
</comp>

<comp id="925" class="1004" name="ret_V_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="39" slack="0"/>
<pin id="927" dir="0" index="1" bw="30" slack="0"/>
<pin id="928" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/7 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln700_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="39" slack="0"/>
<pin id="933" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="sext_ln700_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="24" slack="1"/>
<pin id="937" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/7 "/>
</bind>
</comp>

<comp id="938" class="1004" name="mul_ln700_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="39" slack="0"/>
<pin id="940" dir="0" index="1" bw="24" slack="0"/>
<pin id="941" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln1192_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="6"/>
<pin id="946" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/7 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln1192_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="12" slack="0"/>
<pin id="949" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="ret_V_34_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="12" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="0"/>
<pin id="954" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/7 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln1192_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="17" slack="0"/>
<pin id="959" dir="0" index="1" bw="13" slack="0"/>
<pin id="960" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="ret_V_12_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="22" slack="1"/>
<pin id="965" dir="0" index="1" bw="18" slack="0"/>
<pin id="966" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/7 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln1118_9_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="26" slack="1"/>
<pin id="970" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sext_ln1118_11_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="22" slack="0"/>
<pin id="973" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/7 "/>
</bind>
</comp>

<comp id="975" class="1004" name="r_V_4_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="22" slack="0"/>
<pin id="977" dir="0" index="1" bw="26" slack="0"/>
<pin id="978" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sext_ln1118_10_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="6"/>
<pin id="983" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln1192_8_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="27" slack="1"/>
<pin id="986" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/7 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln1192_9_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="24" slack="1"/>
<pin id="989" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="mul_ln1192_5_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="24" slack="0"/>
<pin id="992" dir="0" index="1" bw="27" slack="0"/>
<pin id="993" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="lhs_V_4_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="45" slack="0"/>
<pin id="998" dir="0" index="1" bw="25" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/7 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sext_ln1192_10_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="45" slack="0"/>
<pin id="1005" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/7 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sub_ln1192_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="45" slack="0"/>
<pin id="1009" dir="0" index="1" bw="46" slack="0"/>
<pin id="1010" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/7 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln1118_12_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="12" slack="1"/>
<pin id="1015" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1116_4_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="12" slack="1"/>
<pin id="1018" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/7 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln1192_15_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="1"/>
<pin id="1021" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="lhs_V_6_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="27" slack="0"/>
<pin id="1024" dir="0" index="1" bw="17" slack="1"/>
<pin id="1025" dir="0" index="2" bw="1" slack="0"/>
<pin id="1026" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln728_7_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="27" slack="0"/>
<pin id="1031" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/7 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_9_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="22" slack="0"/>
<pin id="1035" dir="0" index="1" bw="12" slack="1"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sext_ln1192_17_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="22" slack="0"/>
<pin id="1042" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="ret_V_46_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="22" slack="0"/>
<pin id="1046" dir="0" index="1" bw="28" slack="0"/>
<pin id="1047" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/7 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="ret_V_24_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="28" slack="0"/>
<pin id="1051" dir="0" index="1" bw="23" slack="0"/>
<pin id="1052" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/7 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln1116_5_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="12" slack="3"/>
<pin id="1057" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sext_ln703_4_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="12" slack="0"/>
<pin id="1060" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/7 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln703_5_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="12" slack="1"/>
<pin id="1064" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/7 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="ret_V_49_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="12" slack="0"/>
<pin id="1067" dir="0" index="1" bw="12" slack="0"/>
<pin id="1068" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_49/7 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sext_ln700_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="62" slack="1"/>
<pin id="1073" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/8 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln700_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="17" slack="1"/>
<pin id="1076" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="mul_ln700_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="62" slack="0"/>
<pin id="1079" dir="0" index="1" bw="17" slack="0"/>
<pin id="1080" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/8 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln1192_5_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="48" slack="1"/>
<pin id="1085" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/8 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sext_ln1192_6_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="12" slack="2"/>
<pin id="1088" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="mul_ln1192_3_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="48" slack="0"/>
<pin id="1091" dir="0" index="1" bw="12" slack="0"/>
<pin id="1092" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/8 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="rhs_V_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="46" slack="0"/>
<pin id="1097" dir="0" index="1" bw="26" slack="0"/>
<pin id="1098" dir="0" index="2" bw="1" slack="0"/>
<pin id="1099" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/8 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="add_ln1192_16_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="46" slack="0"/>
<pin id="1104" dir="0" index="1" bw="46" slack="1"/>
<pin id="1105" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sext_ln728_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="12" slack="2"/>
<pin id="1109" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/8 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="43" slack="0"/>
<pin id="1112" dir="0" index="1" bw="23" slack="0"/>
<pin id="1113" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="rhs_V_3_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="43" slack="0"/>
<pin id="1119" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/8 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln1192_17_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="43" slack="0"/>
<pin id="1123" dir="0" index="1" bw="46" slack="0"/>
<pin id="1124" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/8 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln1192_11_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="21" slack="1"/>
<pin id="1129" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sext_ln1192_12_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="28" slack="1"/>
<pin id="1132" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/8 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="mul_ln1192_7_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="28" slack="0"/>
<pin id="1135" dir="0" index="1" bw="21" slack="0"/>
<pin id="1136" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/8 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="ret_V_47_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="46" slack="0"/>
<pin id="1141" dir="0" index="1" bw="41" slack="0"/>
<pin id="1142" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_47/8 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="trunc_ln708_10_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="0"/>
<pin id="1147" dir="0" index="1" bw="46" slack="0"/>
<pin id="1148" dir="0" index="2" bw="6" slack="0"/>
<pin id="1149" dir="0" index="3" bw="7" slack="0"/>
<pin id="1150" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/8 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sext_ln1253_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="12" slack="1"/>
<pin id="1157" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/8 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="r_V_22_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="12" slack="0"/>
<pin id="1161" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/8 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="sext_ln1118_16_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="24" slack="1"/>
<pin id="1166" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/8 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_11_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="23" slack="0"/>
<pin id="1169" dir="0" index="1" bw="13" slack="0"/>
<pin id="1170" dir="0" index="2" bw="1" slack="0"/>
<pin id="1171" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sext_ln700_5_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="23" slack="0"/>
<pin id="1177" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/8 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln703_6_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="13" slack="1"/>
<pin id="1181" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/8 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="ret_V_30_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="13" slack="0"/>
<pin id="1184" dir="0" index="1" bw="9" slack="0"/>
<pin id="1185" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/8 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln1118_19_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="14" slack="0"/>
<pin id="1190" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/8 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_4_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="62" slack="0"/>
<pin id="1194" dir="0" index="1" bw="12" slack="0"/>
<pin id="1195" dir="0" index="2" bw="1" slack="0"/>
<pin id="1196" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="rhs_V_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="62" slack="0"/>
<pin id="1202" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="ret_V_36_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="66" slack="1"/>
<pin id="1206" dir="0" index="1" bw="62" slack="0"/>
<pin id="1207" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/9 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="trunc_ln708_3_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="16" slack="0"/>
<pin id="1211" dir="0" index="1" bw="66" slack="0"/>
<pin id="1212" dir="0" index="2" bw="7" slack="0"/>
<pin id="1213" dir="0" index="3" bw="8" slack="0"/>
<pin id="1214" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/9 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="ret_V_39_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="56" slack="1"/>
<pin id="1222" dir="0" index="1" bw="51" slack="0"/>
<pin id="1223" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/9 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="trunc_ln708_6_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="0"/>
<pin id="1227" dir="0" index="1" bw="56" slack="0"/>
<pin id="1228" dir="0" index="2" bw="7" slack="0"/>
<pin id="1229" dir="0" index="3" bw="7" slack="0"/>
<pin id="1230" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/9 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sext_ln728_5_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="12" slack="1"/>
<pin id="1238" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/9 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_10_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="43" slack="0"/>
<pin id="1241" dir="0" index="1" bw="23" slack="0"/>
<pin id="1242" dir="0" index="2" bw="1" slack="0"/>
<pin id="1243" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="rhs_V_4_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="43" slack="0"/>
<pin id="1248" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/9 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln1192_19_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="43" slack="0"/>
<pin id="1252" dir="0" index="1" bw="46" slack="1"/>
<pin id="1253" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/9 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="ret_V_42_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="46" slack="0"/>
<pin id="1257" dir="0" index="1" bw="41" slack="0"/>
<pin id="1258" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/9 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="trunc_ln708_9_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="0"/>
<pin id="1263" dir="0" index="1" bw="46" slack="0"/>
<pin id="1264" dir="0" index="2" bw="6" slack="0"/>
<pin id="1265" dir="0" index="3" bw="7" slack="0"/>
<pin id="1266" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/9 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="sext_ln1118_20_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="39" slack="1"/>
<pin id="1274" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/9 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="sext_ln1192_13_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="12" slack="1"/>
<pin id="1277" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/9 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="mul_ln1192_9_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="39" slack="0"/>
<pin id="1280" dir="0" index="1" bw="12" slack="0"/>
<pin id="1281" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/9 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="ret_V_50_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="46" slack="0"/>
<pin id="1286" dir="0" index="1" bw="41" slack="0"/>
<pin id="1287" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_50/9 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="trunc_ln708_15_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="16" slack="0"/>
<pin id="1292" dir="0" index="1" bw="46" slack="0"/>
<pin id="1293" dir="0" index="2" bw="6" slack="0"/>
<pin id="1294" dir="0" index="3" bw="7" slack="0"/>
<pin id="1295" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/9 "/>
</bind>
</comp>

<comp id="1301" class="1007" name="grp_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="0"/>
<pin id="1303" dir="0" index="1" bw="26" slack="0"/>
<pin id="1304" dir="0" index="2" bw="26" slack="0"/>
<pin id="1305" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/1 ret_V_32/1 "/>
</bind>
</comp>

<comp id="1310" class="1007" name="mul_ln1192_4_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="0"/>
<pin id="1312" dir="0" index="1" bw="16" slack="0"/>
<pin id="1313" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/1 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="r_V_9_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="0"/>
<pin id="1318" dir="0" index="1" bw="16" slack="0"/>
<pin id="1319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="1322" class="1007" name="grp_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="16" slack="0"/>
<pin id="1324" dir="0" index="1" bw="26" slack="0"/>
<pin id="1325" dir="0" index="2" bw="26" slack="0"/>
<pin id="1326" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/1 ret_V_27/1 "/>
</bind>
</comp>

<comp id="1330" class="1007" name="r_V_1_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="16" slack="0"/>
<pin id="1332" dir="0" index="1" bw="16" slack="0"/>
<pin id="1333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="1336" class="1007" name="grp_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="16" slack="0"/>
<pin id="1338" dir="0" index="1" bw="16" slack="0"/>
<pin id="1339" dir="0" index="2" bw="27" slack="0"/>
<pin id="1340" dir="0" index="3" bw="27" slack="0"/>
<pin id="1341" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193_2/2 sext_ln1193_1/2 ret_V_41/2 ret_V_17/2 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="mul_ln700_3_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="1"/>
<pin id="1348" dir="0" index="1" bw="26" slack="0"/>
<pin id="1349" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/2 "/>
</bind>
</comp>

<comp id="1352" class="1007" name="mul_ln728_4_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="16" slack="1"/>
<pin id="1354" dir="0" index="1" bw="26" slack="0"/>
<pin id="1355" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_4/2 "/>
</bind>
</comp>

<comp id="1358" class="1007" name="grp_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="1"/>
<pin id="1360" dir="0" index="1" bw="16" slack="1"/>
<pin id="1361" dir="0" index="2" bw="26" slack="0"/>
<pin id="1362" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_48/2 "/>
</bind>
</comp>

<comp id="1365" class="1007" name="r_V_21_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="16" slack="0"/>
<pin id="1367" dir="0" index="1" bw="25" slack="0"/>
<pin id="1368" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/3 "/>
</bind>
</comp>

<comp id="1372" class="1007" name="mul_ln1192_1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="16" slack="0"/>
<pin id="1374" dir="0" index="1" bw="26" slack="0"/>
<pin id="1375" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/4 "/>
</bind>
</comp>

<comp id="1378" class="1007" name="grp_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="16" slack="1"/>
<pin id="1380" dir="0" index="1" bw="26" slack="0"/>
<pin id="1381" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1382" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/5 add_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1385" class="1007" name="mul_ln1118_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="17" slack="0"/>
<pin id="1387" dir="0" index="1" bw="17" slack="0"/>
<pin id="1388" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/6 "/>
</bind>
</comp>

<comp id="1391" class="1007" name="grp_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="12" slack="0"/>
<pin id="1393" dir="0" index="1" bw="12" slack="0"/>
<pin id="1394" dir="0" index="2" bw="24" slack="0"/>
<pin id="1395" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_17/6 ret_V_3/6 "/>
</bind>
</comp>

<comp id="1399" class="1007" name="grp_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="12" slack="0"/>
<pin id="1401" dir="0" index="1" bw="13" slack="0"/>
<pin id="1402" dir="0" index="2" bw="13" slack="0"/>
<pin id="1403" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_10/6 sext_ln1118_3/6 r_V_2/6 "/>
</bind>
</comp>

<comp id="1407" class="1007" name="grp_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="12" slack="0"/>
<pin id="1409" dir="0" index="1" bw="22" slack="0"/>
<pin id="1410" dir="0" index="2" bw="22" slack="0"/>
<pin id="1411" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/6 ret_V_38/6 "/>
</bind>
</comp>

<comp id="1415" class="1007" name="r_V_5_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="16" slack="0"/>
<pin id="1417" dir="0" index="1" bw="27" slack="0"/>
<pin id="1418" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/6 "/>
</bind>
</comp>

<comp id="1421" class="1007" name="grp_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="12" slack="0"/>
<pin id="1423" dir="0" index="1" bw="16" slack="0"/>
<pin id="1424" dir="0" index="2" bw="24" slack="0"/>
<pin id="1425" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1192_15/6 sext_ln1192_14/6 ret_V_15/6 "/>
</bind>
</comp>

<comp id="1429" class="1007" name="mul_ln728_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="16" slack="0"/>
<pin id="1431" dir="0" index="1" bw="25" slack="0"/>
<pin id="1432" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/7 "/>
</bind>
</comp>

<comp id="1436" class="1007" name="grp_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="12" slack="0"/>
<pin id="1438" dir="0" index="1" bw="12" slack="0"/>
<pin id="1439" dir="0" index="2" bw="21" slack="0"/>
<pin id="1440" dir="0" index="3" bw="21" slack="0"/>
<pin id="1441" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/7 sext_ln1192_16/7 mul_ln1192_10/7 ret_V_20/7 "/>
</bind>
</comp>

<comp id="1446" class="1007" name="grp_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="12" slack="0"/>
<pin id="1448" dir="0" index="1" bw="12" slack="0"/>
<pin id="1449" dir="0" index="2" bw="27" slack="0"/>
<pin id="1450" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_20/7 sext_ln1118_15/7 ret_V_45/7 "/>
</bind>
</comp>

<comp id="1455" class="1007" name="r_V_23_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="12" slack="0"/>
<pin id="1457" dir="0" index="1" bw="12" slack="0"/>
<pin id="1458" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/7 "/>
</bind>
</comp>

<comp id="1461" class="1007" name="mul_ln728_1_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="16" slack="7"/>
<pin id="1463" dir="0" index="1" bw="26" slack="0"/>
<pin id="1464" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/8 "/>
</bind>
</comp>

<comp id="1467" class="1007" name="mul_ln728_2_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="12" slack="0"/>
<pin id="1469" dir="0" index="1" bw="23" slack="0"/>
<pin id="1470" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_2/8 "/>
</bind>
</comp>

<comp id="1474" class="1007" name="grp_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="23" slack="0"/>
<pin id="1476" dir="0" index="1" bw="24" slack="0"/>
<pin id="1477" dir="0" index="2" bw="14" slack="0"/>
<pin id="1478" dir="1" index="3" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_26/8 sext_ln1118_18/8 r_V_16/8 "/>
</bind>
</comp>

<comp id="1482" class="1007" name="mul_ln728_3_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="12" slack="0"/>
<pin id="1484" dir="0" index="1" bw="23" slack="0"/>
<pin id="1485" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_3/9 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="p_Val2_s_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="16" slack="1"/>
<pin id="1491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1496" class="1005" name="p_Val2_11_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="1"/>
<pin id="1498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="sext_ln728_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="26" slack="1"/>
<pin id="1506" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="p_Val2_1_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="16" slack="1"/>
<pin id="1513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="sext_ln727_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="26" slack="1"/>
<pin id="1521" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="trunc_ln_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="1"/>
<pin id="1526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1529" class="1005" name="p_Val2_2_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="16" slack="1"/>
<pin id="1531" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="p_Val2_3_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="16" slack="1"/>
<pin id="1537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="sext_ln728_1_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="26" slack="4"/>
<pin id="1550" dir="1" index="1" bw="26" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="mul_ln1192_4_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="26" slack="1"/>
<pin id="1556" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="r_V_9_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="1"/>
<pin id="1562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="ret_V_27_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="26" slack="1"/>
<pin id="1567" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_27 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="r_V_1_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="lhs_V_5_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="17" slack="4"/>
<pin id="1577" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="ret_V_17_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="27" slack="1"/>
<pin id="1582" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_17 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="trunc_ln708_s_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="16" slack="1"/>
<pin id="1587" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1590" class="1005" name="r_V_14_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="51" slack="1"/>
<pin id="1592" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="trunc_ln708_14_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="16" slack="1"/>
<pin id="1597" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="trunc_ln708_1_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="16" slack="1"/>
<pin id="1602" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="r_V_6_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="52" slack="1"/>
<pin id="1607" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="trunc_ln708_11_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="15" slack="1"/>
<pin id="1612" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="trunc_ln708_13_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="1"/>
<pin id="1617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="mul_ln1192_1_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="26" slack="1"/>
<pin id="1622" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="p_5_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="12" slack="2"/>
<pin id="1627" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="trunc_ln708_8_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="16" slack="1"/>
<pin id="1632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="p_2_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="12" slack="3"/>
<pin id="1637" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="p_s_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="12" slack="1"/>
<pin id="1642" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1645" class="1005" name="trunc_ln708_2_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="16" slack="1"/>
<pin id="1647" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="p_Val2_6_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="12" slack="1"/>
<pin id="1652" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="p_Val2_s_28_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="12" slack="1"/>
<pin id="1657" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_28 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="p_7_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="12" slack="1"/>
<pin id="1662" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="mul_ln1118_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="1"/>
<pin id="1667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="ret_V_3_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="24" slack="1"/>
<pin id="1673" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="r_V_2_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="26" slack="1"/>
<pin id="1678" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="ret_V_38_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="22" slack="1"/>
<pin id="1683" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_38 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="p_6_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="12" slack="1"/>
<pin id="1688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="r_V_5_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="27" slack="1"/>
<pin id="1695" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="ret_V_15_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="24" slack="1"/>
<pin id="1700" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="p_9_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="12" slack="1"/>
<pin id="1705" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="p_1_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="12" slack="1"/>
<pin id="1710" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="ret_V_44_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="17" slack="1"/>
<pin id="1715" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_44 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="p_Val2_8_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="12" slack="1"/>
<pin id="1720" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="p_Val2_7_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="12" slack="1"/>
<pin id="1725" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="mul_ln700_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="62" slack="1"/>
<pin id="1730" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="add_ln1192_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="17" slack="1"/>
<pin id="1735" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="r_V_4_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="50" slack="1"/>
<pin id="1740" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="sub_ln1192_1_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="46" slack="1"/>
<pin id="1745" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_1 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="ret_V_20_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="21" slack="1"/>
<pin id="1750" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="ret_V_24_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="28" slack="1"/>
<pin id="1755" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_24 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="p_Val2_9_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="12" slack="1"/>
<pin id="1760" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="r_V_23_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="24" slack="1"/>
<pin id="1765" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="ret_V_49_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="13" slack="1"/>
<pin id="1770" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_49 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="mul_ln700_1_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="66" slack="1"/>
<pin id="1775" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="mul_ln1192_3_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="56" slack="1"/>
<pin id="1780" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="add_ln1192_17_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="46" slack="1"/>
<pin id="1785" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_17 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="p_8_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="12" slack="1"/>
<pin id="1790" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="trunc_ln708_10_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="16" slack="1"/>
<pin id="1795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="r_V_16_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="39" slack="1"/>
<pin id="1800" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="p_0_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="12" slack="1"/>
<pin id="1805" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="234"><net_src comp="16" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="222" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="222" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="222" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="222" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="222" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="12" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="14" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="14" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="12" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="396"><net_src comp="14" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="12" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="14" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="12" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="430"><net_src comp="18" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="230" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="20" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="22" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="230" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="434" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="18" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="230" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="28" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="448" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="32" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="448" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="485"><net_src comp="18" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="230" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="495"><net_src comp="18" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="230" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="502"><net_src comp="424" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="230" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="54" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="503" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="58" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="38" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="40" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="537"><net_src comp="527" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="541"><net_src comp="448" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="513" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="64" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="462" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="38" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="40" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="42" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="564"><net_src comp="554" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="576"><net_src comp="32" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="34" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="32" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="34" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="578" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="583" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="70" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="608"><net_src comp="38" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="596" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="40" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="612"><net_src comp="602" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="617"><net_src comp="72" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="38" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="40" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="42" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="628"><net_src comp="618" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="82" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="34" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="635" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="82" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="34" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="654" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="648" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="673"><net_src comp="86" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="88" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="90" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="38" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="40" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="694"><net_src comp="42" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="695" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="94" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="96" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="707" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="701" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="726"><net_src comp="86" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="88" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="90" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="98" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="747"><net_src comp="742" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="752"><net_src comp="748" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="759"><net_src comp="102" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="40" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="761"><net_src comp="104" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="769"><net_src comp="762" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="106" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="108" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="110" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="112" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="116" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="799"><net_src comp="108" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="110" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="112" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="806"><net_src comp="803" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="811"><net_src comp="120" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="38" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="807" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="40" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="42" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="826"><net_src comp="122" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="827"><net_src comp="822" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="835"><net_src comp="828" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="124" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="831" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="128" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="863"><net_src comp="851" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="878"><net_src comp="132" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="134" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="883"><net_src comp="873" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="880" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="870" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="900"><net_src comp="864" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="906"><net_src comp="142" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="144" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="913"><net_src comp="146" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="148" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="918"><net_src comp="908" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="901" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="150" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="942"><net_src comp="931" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="935" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="950"><net_src comp="370" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="944" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="152" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="154" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="963" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="971" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="968" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="984" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1001"><net_src comp="158" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="96" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1006"><net_src comp="996" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="990" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1027"><net_src comp="164" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="34" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1032"><net_src comp="1022" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="166" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="34" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1043"><net_src comp="1033" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1053"><net_src comp="1044" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="168" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1061"><net_src comp="388" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1069"><net_src comp="1058" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1093"><net_src comp="1083" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1086" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1100"><net_src comp="172" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="96" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1106"><net_src comp="1095" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1115"><net_src comp="176" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="96" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1120"><net_src comp="1110" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1102" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1137"><net_src comp="1130" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1127" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="178" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1151"><net_src comp="180" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1153"><net_src comp="182" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1154"><net_src comp="184" pin="0"/><net_sink comp="1145" pin=3"/></net>

<net id="1162"><net_src comp="186" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1155" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1172"><net_src comp="188" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="1158" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1174"><net_src comp="34" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1178"><net_src comp="1167" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1186"><net_src comp="1179" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="190" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1191"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1197"><net_src comp="212" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="415" pin="4"/><net_sink comp="1192" pin=1"/></net>

<net id="1199"><net_src comp="214" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1203"><net_src comp="1192" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1215"><net_src comp="216" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="1204" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1217"><net_src comp="218" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1218"><net_src comp="220" pin="0"/><net_sink comp="1209" pin=3"/></net>

<net id="1219"><net_src comp="1209" pin="4"/><net_sink comp="236" pin=2"/></net>

<net id="1224"><net_src comp="224" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1231"><net_src comp="108" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="1220" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1233"><net_src comp="110" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1234"><net_src comp="112" pin="0"/><net_sink comp="1225" pin=3"/></net>

<net id="1235"><net_src comp="1225" pin="4"/><net_sink comp="243" pin=2"/></net>

<net id="1244"><net_src comp="176" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="96" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1249"><net_src comp="1239" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1254"><net_src comp="1246" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1259"><net_src comp="1250" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="226" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1267"><net_src comp="180" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="1255" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1269"><net_src comp="182" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1270"><net_src comp="184" pin="0"/><net_sink comp="1261" pin=3"/></net>

<net id="1271"><net_src comp="1261" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="1282"><net_src comp="1272" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="1275" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1288"><net_src comp="1278" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="228" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1296"><net_src comp="180" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="182" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="184" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1300"><net_src comp="1290" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="1306"><net_src comp="444" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1307"><net_src comp="36" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1308"><net_src comp="462" pin="3"/><net_sink comp="1301" pin=2"/></net>

<net id="1309"><net_src comp="1301" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="1314"><net_src comp="499" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="499" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1320"><net_src comp="538" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="538" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1327"><net_src comp="458" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="66" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="68" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1334"><net_src comp="568" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="568" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1342"><net_src comp="629" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="565" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1344"><net_src comp="74" pin="0"/><net_sink comp="1336" pin=2"/></net>

<net id="1345"><net_src comp="76" pin="0"/><net_sink comp="1336" pin=3"/></net>

<net id="1350"><net_src comp="80" pin="0"/><net_sink comp="1346" pin=1"/></net>

<net id="1351"><net_src comp="1346" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="1356"><net_src comp="84" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1357"><net_src comp="1352" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="1363"><net_src comp="92" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1364"><net_src comp="1358" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="1369"><net_src comp="730" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="100" pin="0"/><net_sink comp="1365" pin=1"/></net>

<net id="1371"><net_src comp="1365" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="1376"><net_src comp="781" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="114" pin="0"/><net_sink comp="1372" pin=1"/></net>

<net id="1383"><net_src comp="118" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1384"><net_src comp="1378" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="1389"><net_src comp="837" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="841" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1396"><net_src comp="845" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1397"><net_src comp="845" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1398"><net_src comp="126" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1404"><net_src comp="857" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1405"><net_src comp="130" pin="0"/><net_sink comp="1399" pin=1"/></net>

<net id="1406"><net_src comp="860" pin="1"/><net_sink comp="1399" pin=2"/></net>

<net id="1412"><net_src comp="890" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="136" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1414"><net_src comp="884" pin="2"/><net_sink comp="1407" pin=2"/></net>

<net id="1419"><net_src comp="867" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="138" pin="0"/><net_sink comp="1415" pin=1"/></net>

<net id="1426"><net_src comp="893" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1427"><net_src comp="864" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1428"><net_src comp="140" pin="0"/><net_sink comp="1421" pin=2"/></net>

<net id="1433"><net_src comp="981" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1434"><net_src comp="156" pin="0"/><net_sink comp="1429" pin=1"/></net>

<net id="1435"><net_src comp="1429" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1442"><net_src comp="1019" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1443"><net_src comp="1016" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1444"><net_src comp="160" pin="0"/><net_sink comp="1436" pin=2"/></net>

<net id="1445"><net_src comp="162" pin="0"/><net_sink comp="1436" pin=3"/></net>

<net id="1451"><net_src comp="1013" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1452"><net_src comp="1013" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="1453"><net_src comp="1029" pin="1"/><net_sink comp="1446" pin=2"/></net>

<net id="1454"><net_src comp="1446" pin="3"/><net_sink comp="1044" pin=1"/></net>

<net id="1459"><net_src comp="1055" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1460"><net_src comp="1055" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1465"><net_src comp="170" pin="0"/><net_sink comp="1461" pin=1"/></net>

<net id="1466"><net_src comp="1461" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1471"><net_src comp="1107" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="174" pin="0"/><net_sink comp="1467" pin=1"/></net>

<net id="1473"><net_src comp="1467" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1479"><net_src comp="1175" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1480"><net_src comp="1164" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1481"><net_src comp="1188" pin="1"/><net_sink comp="1474" pin=2"/></net>

<net id="1486"><net_src comp="1236" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="174" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1488"><net_src comp="1482" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1492"><net_src comp="424" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1495"><net_src comp="1489" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1499"><net_src comp="434" pin="4"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1502"><net_src comp="1496" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1503"><net_src comp="1496" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1507"><net_src comp="444" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1514"><net_src comp="448" pin="4"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1517"><net_src comp="1511" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1518"><net_src comp="1511" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1522"><net_src comp="458" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1527"><net_src comp="470" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1532"><net_src comp="479" pin="4"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1538"><net_src comp="489" pin="4"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1542"><net_src comp="1535" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1543"><net_src comp="1535" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1544"><net_src comp="1535" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1545"><net_src comp="1535" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1546"><net_src comp="1535" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1547"><net_src comp="1535" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1551"><net_src comp="499" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1557"><net_src comp="1310" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1563"><net_src comp="1316" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1568"><net_src comp="1322" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1573"><net_src comp="1330" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1578"><net_src comp="629" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1583"><net_src comp="1336" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1588"><net_src comp="667" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1593"><net_src comp="680" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1598"><net_src comp="686" pin="4"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1603"><net_src comp="720" pin="4"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1608"><net_src comp="736" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1613"><net_src comp="753" pin="4"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1618"><net_src comp="771" pin="4"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1623"><net_src comp="1372" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1628"><net_src comp="271" pin="4"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1633"><net_src comp="793" pin="4"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1638"><net_src comp="280" pin="4"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1643"><net_src comp="289" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1648"><net_src comp="812" pin="4"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1653"><net_src comp="298" pin="4"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1658"><net_src comp="307" pin="4"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1663"><net_src comp="316" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1668"><net_src comp="1385" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1674"><net_src comp="1391" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1679"><net_src comp="1399" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1684"><net_src comp="1407" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1689"><net_src comp="325" pin="4"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1692"><net_src comp="1686" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1696"><net_src comp="1415" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1701"><net_src comp="1421" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1706"><net_src comp="334" pin="4"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1711"><net_src comp="343" pin="4"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1716"><net_src comp="896" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1721"><net_src comp="352" pin="4"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1726"><net_src comp="361" pin="4"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1731"><net_src comp="938" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1736"><net_src comp="957" pin="2"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1741"><net_src comp="975" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1746"><net_src comp="1007" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1751"><net_src comp="1436" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1756"><net_src comp="1049" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1761"><net_src comp="379" pin="4"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1766"><net_src comp="1455" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1771"><net_src comp="1065" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1776"><net_src comp="1077" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1781"><net_src comp="1089" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1786"><net_src comp="1121" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1791"><net_src comp="397" pin="4"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1796"><net_src comp="1145" pin="4"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1801"><net_src comp="1474" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1806"><net_src comp="406" pin="4"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1275" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {9 }
	Port: y_1_V | {9 }
	Port: y_2_V | {9 }
	Port: y_3_V | {9 }
	Port: y_4_V | {9 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 8 9 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		sext_ln728 : 1
		sext_ln727 : 1
		lhs_V_1 : 1
		mul_ln1193 : 2
		ret_V_32 : 3
		trunc_ln : 4
		sext_ln728_1 : 1
		mul_ln1192_4 : 2
		trunc_ln1118_1 : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		p_5 : 4
		r_V_8 : 1
		r_V_9 : 2
		add_ln1192_30 : 2
		add_ln1192_28 : 3
		trunc_ln708_12 : 4
		p_2 : 5
		mul_ln703_1 : 2
		ret_V_27 : 3
	State 2
		r_V_1 : 1
		add_ln1192_8 : 1
		sub_ln1192 : 2
		ret_V_37 : 3
		trunc_ln708_4 : 4
		p_Val2_s_28 : 5
		trunc_ln708_7 : 1
		p_7 : 2
		sub_ln1193_2 : 1
		sext_ln1193_1 : 2
		ret_V_41 : 3
		ret_V_17 : 4
		mul_ln700_2 : 1
		shl_ln1 : 1
		add_ln700 : 2
		rhs_V_5 : 1
		ret_V_43 : 3
		trunc_ln708_s : 4
		r_V_14 : 1
		ret_V_48 : 1
		trunc_ln708_14 : 2
	State 3
		mul_ln1192 : 1
		ret_V_33 : 2
		trunc_ln708_1 : 3
		r_V_6 : 1
		p_9 : 1
		p_Val2_8 : 1
		r_V_21 : 1
		trunc_ln708_11 : 2
		r_V_24 : 1
		trunc_ln708_13 : 2
	State 4
		mul_ln1192_1 : 1
		r_V_19 : 1
		trunc_ln708_8 : 2
		p_Val2_9 : 1
	State 5
		add_ln1192_4 : 1
		ret_V_35 : 2
		trunc_ln708_2 : 3
		p_0 : 1
	State 6
		ret_V : 1
		sext_ln1118_1 : 2
		sext_ln1118_2 : 2
		mul_ln1118 : 3
		r_V_17 : 1
		ret_V_3 : 2
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116_2 : 2
		sext_ln1118_3 : 2
		r_V_2 : 3
		sext_ln1118_8 : 1
		r_V_18 : 2
		mul_ln703 : 1
		ret_V_38 : 3
		r_V_5 : 1
		add_ln1192_15 : 1
		sext_ln1192_14 : 2
		ret_V_15 : 3
		ret_V_44 : 1
	State 7
		sext_ln1118 : 1
		sub_ln1193 : 2
		ret_V_1 : 3
		sext_ln700 : 4
		mul_ln700 : 5
		sext_ln1192_3 : 1
		ret_V_34 : 2
		add_ln1192 : 3
		sext_ln1118_11 : 1
		r_V_4 : 2
		mul_ln1192_5 : 1
		mul_ln728 : 1
		lhs_V_4 : 2
		sext_ln1192_10 : 3
		sub_ln1192_1 : 4
		add_ln1192_22 : 1
		sext_ln1192_16 : 2
		mul_ln1192_10 : 3
		ret_V_20 : 4
		r_V_20 : 1
		sext_ln1118_15 : 2
		sext_ln728_7 : 1
		ret_V_45 : 3
		sext_ln1192_17 : 1
		ret_V_46 : 4
		ret_V_24 : 5
		r_V_23 : 1
		sext_ln703_4 : 1
		ret_V_49 : 2
	State 8
		mul_ln700_1 : 1
		mul_ln1192_3 : 1
		rhs_V_2 : 1
		add_ln1192_16 : 2
		mul_ln728_2 : 1
		tmp : 2
		rhs_V_3 : 3
		add_ln1192_17 : 4
		mul_ln1192_7 : 1
		ret_V_47 : 2
		trunc_ln708_10 : 3
		r_V_22 : 1
		tmp_11 : 2
		sext_ln700_5 : 3
		ret_V_26 : 4
		ret_V_30 : 1
		sext_ln1118_18 : 5
		sext_ln1118_19 : 2
		r_V_16 : 6
	State 9
		tmp_4 : 1
		rhs_V : 2
		ret_V_36 : 3
		trunc_ln708_3 : 4
		write_ln50 : 5
		trunc_ln708_6 : 1
		write_ln51 : 2
		mul_ln728_3 : 1
		tmp_10 : 2
		rhs_V_4 : 3
		add_ln1192_19 : 4
		ret_V_42 : 5
		trunc_ln708_9 : 6
		write_ln52 : 7
		mul_ln1192_9 : 1
		ret_V_50 : 2
		trunc_ln708_15 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334 |    1    |  3.618  |   751   |   1311  |
|   call   | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406 |    1    |  3.618  |   751   |   1311  |
|          | grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415 |    1    |  3.618  |   751   |   1311  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            add_ln1192_7_fu_521           |    0    |    0    |    0    |    33   |
|          |           add_ln1192_30_fu_542           |    0    |    0    |    0    |    26   |
|          |           add_ln1192_28_fu_548           |    0    |    0    |    0    |    26   |
|          |            add_ln1192_8_fu_578           |    0    |    0    |    0    |    33   |
|          |              ret_V_37_fu_596             |    0    |    0    |    0    |    26   |
|          |              ret_V_40_fu_613             |    0    |    0    |    0    |    33   |
|          |             add_ln700_fu_648             |    0    |    0    |    0    |    26   |
|          |              ret_V_43_fu_661             |    0    |    0    |    0    |    26   |
|          |              ret_V_33_fu_714             |    0    |    0    |    0    |    43   |
|          |             add_ln703_fu_742             |    0    |    0    |    0    |    23   |
|          |            add_ln703_1_fu_748            |    0    |    0    |    0    |    23   |
|          |              ret_V_35_fu_807             |    0    |    0    |    0    |    33   |
|          |            add_ln703_2_fu_822            |    0    |    0    |    0    |    23   |
|          |               ret_V_fu_831               |    0    |    0    |    0    |    23   |
|    add   |              ret_V_8_fu_851              |    0    |    0    |    0    |    19   |
|          |               r_V_18_fu_884              |    0    |    0    |    0    |    28   |
|          |              ret_V_44_fu_896             |    0    |    0    |    0    |    23   |
|          |              ret_V_1_fu_925              |    0    |    0    |    0    |    26   |
|          |             add_ln1192_fu_957            |    0    |    0    |    0    |    26   |
|          |              ret_V_12_fu_963             |    0    |    0    |    0    |    29   |
|          |             ret_V_46_fu_1044             |    0    |    0    |    0    |    26   |
|          |             ret_V_24_fu_1049             |    0    |    0    |    0    |    26   |
|          |           add_ln1192_16_fu_1102          |    0    |    0    |    0    |    26   |
|          |           add_ln1192_17_fu_1121          |    0    |    0    |    0    |    26   |
|          |             ret_V_47_fu_1139             |    0    |    0    |    0    |    53   |
|          |             ret_V_30_fu_1182             |    0    |    0    |    0    |    20   |
|          |             ret_V_39_fu_1220             |    0    |    0    |    0    |    63   |
|          |           add_ln1192_19_fu_1250          |    0    |    0    |    0    |    26   |
|          |             ret_V_42_fu_1255             |    0    |    0    |    0    |    26   |
|          |             ret_V_50_fu_1284             |    0    |    0    |    0    |    53   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            mul_ln700_2_fu_635            |    2    |    0    |    0    |    20   |
|          |               r_V_14_fu_680              |    2    |    0    |    0    |    50   |
|          |             mul_ln1192_fu_701            |    2    |    0    |    0    |    20   |
|          |               r_V_6_fu_736               |    2    |    0    |    0    |    45   |
|          |               r_V_24_fu_765              |    3    |    0    |    0    |    28   |
|          |               r_V_19_fu_787              |    3    |    0    |    0    |    29   |
|          |             mul_ln700_fu_938             |    3    |    0    |    0    |    27   |
|          |               r_V_4_fu_975               |    2    |    0    |    0    |    50   |
|          |            mul_ln1192_5_fu_990           |    2    |    0    |    0    |    45   |
|          |            mul_ln700_1_fu_1077           |    3    |    0    |    0    |    41   |
|          |           mul_ln1192_3_fu_1089           |    3    |    0    |    0    |    21   |
|          |           mul_ln1192_7_fu_1133           |    2    |    0    |    0    |    40   |
|          |           mul_ln1192_9_fu_1278           |    2    |    0    |    0    |    27   |
|    mul   |           mul_ln1192_4_fu_1310           |    1    |    0    |    0    |    0    |
|          |               r_V_9_fu_1316              |    1    |    0    |    0    |    0    |
|          |               r_V_1_fu_1330              |    1    |    0    |    0    |    0    |
|          |            mul_ln700_3_fu_1346           |    1    |    0    |    0    |    0    |
|          |            mul_ln728_4_fu_1352           |    1    |    0    |    0    |    0    |
|          |              r_V_21_fu_1365              |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_1_fu_1372           |    1    |    0    |    0    |    0    |
|          |            mul_ln1118_fu_1385            |    1    |    0    |    0    |    0    |
|          |               r_V_5_fu_1415              |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1429            |    1    |    0    |    0    |    0    |
|          |              r_V_23_fu_1455              |    1    |    0    |    0    |    0    |
|          |            mul_ln728_1_fu_1461           |    1    |    0    |    0    |    0    |
|          |            mul_ln728_2_fu_1467           |    1    |    0    |    0    |    0    |
|          |            mul_ln728_3_fu_1482           |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sub_ln1192_fu_590            |    0    |    0    |    0    |    26   |
|          |             sub_ln1193_fu_919            |    0    |    0    |    0    |    26   |
|          |              ret_V_34_fu_951             |    0    |    0    |    0    |    26   |
|    sub   |           sub_ln1192_1_fu_1007           |    0    |    0    |    0    |    53   |
|          |             ret_V_49_fu_1065             |    0    |    0    |    0    |    19   |
|          |              r_V_22_fu_1158              |    0    |    0    |    0    |    19   |
|          |             ret_V_36_fu_1204             |    0    |    0    |    0    |    73   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1301               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1322               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1358               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1378               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1391               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1407               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1446               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1399               |    1    |    0    |    0    |    0    |
|  addmul  |                grp_fu_1421               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1474               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| submuladd|                grp_fu_1336               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmuladd|                grp_fu_1436               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_230           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_236         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_243         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_250         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_257         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_264         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              p_Val2_s_fu_424             |    0    |    0    |    0    |    0    |
|          |             p_Val2_11_fu_434             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_448             |    0    |    0    |    0    |    0    |
|          |              trunc_ln_fu_470             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_479             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_489             |    0    |    0    |    0    |    0    |
|          |               tmp_8_fu_503               |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_527           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_12_fu_554          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_602           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_618           |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln708_s_fu_667           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_14_fu_686          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_720           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_11_fu_753          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_13_fu_771          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_793           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_812           |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_10_fu_1145          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1209          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_1225          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_1261          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_15_fu_1290          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln728_fu_444            |    0    |    0    |    0    |    0    |
|          |             sext_ln727_fu_458            |    0    |    0    |    0    |    0    |
|          |            sext_ln728_1_fu_499           |    0    |    0    |    0    |    0    |
|          |               r_V_8_fu_538               |    0    |    0    |    0    |    0    |
|          |            sext_ln1265_fu_565            |    0    |    0    |    0    |    0    |
|          |                r_V_fu_568                |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_629              |    0    |    0    |    0    |    0    |
|          |            sext_ln700_3_fu_632           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_6_fu_677           |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_695            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_698           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_730           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_3_fu_733           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_17_fu_762          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_781           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_14_fu_784          |    0    |    0    |    0    |    0    |
|          |             sext_ln708_fu_803            |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_828               |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_1_fu_837           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_841           |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_845            |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_848            |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_857           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_2_fu_860           |    0    |    0    |    0    |    0    |
|          |              rhs_V_6_fu_864              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_867           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_870           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_880           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_3_fu_890           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_893           |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_915            |    0    |    0    |    0    |    0    |
|          |             sext_ln700_fu_931            |    0    |    0    |    0    |    0    |
|          |            sext_ln700_1_fu_935           |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1192_2_fu_944           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_947           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_968           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_11_fu_971          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_10_fu_981          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_984           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_987           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_1003          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_12_fu_1013          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_4_fu_1016          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1019          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_7_fu_1029           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_17_fu_1040          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_5_fu_1055          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_4_fu_1058           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_5_fu_1062           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_4_fu_1071           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1074           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1083          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_1086          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_3_fu_1107           |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_1117             |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1127          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1130          |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_1155           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_16_fu_1164          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_5_fu_1175           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_6_fu_1179           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_19_fu_1188          |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1200              |    0    |    0    |    0    |    0    |
|          |           sext_ln728_5_fu_1236           |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1246             |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_20_fu_1272          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1275          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              lhs_V_1_fu_462              |    0    |    0    |    0    |    0    |
|          |           trunc_ln1118_1_fu_513          |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_571              |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_583              |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_641              |    0    |    0    |    0    |    0    |
|          |              rhs_V_5_fu_654              |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_707              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_2_fu_873           |    0    |    0    |    0    |    0    |
|bitconcatenate|               shl_ln_fu_901              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_1_fu_908           |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_996              |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_1022             |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_1033              |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_1095             |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1110               |    0    |    0    |    0    |    0    |
|          |              tmp_11_fu_1167              |    0    |    0    |    0    |    0    |
|          |               tmp_4_fu_1192              |    0    |    0    |    0    |    0    |
|          |              tmp_10_fu_1239              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    74   |  61.506 |  12767  |  23865  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_17_reg_1783|   46   |
|  add_ln1192_reg_1733  |   17   |
|    lhs_V_5_reg_1575   |   17   |
|  mul_ln1118_reg_1665  |   32   |
| mul_ln1192_1_reg_1620 |   26   |
| mul_ln1192_3_reg_1778 |   56   |
| mul_ln1192_4_reg_1554 |   26   |
|  mul_ln700_1_reg_1773 |   66   |
|   mul_ln700_reg_1728  |   62   |
|      p_0_reg_1803     |   12   |
|      p_1_reg_1708     |   12   |
|      p_2_reg_1635     |   12   |
|      p_5_reg_1625     |   12   |
|      p_6_reg_1686     |   12   |
|      p_7_reg_1660     |   12   |
|      p_8_reg_1788     |   12   |
|      p_9_reg_1703     |   12   |
|   p_Val2_11_reg_1496  |   16   |
|   p_Val2_1_reg_1511   |   16   |
|   p_Val2_2_reg_1529   |   16   |
|   p_Val2_3_reg_1535   |   16   |
|   p_Val2_6_reg_1650   |   12   |
|   p_Val2_7_reg_1723   |   12   |
|   p_Val2_8_reg_1718   |   12   |
|   p_Val2_9_reg_1758   |   12   |
|  p_Val2_s_28_reg_1655 |   12   |
|   p_Val2_s_reg_1489   |   16   |
|      p_s_reg_1640     |   12   |
|    r_V_14_reg_1590    |   51   |
|    r_V_16_reg_1798    |   39   |
|     r_V_1_reg_1570    |   32   |
|    r_V_23_reg_1763    |   24   |
|     r_V_2_reg_1676    |   26   |
|     r_V_4_reg_1738    |   50   |
|     r_V_5_reg_1693    |   27   |
|     r_V_6_reg_1605    |   52   |
|     r_V_9_reg_1560    |   32   |
|   ret_V_15_reg_1698   |   24   |
|   ret_V_17_reg_1580   |   27   |
|   ret_V_20_reg_1748   |   21   |
|   ret_V_24_reg_1753   |   28   |
|   ret_V_27_reg_1565   |   26   |
|   ret_V_38_reg_1681   |   22   |
|    ret_V_3_reg_1671   |   24   |
|   ret_V_44_reg_1713   |   17   |
|   ret_V_49_reg_1768   |   13   |
|  sext_ln727_reg_1519  |   26   |
| sext_ln728_1_reg_1548 |   26   |
|  sext_ln728_reg_1504  |   26   |
| sub_ln1192_1_reg_1743 |   46   |
|trunc_ln708_10_reg_1793|   16   |
|trunc_ln708_11_reg_1610|   15   |
|trunc_ln708_13_reg_1615|   16   |
|trunc_ln708_14_reg_1595|   16   |
| trunc_ln708_1_reg_1600|   16   |
| trunc_ln708_2_reg_1645|   16   |
| trunc_ln708_8_reg_1630|   16   |
| trunc_ln708_s_reg_1585|   16   |
|   trunc_ln_reg_1524   |   16   |
+-----------------------+--------+
|         Total         |  1398  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1378 |  p0  |   2  |  16  |   32   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   32   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   74   |   61   |  12767 |  23865 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1398  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   74   |   62   |  14165 |  23874 |
+-----------+--------+--------+--------+--------+--------+
