
I2C_MASTER_SLAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000023c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003d0  080003d8  000103d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003d0  080003d0  000103d8  2**0
                  CONTENTS
  4 .ARM          00000000  080003d0  080003d0  000103d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003d0  080003d8  000103d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003d0  080003d0  000103d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003d4  080003d4  000103d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003d8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003d8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010408  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000461  00000000  00000000  0001044b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000160  00000000  00000000  000108ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000068  00000000  00000000  00010a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000044  00000000  00000000  00010a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001a1a  00000000  00000000  00010abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000629  00000000  00000000  000124d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000073b5  00000000  00000000  00012aff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000000dc  00000000  00000000  00019eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00019f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003b8 	.word	0x080003b8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080003b8 	.word	0x080003b8

080001d4 <delay>:
uint8_t get_len_of_data(void) {
    return (uint8_t)strlen(name_msg);
}

void delay(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 1000000; i++);
 80001da:	2300      	movs	r3, #0
 80001dc:	607b      	str	r3, [r7, #4]
 80001de:	e002      	b.n	80001e6 <delay+0x12>
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	3301      	adds	r3, #1
 80001e4:	607b      	str	r3, [r7, #4]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4a04      	ldr	r2, [pc, #16]	; (80001fc <delay+0x28>)
 80001ea:	4293      	cmp	r3, r2
 80001ec:	d9f8      	bls.n	80001e0 <delay+0xc>
}
 80001ee:	bf00      	nop
 80001f0:	bf00      	nop
 80001f2:	370c      	adds	r7, #12
 80001f4:	46bd      	mov	sp, r7
 80001f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fa:	4770      	bx	lr
 80001fc:	000f423f 	.word	0x000f423f

08000200 <main>:


int main(void) {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
    Clock_Config();
 8000204:	f000 f814 	bl	8000230 <Clock_Config>
    GPIO_Config();
 8000208:	f000 f84c 	bl	80002a4 <GPIO_Config>
    //NVIC_Config();

    while (1)
    {
        // Main loop does nothing as we rely on interrupts
    	LED = 1;
 800020c:	4a07      	ldr	r2, [pc, #28]	; (800022c <main+0x2c>)
 800020e:	6813      	ldr	r3, [r2, #0]
 8000210:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000214:	6013      	str	r3, [r2, #0]
    	delay();
 8000216:	f7ff ffdd 	bl	80001d4 <delay>
    	LED = 0;
 800021a:	4a04      	ldr	r2, [pc, #16]	; (800022c <main+0x2c>)
 800021c:	6813      	ldr	r3, [r2, #0]
 800021e:	f36f 23cb 	bfc	r3, #11, #1
 8000222:	6013      	str	r3, [r2, #0]
    	delay();
 8000224:	f7ff ffd6 	bl	80001d4 <delay>
    	LED = 1;
 8000228:	e7f0      	b.n	800020c <main+0xc>
 800022a:	bf00      	nop
 800022c:	40020414 	.word	0x40020414

08000230 <Clock_Config>:
 * FUNCTIONS
 */



void Clock_Config(void) {
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
    // Enable HSI (internal high speed clock)
    RCC->CR |= RCC_CR_HSION;
 8000234:	4b1a      	ldr	r3, [pc, #104]	; (80002a0 <Clock_Config+0x70>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a19      	ldr	r2, [pc, #100]	; (80002a0 <Clock_Config+0x70>)
 800023a:	f043 0301 	orr.w	r3, r3, #1
 800023e:	6013      	str	r3, [r2, #0]
    while (!(RCC->CR & RCC_CR_HSIRDY)); // Wait for HSI to be ready
 8000240:	bf00      	nop
 8000242:	4b17      	ldr	r3, [pc, #92]	; (80002a0 <Clock_Config+0x70>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f003 0302 	and.w	r3, r3, #2
 800024a:	2b00      	cmp	r3, #0
 800024c:	d0f9      	beq.n	8000242 <Clock_Config+0x12>

    // Select HSI as system clock source
    RCC->CFGR &= ~RCC_CFGR_SW; // clear
 800024e:	4b14      	ldr	r3, [pc, #80]	; (80002a0 <Clock_Config+0x70>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	4a13      	ldr	r2, [pc, #76]	; (80002a0 <Clock_Config+0x70>)
 8000254:	f023 0303 	bic.w	r3, r3, #3
 8000258:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_HSI; // set
 800025a:	4b11      	ldr	r3, [pc, #68]	; (80002a0 <Clock_Config+0x70>)
 800025c:	4a10      	ldr	r2, [pc, #64]	; (80002a0 <Clock_Config+0x70>)
 800025e:	689b      	ldr	r3, [r3, #8]
 8000260:	6093      	str	r3, [r2, #8]
    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI); // Wait till HSI is used as system clock source
 8000262:	bf00      	nop
 8000264:	4b0e      	ldr	r3, [pc, #56]	; (80002a0 <Clock_Config+0x70>)
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	f003 030c 	and.w	r3, r3, #12
 800026c:	2b00      	cmp	r3, #0
 800026e:	d1f9      	bne.n	8000264 <Clock_Config+0x34>

    // Enable clocks for GPIOB and I2C1
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000270:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <Clock_Config+0x70>)
 8000272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000274:	4a0a      	ldr	r2, [pc, #40]	; (80002a0 <Clock_Config+0x70>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800027c:	4b08      	ldr	r3, [pc, #32]	; (80002a0 <Clock_Config+0x70>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4a07      	ldr	r2, [pc, #28]	; (80002a0 <Clock_Config+0x70>)
 8000282:	f043 0302 	orr.w	r3, r3, #2
 8000286:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000288:	4b05      	ldr	r3, [pc, #20]	; (80002a0 <Clock_Config+0x70>)
 800028a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800028c:	4a04      	ldr	r2, [pc, #16]	; (80002a0 <Clock_Config+0x70>)
 800028e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000292:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000294:	bf00      	nop
 8000296:	46bd      	mov	sp, r7
 8000298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	40023800 	.word	0x40023800

080002a4 <GPIO_Config>:


void GPIO_Config(void) {
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
    // Configure PB6 and PB7 as alternate function I2C1
    GPIOB->MODER &= ~(0xF << (6 * 2)); // Clear mode for PB6 and PB7
 80002a8:	4b1a      	ldr	r3, [pc, #104]	; (8000314 <GPIO_Config+0x70>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a19      	ldr	r2, [pc, #100]	; (8000314 <GPIO_Config+0x70>)
 80002ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80002b2:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (0xA << (6 * 2));  // Set PB6 and PB7 to alternate function
 80002b4:	4b17      	ldr	r3, [pc, #92]	; (8000314 <GPIO_Config+0x70>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a16      	ldr	r2, [pc, #88]	; (8000314 <GPIO_Config+0x70>)
 80002ba:	f443 4320 	orr.w	r3, r3, #40960	; 0xa000
 80002be:	6013      	str	r3, [r2, #0]

    GPIOB->OTYPER |= (0x3 << 6);       // Set output type to open-drain for PB6 and PB7
 80002c0:	4b14      	ldr	r3, [pc, #80]	; (8000314 <GPIO_Config+0x70>)
 80002c2:	685b      	ldr	r3, [r3, #4]
 80002c4:	4a13      	ldr	r2, [pc, #76]	; (8000314 <GPIO_Config+0x70>)
 80002c6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80002ca:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= (0xF << (6 * 2));// Set speed to very high for PB6 and PB7
 80002cc:	4b11      	ldr	r3, [pc, #68]	; (8000314 <GPIO_Config+0x70>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	4a10      	ldr	r2, [pc, #64]	; (8000314 <GPIO_Config+0x70>)
 80002d2:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 80002d6:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~(0xF << (6 * 2)); // No pull-up/pull-down for PB6 and PB7
 80002d8:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <GPIO_Config+0x70>)
 80002da:	68db      	ldr	r3, [r3, #12]
 80002dc:	4a0d      	ldr	r2, [pc, #52]	; (8000314 <GPIO_Config+0x70>)
 80002de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80002e2:	60d3      	str	r3, [r2, #12]

    GPIOB->AFR[0] |= (0x44 << (6 * 4)); // Set alternate function to I2C1 for PB6 and PB7
 80002e4:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <GPIO_Config+0x70>)
 80002e6:	6a1b      	ldr	r3, [r3, #32]
 80002e8:	4a0a      	ldr	r2, [pc, #40]	; (8000314 <GPIO_Config+0x70>)
 80002ea:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 80002ee:	6213      	str	r3, [r2, #32]

    // Confifure PA6 as led output
    GPIOA->MODER &= ~(1 << 11);
 80002f0:	4b09      	ldr	r3, [pc, #36]	; (8000318 <GPIO_Config+0x74>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a08      	ldr	r2, [pc, #32]	; (8000318 <GPIO_Config+0x74>)
 80002f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80002fa:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1 << 10);
 80002fc:	4b06      	ldr	r3, [pc, #24]	; (8000318 <GPIO_Config+0x74>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a05      	ldr	r2, [pc, #20]	; (8000318 <GPIO_Config+0x74>)
 8000302:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000306:	6013      	str	r3, [r2, #0]
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40023800 	.word	0x40023800
 8000318:	40020400 	.word	0x40020400

0800031c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800031c:	480d      	ldr	r0, [pc, #52]	; (8000354 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800031e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000320:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000324:	480c      	ldr	r0, [pc, #48]	; (8000358 <LoopForever+0x6>)
  ldr r1, =_edata
 8000326:	490d      	ldr	r1, [pc, #52]	; (800035c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000328:	4a0d      	ldr	r2, [pc, #52]	; (8000360 <LoopForever+0xe>)
  movs r3, #0
 800032a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800032c:	e002      	b.n	8000334 <LoopCopyDataInit>

0800032e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800032e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000332:	3304      	adds	r3, #4

08000334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000338:	d3f9      	bcc.n	800032e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800033a:	4a0a      	ldr	r2, [pc, #40]	; (8000364 <LoopForever+0x12>)
  ldr r4, =_ebss
 800033c:	4c0a      	ldr	r4, [pc, #40]	; (8000368 <LoopForever+0x16>)
  movs r3, #0
 800033e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000340:	e001      	b.n	8000346 <LoopFillZerobss>

08000342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000344:	3204      	adds	r2, #4

08000346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000348:	d3fb      	bcc.n	8000342 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800034a:	f000 f811 	bl	8000370 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800034e:	f7ff ff57 	bl	8000200 <main>

08000352 <LoopForever>:

LoopForever:
  b LoopForever
 8000352:	e7fe      	b.n	8000352 <LoopForever>
  ldr   r0, =_estack
 8000354:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000358:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800035c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000360:	080003d8 	.word	0x080003d8
  ldr r2, =_sbss
 8000364:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000368:	2000001c 	.word	0x2000001c

0800036c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800036c:	e7fe      	b.n	800036c <ADC_IRQHandler>
	...

08000370 <__libc_init_array>:
 8000370:	b570      	push	{r4, r5, r6, lr}
 8000372:	4d0d      	ldr	r5, [pc, #52]	; (80003a8 <__libc_init_array+0x38>)
 8000374:	4c0d      	ldr	r4, [pc, #52]	; (80003ac <__libc_init_array+0x3c>)
 8000376:	1b64      	subs	r4, r4, r5
 8000378:	10a4      	asrs	r4, r4, #2
 800037a:	2600      	movs	r6, #0
 800037c:	42a6      	cmp	r6, r4
 800037e:	d109      	bne.n	8000394 <__libc_init_array+0x24>
 8000380:	4d0b      	ldr	r5, [pc, #44]	; (80003b0 <__libc_init_array+0x40>)
 8000382:	4c0c      	ldr	r4, [pc, #48]	; (80003b4 <__libc_init_array+0x44>)
 8000384:	f000 f818 	bl	80003b8 <_init>
 8000388:	1b64      	subs	r4, r4, r5
 800038a:	10a4      	asrs	r4, r4, #2
 800038c:	2600      	movs	r6, #0
 800038e:	42a6      	cmp	r6, r4
 8000390:	d105      	bne.n	800039e <__libc_init_array+0x2e>
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f855 3b04 	ldr.w	r3, [r5], #4
 8000398:	4798      	blx	r3
 800039a:	3601      	adds	r6, #1
 800039c:	e7ee      	b.n	800037c <__libc_init_array+0xc>
 800039e:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a2:	4798      	blx	r3
 80003a4:	3601      	adds	r6, #1
 80003a6:	e7f2      	b.n	800038e <__libc_init_array+0x1e>
 80003a8:	080003d0 	.word	0x080003d0
 80003ac:	080003d0 	.word	0x080003d0
 80003b0:	080003d0 	.word	0x080003d0
 80003b4:	080003d4 	.word	0x080003d4

080003b8 <_init>:
 80003b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ba:	bf00      	nop
 80003bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003be:	bc08      	pop	{r3}
 80003c0:	469e      	mov	lr, r3
 80003c2:	4770      	bx	lr

080003c4 <_fini>:
 80003c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003c6:	bf00      	nop
 80003c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ca:	bc08      	pop	{r3}
 80003cc:	469e      	mov	lr, r3
 80003ce:	4770      	bx	lr
