
---------- Begin Simulation Statistics ----------
final_tick                                  292863000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34780                       # Simulator instruction rate (inst/s)
host_mem_usage                                 838440                       # Number of bytes of host memory used
host_op_rate                                    34517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                               68150287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                         680                       # Number of instructions simulated
sim_ops                                           680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1344000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            25.581395                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                     11                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                  43                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               14                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               27                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              9                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               9                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     44                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.cpu0.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu0.cpi                              7.952662                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.952662                       # CPI: Total CPI of All Threads
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntAlu           89     76.06%     76.06% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntMult           20     17.09%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntDiv            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatAdd            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatCmp            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatCvt            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMult            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatDiv            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMisc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAdd            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAlu            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdCmp            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdCvt            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMisc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMult            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShift            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdDiv            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAes            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::MemRead            0      0.00%     93.16% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::MemWrite            8      6.83%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::total          117                       # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.iew_stalls_control                 32                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu0.iew.iew_stalls_dep                    117                       # number of stalls in the iew stage due to dependency
system.cpu0.iew.iew_stalls_execbusy               106                       # number of stalls in the iew stage due to exec stage being busy
system.cpu0.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu0.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu0.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::MemRead           40     26.49%     26.49% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::MemWrite          111     73.50%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IprAccess            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::total          151                       # Class of instruction blocking at head of ROB
system.cpu0.iew.robfull                           151                       # number of stalls in the iew stage due to rob being full
system.cpu0.ipc                              0.125744                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.125744                       # IPC: Total IPC of All Threads
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.numCycles                            1344                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_committed_insts                   169                       # Number of Instructions Simulated
system.cpu0.pwrStateResidencyTicks::ON      292863000                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             7.692307                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      3                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                  39                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               17                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               27                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              9                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               9                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     45                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.cpu1.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu1.cpi                              8.096385                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.096385                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntAlu           96     77.41%     77.41% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntMult           20     16.12%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntDiv            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatAdd            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatCmp            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatCvt            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMult            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatDiv            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMisc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAdd            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAlu            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdCmp            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdCvt            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMisc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMult            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShift            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdDiv            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAes            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::MemRead            0      0.00%     93.54% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::MemWrite            8      6.45%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::total          124                       # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.iew_stalls_control                  7                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu1.iew.iew_stalls_dep                    124                       # number of stalls in the iew stage due to dependency
system.cpu1.iew.iew_stalls_execbusy               132                       # number of stalls in the iew stage due to exec stage being busy
system.cpu1.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu1.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu1.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::MemRead           25     39.06%     39.06% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::MemWrite           39     60.93%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IprAccess            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::total           64                       # Class of instruction blocking at head of ROB
system.cpu1.iew.robfull                            64                       # number of stalls in the iew stage due to rob being full
system.cpu1.ipc                              0.123511                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123511                       # IPC: Total IPC of All Threads
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.numCycles                            1344                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_committed_insts                   166                       # Number of Instructions Simulated
system.cpu1.pwrStateResidencyTicks::ON      292863000                       # Cumulative time (in ticks) in various power states
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             6.666666                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      3                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                  45                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect               21                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted               28                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups             10                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              10                       # Number of indirect misses.
system.cpu2.branchPred.lookups                     51                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu2.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu2.cpi                              7.724137                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.724137                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntAlu          100     78.12%     78.12% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntMult           20     15.62%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatCvt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMult            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMisc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdCvt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMisc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMult            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShift            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAes            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::MemRead            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::MemWrite            8      6.25%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMemRead            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IprAccess            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::InstPrefetch            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::total          128                       # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.iew_stalls_control                  7                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu2.iew.iew_stalls_dep                    128                       # number of stalls in the iew stage due to dependency
system.cpu2.iew.iew_stalls_execbusy                87                       # number of stalls in the iew stage due to exec stage being busy
system.cpu2.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu2.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu2.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::MemRead           16     45.71%     45.71% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::MemWrite           19     54.28%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IprAccess            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::total           35                       # Class of instruction blocking at head of ROB
system.cpu2.iew.robfull                            35                       # number of stalls in the iew stage due to rob being full
system.cpu2.ipc                              0.129464                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.129464                       # IPC: Total IPC of All Threads
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.numCycles                            1344                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_committed_insts                   174                       # Number of Instructions Simulated
system.cpu2.pwrStateResidencyTicks::ON      292863000                       # Cumulative time (in ticks) in various power states
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            10.344827                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      3                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                  29                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect               18                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted               27                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              9                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               9                       # Number of indirect misses.
system.cpu3.branchPred.lookups                     45                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu3.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu3.cpi                              7.859649                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.859649                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntAlu          100     78.12%     78.12% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntMult           20     15.62%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatCvt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMult            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMisc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdCvt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMisc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMult            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShift            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAes            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::MemRead            0      0.00%     93.75% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::MemWrite            8      6.25%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMemRead            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IprAccess            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::InstPrefetch            0      0.00%    100.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::total          128                       # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.iew_stalls_control                  7                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu3.iew.iew_stalls_dep                    128                       # number of stalls in the iew stage due to dependency
system.cpu3.iew.iew_stalls_execbusy               106                       # number of stalls in the iew stage due to exec stage being busy
system.cpu3.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu3.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu3.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::MemRead           21     47.72%     47.72% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::MemWrite           23     52.27%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IprAccess            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::total           44                       # Class of instruction blocking at head of ROB
system.cpu3.iew.robfull                            44                       # number of stalls in the iew stage due to rob being full
system.cpu3.ipc                              0.127232                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.127232                       # IPC: Total IPC of All Threads
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.numCycles                            1344                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_committed_insts                   171                       # Number of Instructions Simulated
system.cpu3.pwrStateResidencyTicks::ON      292863000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.icaches0.L1cache.demand_accesses            27                       # Number of cache demand accesses
system.icaches0.L1cache.demand_hits                22                       # Number of cache demand hits
system.icaches0.L1cache.demand_misses               5                       # Number of cache demand misses
system.icaches0.mandatoryQueue.avg_buf_msgs     0.020089                       # Average number of messages in buffer
system.icaches0.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.icaches0.requestToNetwork.avg_buf_msgs     0.297618                       # Average number of messages in buffer
system.icaches0.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches0.responseFromNetwork.avg_buf_msgs     0.003720                       # Average number of messages in buffer
system.icaches0.responseFromNetwork.avg_stall_time 10656.250999                       # Average number of cycles messages are stalled in this MB
system.icaches0.sequencer.load_waiting_on_load            1                       # Number of times a load aliased with a pending load
system.icaches0.sequencer.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.icaches1.L1cache.demand_accesses            28                       # Number of cache demand accesses
system.icaches1.L1cache.demand_hits                21                       # Number of cache demand hits
system.icaches1.L1cache.demand_misses               7                       # Number of cache demand misses
system.icaches1.mandatoryQueue.avg_buf_msgs     0.020833                       # Average number of messages in buffer
system.icaches1.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.icaches1.requestToNetwork.avg_buf_msgs     0.441219                       # Average number of messages in buffer
system.icaches1.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches1.responseFromNetwork.avg_buf_msgs     0.005952                       # Average number of messages in buffer
system.icaches1.responseFromNetwork.avg_stall_time 12555.061342                       # Average number of cycles messages are stalled in this MB
system.icaches1.sequencer.load_waiting_on_load            3                       # Number of times a load aliased with a pending load
system.icaches1.sequencer.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.icaches2.L1cache.demand_accesses            30                       # Number of cache demand accesses
system.icaches2.L1cache.demand_hits                22                       # Number of cache demand hits
system.icaches2.L1cache.demand_misses               8                       # Number of cache demand misses
system.icaches2.mandatoryQueue.avg_buf_msgs     0.022321                       # Average number of messages in buffer
system.icaches2.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches2.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.icaches2.requestToNetwork.avg_buf_msgs     0.431548                       # Average number of messages in buffer
system.icaches2.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches2.responseFromNetwork.avg_buf_msgs     0.005952                       # Average number of messages in buffer
system.icaches2.responseFromNetwork.avg_stall_time  8320.684285                       # Average number of cycles messages are stalled in this MB
system.icaches2.sequencer.load_waiting_on_load            3                       # Number of times a load aliased with a pending load
system.icaches2.sequencer.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.icaches3.L1cache.demand_accesses            29                       # Number of cache demand accesses
system.icaches3.L1cache.demand_hits                22                       # Number of cache demand hits
system.icaches3.L1cache.demand_misses               7                       # Number of cache demand misses
system.icaches3.mandatoryQueue.avg_buf_msgs     0.021577                       # Average number of messages in buffer
system.icaches3.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches3.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.icaches3.requestToNetwork.avg_buf_msgs     0.437499                       # Average number of messages in buffer
system.icaches3.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches3.responseFromNetwork.avg_buf_msgs     0.005952                       # Average number of messages in buffer
system.icaches3.responseFromNetwork.avg_stall_time 10732.143056                       # Average number of cycles messages are stalled in this MB
system.icaches3.sequencer.load_waiting_on_load            3                       # Number of times a load aliased with a pending load
system.icaches3.sequencer.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.l2_bus.pkt_count_system.l2_cntrls0.memory::system.mem_ctrl.port           14                       # Packet count per connected master and slave (bytes)
system.l2_bus.pkt_count::total                     14                       # Packet count per connected master and slave (bytes)
system.l2_bus.pkt_size_system.l2_cntrls0.memory::system.mem_ctrl.port          448                       # Cumulative packet size per connected master and slave (bytes)
system.l2_bus.pkt_size::total                     448                       # Cumulative packet size per connected master and slave (bytes)
system.l2_bus.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.l2_bus.reqLayer0.occupancy                8288                       # Layer occupancy (ticks)
system.l2_bus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.l2_bus.respLayer0.occupancy              35000                       # Layer occupancy (ticks)
system.l2_bus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2_bus.trans_dist::ReadReq                   7                       # Transaction distribution
system.l2_bus.trans_dist::ReadResp                  7                       # Transaction distribution
system.l2_cntrls0.cacheMemory.demand_accesses          104                       # Number of cache demand accesses
system.l2_cntrls0.cacheMemory.demand_hits           97                       # Number of cache demand hits
system.l2_cntrls0.cacheMemory.demand_misses            7                       # Number of cache demand misses
system.l2_cntrls0.fully_busy_cycles                 1                       # cycles for which number of transistions == max transitions
system.l2_cntrls0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.l2_cntrls0.requestToLLC.avg_buf_msgs     0.308779                       # Average number of messages in buffer
system.l2_cntrls0.requestToLLC.avg_stall_time 58545.349296                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls0.requestToLLC.num_msg_stalls           11                       # Number of times messages were stalled
system.l2_cntrls0.responseFromLLC.avg_buf_msgs     0.086310                       # Average number of messages in buffer
system.l2_cntrls0.responseFromLLC.avg_stall_time  1330.356897                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls0.responseFromMemory.avg_buf_msgs     0.005208                       # Average number of messages in buffer
system.l2_cntrls0.responseFromMemory.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.cacheMemory.demand_accesses           42                       # Number of cache demand accesses
system.l2_cntrls1.cacheMemory.demand_hits           42                       # Number of cache demand hits
system.l2_cntrls1.cacheMemory.demand_misses            0                       # Number of cache demand misses
system.l2_cntrls1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.l2_cntrls1.requestToLLC.avg_buf_msgs     0.031249                       # Average number of messages in buffer
system.l2_cntrls1.requestToLLC.avg_stall_time 11453.866477                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.responseFromLLC.avg_buf_msgs     0.031249                       # Average number of messages in buffer
system.l2_cntrls1.responseFromLLC.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.responseFromMemory.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.mem_ctrl.bw_read::.l2_cntrls0        333333333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              333333333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2_cntrls0       333333333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             333333333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bytes_read::.l2_cntrls0           448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                 448                       # Number of bytes read from this memory
system.mem_ctrl.num_reads::.l2_cntrls0              7                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                    7                       # Number of read requests responded to by this memory
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.average_flit_latency         16.127147                      
system.network.average_flit_network_latency     7.209621                      
system.network.average_flit_queueing_latency     8.917525                      
system.network.average_flit_vnet_latency |    7.199999                       |    7.219178                      
system.network.average_flit_vqueue_latency |    1.089655                       |   16.691780                      
system.network.average_hops                  2.079037                      
system.network.average_packet_latency       16.127147                      
system.network.average_packet_network_latency     7.209621                      
system.network.average_packet_queueing_latency     8.917525                      
system.network.average_packet_vnet_latency |    7.199999                       |    7.219178                      
system.network.average_packet_vqueue_latency |    1.089655                       |   16.691780                      
system.network.avg_link_utilization          0.886904                      
system.network.avg_vc_load               |    0.285714     32.21%     32.21% |    0.095982     10.82%     43.03% |    0.029761      3.35%     46.39% |    0.029017      3.27%     49.66% |    0.272321     30.70%     80.36% |    0.109374     12.33%     92.70% |    0.035714      4.02%     96.72% |    0.029017      3.27%     99.99%
system.network.avg_vc_load::total            0.886904                      
system.network.ext_in_link_utilization            293                      
system.network.ext_links0.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.credit_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.credit_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.network_links0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.network_links1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.ext_out_link_utilization           291                      
system.network.flit_network_latency      |        1044                       |        1054                      
system.network.flit_queueing_latency     |         158                       |        2437                      
system.network.flits_injected            |         145     49.31%     49.31% |         149     50.68%     99.99%
system.network.flits_injected::total              294                      
system.network.flits_received            |         145     49.82%     49.82% |         146     50.17%     99.99%
system.network.flits_received::total              291                      
system.network.int_link_utilization               608                      
system.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs2.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs3.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs4.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs5.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs6.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs7.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs8.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.netifs9.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.packet_network_latency    |        1044                       |        1054                      
system.network.packet_queueing_latency   |         158                       |        2437                      
system.network.packets_injected          |         145     49.31%     49.31% |         149     50.68%     99.99%
system.network.packets_injected::total            294                      
system.network.packets_received          |         145     49.82%     49.82% |         146     50.17%     99.99%
system.network.packets_received::total            291                      
system.network.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.routers0.buffer_reads               98                      
system.network.routers0.buffer_writes              98                      
system.network.routers0.crossbar_activity           98                      
system.network.routers0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.routers0.sw_input_arbiter_activity           98                      
system.network.routers0.sw_output_arbiter_activity           98                      
system.network.routers1.buffer_reads               92                      
system.network.routers1.buffer_writes              92                      
system.network.routers1.crossbar_activity           92                      
system.network.routers1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.routers1.sw_input_arbiter_activity           93                      
system.network.routers1.sw_output_arbiter_activity           92                      
system.network.routers2.buffer_reads              184                      
system.network.routers2.buffer_writes             184                      
system.network.routers2.crossbar_activity          184                      
system.network.routers2.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.routers2.sw_input_arbiter_activity          188                      
system.network.routers2.sw_output_arbiter_activity          184                      
system.network.routers3.buffer_reads              146                      
system.network.routers3.buffer_writes             146                      
system.network.routers3.crossbar_activity          146                      
system.network.routers3.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.routers3.sw_input_arbiter_activity          149                      
system.network.routers3.sw_output_arbiter_activity          146                      
system.network.routers4.buffer_reads              235                      
system.network.routers4.buffer_writes             235                      
system.network.routers4.crossbar_activity          235                      
system.network.routers4.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.routers4.sw_input_arbiter_activity          237                      
system.network.routers4.sw_output_arbiter_activity          235                      
system.network.routers5.buffer_reads              144                      
system.network.routers5.buffer_writes             144                      
system.network.routers5.crossbar_activity          144                      
system.network.routers5.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.network.routers5.sw_input_arbiter_activity          147                      
system.network.routers5.sw_output_arbiter_activity          144                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples          116                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean    30.827586                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     3.292769                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev    53.626125                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |          87     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          20     17.24%     92.24% |           2      1.72%     93.96% |           7      6.03%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total          116                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          116                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean    30.827586                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     3.292769                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev    53.626125                      
system.ruby.IFETCH.hit_latency_hist_seqr |          87     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          20     17.24%     92.24% |           2      1.72%     93.96% |           7      6.03%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.hit_latency_hist_seqr::total          116                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples          116                      
system.ruby.IFETCH.latency_hist_seqr::mean    30.827586                      
system.ruby.IFETCH.latency_hist_seqr::gmean     3.292769                      
system.ruby.IFETCH.latency_hist_seqr::stdev    53.626125                      
system.ruby.IFETCH.latency_hist_seqr     |          87     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          20     17.24%     92.24% |           2      1.72%     93.96% |           7      6.03%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.latency_hist_seqr::total          116                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples          116                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean    30.827586                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     3.292769                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev    53.626125                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |          87     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          20     17.24%     92.24% |           2      1.72%     93.96% |           7      6.03%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total          116                      
system.ruby.L1Cache_Controller.Data      |           5     17.24%     17.24% |           8     27.58%     44.82% |           8     27.58%     72.41% |           8     27.58%     99.99%
system.ruby.L1Cache_Controller.Data::total           29                      
system.ruby.L1Cache_Controller.Fetch     |          27     23.68%     23.68% |          28     24.56%     48.24% |          30     26.31%     74.56% |          29     25.43%     99.99%
system.ruby.L1Cache_Controller.Fetch::total          114                      
system.ruby.L1Cache_Controller.I.Data    |           5     17.24%     17.24% |           8     27.58%     44.82% |           8     27.58%     72.41% |           8     27.58%     99.99%
system.ruby.L1Cache_Controller.I.Data::total           29                      
system.ruby.L1Cache_Controller.I.Fetch   |           5     18.51%     18.51% |           7     25.92%     44.44% |           8     29.62%     74.07% |           7     25.92%     99.99%
system.ruby.L1Cache_Controller.I.Fetch::total           27                      
system.ruby.L1Cache_Controller.Repl      |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Repl::total            4                      
system.ruby.L1Cache_Controller.V.Fetch   |          22     25.28%     25.28% |          21     24.13%     49.42% |          22     25.28%     74.71% |          22     25.28%     99.99%
system.ruby.L1Cache_Controller.V.Fetch::total           87                      
system.ruby.L1Cache_Controller.V.Repl    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.V.Repl::total            4                      
system.ruby.L2Cache_Controller.I.READ    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I.READ::total            4                      
system.ruby.L2Cache_Controller.I.WRITE   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I.WRITE::total            3                      
system.ruby.L2Cache_Controller.IM.Memory_Data |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.Memory_Data::total            3                      
system.ruby.L2Cache_Controller.IV.Memory_Data |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IV.Memory_Data::total            4                      
system.ruby.L2Cache_Controller.IV.READ   |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IV.READ::total           11                      
system.ruby.L2Cache_Controller.M.READ    |          33     68.75%     68.75% |          15     31.25%    100.00%
system.ruby.L2Cache_Controller.M.READ::total           48                      
system.ruby.L2Cache_Controller.M.SPLOAD  |          16     50.00%     50.00% |          16     50.00%    100.00%
system.ruby.L2Cache_Controller.M.SPLOAD::total           32                      
system.ruby.L2Cache_Controller.M.WRITE   |          23     67.64%     67.64% |          11     32.35%     99.99%
system.ruby.L2Cache_Controller.M.WRITE::total           34                      
system.ruby.L2Cache_Controller.Memory_Data |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Memory_Data::total            7                      
system.ruby.L2Cache_Controller.READ      |          73     82.95%     82.95% |          15     17.04%     99.99%
system.ruby.L2Cache_Controller.READ::total           88                      
system.ruby.L2Cache_Controller.SPLOAD    |          16     50.00%     50.00% |          16     50.00%    100.00%
system.ruby.L2Cache_Controller.SPLOAD::total           32                      
system.ruby.L2Cache_Controller.V.READ    |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.V.READ::total           25                      
system.ruby.L2Cache_Controller.WRITE     |          26     70.27%     70.27% |          11     29.72%     99.99%
system.ruby.L2Cache_Controller.WRITE::total           37                      
system.ruby.hit_latency_hist_seqr::bucket_size           32                      
system.ruby.hit_latency_hist_seqr::max_bucket          319                      
system.ruby.hit_latency_hist_seqr::samples          116                      
system.ruby.hit_latency_hist_seqr::mean     30.827586                      
system.ruby.hit_latency_hist_seqr::gmean     3.292769                      
system.ruby.hit_latency_hist_seqr::stdev    53.626125                      
system.ruby.hit_latency_hist_seqr        |          87     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          20     17.24%     92.24% |           2      1.72%     93.96% |           7      6.03%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.hit_latency_hist_seqr::total          116                      
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples            116                      
system.ruby.latency_hist_seqr::mean         30.827586                      
system.ruby.latency_hist_seqr::gmean         3.292769                      
system.ruby.latency_hist_seqr::stdev        53.626125                      
system.ruby.latency_hist_seqr            |          87     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          20     17.24%     92.24% |           2      1.72%     93.96% |           7      6.03%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.latency_hist_seqr::total              116                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples          114                      
system.ruby.outstanding_req_hist_seqr::mean     1.087719                      
system.ruby.outstanding_req_hist_seqr::gmean     1.062688                      
system.ruby.outstanding_req_hist_seqr::stdev     0.284135                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         104     91.22%     91.22% |          10      8.77%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.outstanding_req_hist_seqr::total          114                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.ruby.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.scratchpads0.local_accesses                 12                       # Number of local accesses completed
system.scratchpads0.local_loads                     8                       # Number of loads completed by the local core
system.scratchpads0.local_stores                    4                       # Number of stores completed by the local core
system.scratchpads0.memReqBuffer.avg_buf_msgs     0.022321                       # Average number of messages in buffer
system.scratchpads0.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads0.memRespBuffer.avg_buf_msgs     0.020833                       # Average number of messages in buffer
system.scratchpads0.memRespBuffer.avg_stall_time 11119.792321                       # Average number of cycles messages are stalled in this MB
system.scratchpads0.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.scratchpads0.remote_accesses                 8                       # Number of remote accesses completed
system.scratchpads0.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads0.remote_stores                   8                       # Number of stores completed by a remote core
system.scratchpads0.total_accesses                 20                       # Number of accesses completed
system.scratchpads1.local_accesses                 12                       # Number of local accesses completed
system.scratchpads1.local_loads                     8                       # Number of loads completed by the local core
system.scratchpads1.local_stores                    4                       # Number of stores completed by the local core
system.scratchpads1.memReqBuffer.avg_buf_msgs     0.021577                       # Average number of messages in buffer
system.scratchpads1.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.memRespBuffer.avg_buf_msgs     0.020833                       # Average number of messages in buffer
system.scratchpads1.memRespBuffer.avg_stall_time 11330.358385                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.scratchpads1.remoteReqBuffer.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.remote_accesses                 8                       # Number of remote accesses completed
system.scratchpads1.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads1.remote_stores                   8                       # Number of stores completed by a remote core
system.scratchpads1.total_accesses                 20                       # Number of accesses completed
system.scratchpads2.local_accesses                 12                       # Number of local accesses completed
system.scratchpads2.local_loads                     8                       # Number of loads completed by the local core
system.scratchpads2.local_stores                    4                       # Number of stores completed by the local core
system.scratchpads2.memReqBuffer.avg_buf_msgs     0.023065                       # Average number of messages in buffer
system.scratchpads2.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.memRespBuffer.avg_buf_msgs     0.022321                       # Average number of messages in buffer
system.scratchpads2.memRespBuffer.avg_stall_time  8781.250906                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.scratchpads2.remoteReqBuffer.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.remote_accesses                 8                       # Number of remote accesses completed
system.scratchpads2.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads2.remote_stores                   8                       # Number of stores completed by a remote core
system.scratchpads2.total_accesses                 20                       # Number of accesses completed
system.scratchpads3.local_accesses                 12                       # Number of local accesses completed
system.scratchpads3.local_loads                     8                       # Number of loads completed by the local core
system.scratchpads3.local_stores                    4                       # Number of stores completed by the local core
system.scratchpads3.memReqBuffer.avg_buf_msgs     0.022321                       # Average number of messages in buffer
system.scratchpads3.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.memRespBuffer.avg_buf_msgs     0.022321                       # Average number of messages in buffer
system.scratchpads3.memRespBuffer.avg_stall_time  9316.220002                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.pwrStateResidencyTicks::UNDEFINED    292863000                       # Cumulative time (in ticks) in various power states
system.scratchpads3.remoteReqBuffer.avg_stall_time        10000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.remote_accesses                 8                       # Number of remote accesses completed
system.scratchpads3.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads3.remote_stores                   8                       # Number of stores completed by a remote core
system.scratchpads3.total_accesses                 20                       # Number of accesses completed
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
