
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001418c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013e8  08014370  08014370  00024370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015758  08015758  00031e0c  2**0
                  CONTENTS
  4 .ARM          00000000  08015758  08015758  00031e0c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015758  08015758  00031e0c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015758  08015758  00025758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801575c  0801575c  0002575c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e0c  20000000  08015760  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee8  20001e0c  0801756c  00031e0c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002cf4  0801756c  00032cf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031e0c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000495ce  00000000  00000000  00031e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007df0  00000000  00000000  0007b40a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000022f0  00000000  00000000  00083200  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e80  00000000  00000000  000854f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035c02  00000000  00000000  00087370  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000301f0  00000000  00000000  000bcf72  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00126a9c  00000000  00000000  000ed162  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00213bfe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009a4c  00000000  00000000  00213c7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001e0c 	.word	0x20001e0c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014354 	.word	0x08014354

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001e10 	.word	0x20001e10
 800021c:	08014354 	.word	0x08014354

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4804      	ldr	r0, [pc, #16]	; (8000d20 <BiasMenu_DrawMainMenu+0x28>)
 8000d10:	f00e fbbe 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f908 	bl	8000f28 <DM_DisplayFormattedOutput>

}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	08014370 	.word	0x08014370

08000d24 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d28:	f00e fbf3 	bl	800f512 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f00f f849 	bl	800fdc4 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d32:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d36:	f00e fe2b 	bl	800f990 <ILI9341_Fill_Screen>

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d46:	2300      	movs	r3, #0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d52:	220a      	movs	r2, #10
 8000d54:	210a      	movs	r1, #10
 8000d56:	4806      	ldr	r0, [pc, #24]	; (8000d70 <DM_PostInit+0x30>)
 8000d58:	f00e fb9a 	bl	800f490 <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000d5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d60:	f007 fdb2 	bl	80088c8 <HAL_Delay>

	DM_RefreshScreen();
 8000d64:	f000 fba0 	bl	80014a8 <DM_RefreshScreen>
	#ifdef EVENT_MENU_DEBUG
		  printf("Init Completed\n");
	#endif


}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	0801437c 	.word	0x0801437c

08000d74 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b09c      	sub	sp, #112	; 0x70
 8000d78:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000d7a:	f003 ffc1 	bl	8004d00 <ToplevelMenu_getStatus>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d015      	beq.n	8000db0 <DM_UpdateDisplay+0x3c>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(ToplevelMenu_getStatus())
 8000d84:	f003 ffbc 	bl	8004d00 <ToplevelMenu_getStatus>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d008      	beq.n	8000da0 <DM_UpdateDisplay+0x2c>
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	d00a      	beq.n	8000da8 <DM_UpdateDisplay+0x34>
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d000      	beq.n	8000d98 <DM_UpdateDisplay+0x24>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000d96:	e083      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f002 fedf 	bl	8003b5c <ToplevelMenu_DrawMenu>
				break;
 8000d9e:	e07f      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000da0:	2002      	movs	r0, #2
 8000da2:	f002 fedb 	bl	8003b5c <ToplevelMenu_DrawMenu>
				break;
 8000da6:	e07b      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000da8:	2003      	movs	r0, #3
 8000daa:	f002 fed7 	bl	8003b5c <ToplevelMenu_DrawMenu>
				break;
 8000dae:	e077      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000db0:	f003 fdbe 	bl	8004930 <FuncMenu_getStatus>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d015      	beq.n	8000de6 <DM_UpdateDisplay+0x72>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(FuncMenu_getStatus())
 8000dba:	f003 fdb9 	bl	8004930 <FuncMenu_getStatus>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d008      	beq.n	8000dd6 <DM_UpdateDisplay+0x62>
 8000dc4:	2b03      	cmp	r3, #3
 8000dc6:	d00a      	beq.n	8000dde <DM_UpdateDisplay+0x6a>
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d000      	beq.n	8000dce <DM_UpdateDisplay+0x5a>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);

				break;

			default:
				break;
 8000dcc:	e068      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f002 f94a 	bl	8003068 <FuncMenu_DrawMenu>
				break;
 8000dd4:	e064      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000dd6:	2002      	movs	r0, #2
 8000dd8:	f002 f946 	bl	8003068 <FuncMenu_DrawMenu>
				break;
 8000ddc:	e060      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);
 8000dde:	2003      	movs	r0, #3
 8000de0:	f002 f942 	bl	8003068 <FuncMenu_DrawMenu>
				break;
 8000de4:	e05c      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000de6:	f003 fe99 	bl	8004b1c <GainMenu_getStatus>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d015      	beq.n	8000e1c <DM_UpdateDisplay+0xa8>

		#ifdef EVENT_MENU_DEBUG
			  printf("GainMenu_DrawMenu\n");
		#endif

		switch(GainMenu_getStatus())
 8000df0:	f003 fe94 	bl	8004b1c <GainMenu_getStatus>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d008      	beq.n	8000e0c <DM_UpdateDisplay+0x98>
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d00a      	beq.n	8000e14 <DM_UpdateDisplay+0xa0>
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d000      	beq.n	8000e04 <DM_UpdateDisplay+0x90>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);

				break;

			default:
				break;
 8000e02:	e04d      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e04:	2001      	movs	r0, #1
 8000e06:	f002 fe03 	bl	8003a10 <GainMenu_DrawMenu>
				break;
 8000e0a:	e049      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e0c:	2002      	movs	r0, #2
 8000e0e:	f002 fdff 	bl	8003a10 <GainMenu_DrawMenu>
				break;
 8000e12:	e045      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);
 8000e14:	2003      	movs	r0, #3
 8000e16:	f002 fdfb 	bl	8003a10 <GainMenu_DrawMenu>
				break;
 8000e1a:	e041      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e1c:	f003 fd7c 	bl	8004918 <FreqMenu_getStatus>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d026      	beq.n	8000e74 <DM_UpdateDisplay+0x100>
			  printf("FreqMenu_DrawMenu\n");
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e26:	f003 fd77 	bl	8004918 <FreqMenu_getStatus>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	2b04      	cmp	r3, #4
 8000e30:	d835      	bhi.n	8000e9e <DM_UpdateDisplay+0x12a>
 8000e32:	a201      	add	r2, pc, #4	; (adr r2, 8000e38 <DM_UpdateDisplay+0xc4>)
 8000e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e38:	08000e4d 	.word	0x08000e4d
 8000e3c:	08000e55 	.word	0x08000e55
 8000e40:	08000e5d 	.word	0x08000e5d
 8000e44:	08000e65 	.word	0x08000e65
 8000e48:	08000e6d 	.word	0x08000e6d
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e4c:	2001      	movs	r0, #1
 8000e4e:	f000 fb8f 	bl	8001570 <FreqMenu_DrawMenu>

				break;
 8000e52:	e025      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000e54:	2002      	movs	r0, #2
 8000e56:	f000 fb8b 	bl	8001570 <FreqMenu_DrawMenu>
				break;
 8000e5a:	e021      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f000 fb87 	bl	8001570 <FreqMenu_DrawMenu>

				break;
 8000e62:	e01d      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000e64:	2004      	movs	r0, #4
 8000e66:	f000 fb83 	bl	8001570 <FreqMenu_DrawMenu>
				break;
 8000e6a:	e019      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_PRESCALER_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESCALER_MENU);
 8000e6c:	2005      	movs	r0, #5
 8000e6e:	f000 fb7f 	bl	8001570 <FreqMenu_DrawMenu>
				break;
 8000e72:	e015      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000e74:	f003 f860 	bl	8003f38 <BiasMenu_getStatus>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d003      	beq.n	8000e86 <DM_UpdateDisplay+0x112>

		#ifdef EVENT_MENU_DEBUG
			  printf("BiasMenu_DrawMenu\n");
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f7ff ff2a 	bl	8000cd8 <BiasMenu_DrawMenu>
 8000e84:	e00c      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
	/*
	 * 		Error
	 */
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000e86:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000e8a:	9301      	str	r3, [sp, #4]
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2300      	movs	r3, #0
 8000e92:	2232      	movs	r2, #50	; 0x32
 8000e94:	210a      	movs	r1, #10
 8000e96:	4820      	ldr	r0, [pc, #128]	; (8000f18 <DM_UpdateDisplay+0x1a4>)
 8000e98:	f00e fafa 	bl	800f490 <ILI9341_Draw_Text>
 8000e9c:	e000      	b.n	8000ea0 <DM_UpdateDisplay+0x12c>
				break;
 8000e9e:	bf00      	nop
	 * 	Debug messages
	 */

	//TODO
	#ifdef ENCODER_DEBUG
		char tim5_text[50] = "";
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	637b      	str	r3, [r7, #52]	; 0x34
 8000ea4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ea8:	222e      	movs	r2, #46	; 0x2e
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4618      	mov	r0, r3
 8000eae:	f00f f9cb 	bl	8010248 <memset>
		snprintf(tim5_text, sizeof(tim5_text), "OFFSET: %5lu", BO_GetOutputBias());
 8000eb2:	f004 f97f 	bl	80051b4 <BO_GetOutputBias>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000ebc:	4a17      	ldr	r2, [pc, #92]	; (8000f1c <DM_UpdateDisplay+0x1a8>)
 8000ebe:	2132      	movs	r1, #50	; 0x32
 8000ec0:	f00f fea2 	bl	8010c08 <sniprintf>
		ILI9341_Draw_Text(tim5_text, 220, 10, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ec4:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000ec8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ecc:	9301      	str	r3, [sp, #4]
 8000ece:	2301      	movs	r3, #1
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	220a      	movs	r2, #10
 8000ed6:	21dc      	movs	r1, #220	; 0xdc
 8000ed8:	f00e fada 	bl	800f490 <ILI9341_Draw_Text>

		char encoder_value[50] = "";
 8000edc:	2300      	movs	r3, #0
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	1d3b      	adds	r3, r7, #4
 8000ee2:	222e      	movs	r2, #46	; 0x2e
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f00f f9ae 	bl	8010248 <memset>
		snprintf(encoder_value, sizeof(encoder_value), "ENCODER: %5lu", ENCODER_TIMER->CNT);
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <DM_UpdateDisplay+0x1ac>)
 8000eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef0:	4638      	mov	r0, r7
 8000ef2:	4a0c      	ldr	r2, [pc, #48]	; (8000f24 <DM_UpdateDisplay+0x1b0>)
 8000ef4:	2132      	movs	r1, #50	; 0x32
 8000ef6:	f00f fe87 	bl	8010c08 <sniprintf>
		ILI9341_Draw_Text(encoder_value, 220, 20, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000efa:	4638      	mov	r0, r7
 8000efc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000f00:	9301      	str	r3, [sp, #4]
 8000f02:	2301      	movs	r3, #1
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	2300      	movs	r3, #0
 8000f08:	2214      	movs	r2, #20
 8000f0a:	21dc      	movs	r1, #220	; 0xdc
 8000f0c:	f00e fac0 	bl	800f490 <ILI9341_Draw_Text>
	#endif //ENCODER_DEBUG



}
 8000f10:	bf00      	nop
 8000f12:	3768      	adds	r7, #104	; 0x68
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	0801438c 	.word	0x0801438c
 8000f1c:	080143b0 	.word	0x080143b0
 8000f20:	40012c00 	.word	0x40012c00
 8000f24:	080143c0 	.word	0x080143c0

08000f28 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b09f      	sub	sp, #124	; 0x7c
 8000f2c:	af04      	add	r7, sp, #16
	uint8_t text_size = 2;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	char out_hertz[15] = "";
 8000f34:	2300      	movs	r3, #0
 8000f36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f38:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 140;
 8000f46:	238c      	movs	r3, #140	; 0x8c
 8000f48:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t out_hertz_y = 40;
 8000f4c:	2328      	movs	r3, #40	; 0x28
 8000f4e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	char out_vpp[18] = "";
 8000f52:	2300      	movs	r3, #0
 8000f54:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
 8000f62:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 175;
 8000f64:	23af      	movs	r3, #175	; 0xaf
 8000f66:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	uint8_t out_vpp_y = 70;
 8000f6a:	2346      	movs	r3, #70	; 0x46
 8000f6c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char out_decibels[20] = "";
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
 8000f74:	f107 0318 	add.w	r3, r7, #24
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = 138;
 8000f82:	238a      	movs	r3, #138	; 0x8a
 8000f84:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t out_decibels_y = 100;
 8000f88:	2364      	movs	r3, #100	; 0x64
 8000f8a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d


	float volts_per_thou = 0.00075;
 8000f8e:	4bc4      	ldr	r3, [pc, #784]	; (80012a0 <DM_DisplayFormattedOutput+0x378>)
 8000f90:	65bb      	str	r3, [r7, #88]	; 0x58
	char out_dcvolts[12] = "";
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 161;
 8000fa0:	23a1      	movs	r3, #161	; 0xa1
 8000fa2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t out_dcvolts_y = 130;
 8000fa6:	2382      	movs	r3, #130	; 0x82
 8000fa8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	ILI9341_Draw_Text(" FREQ   ....", 3, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fac:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8000fb0:	b299      	uxth	r1, r3
 8000fb2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	2200      	movs	r2, #0
 8000fba:	9201      	str	r2, [sp, #4]
 8000fbc:	9300      	str	r3, [sp, #0]
 8000fbe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fc2:	460a      	mov	r2, r1
 8000fc4:	2103      	movs	r1, #3
 8000fc6:	48b7      	ldr	r0, [pc, #732]	; (80012a4 <DM_DisplayFormattedOutput+0x37c>)
 8000fc8:	f00e fa62 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" VPP    ....", 3, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fcc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000fd0:	b299      	uxth	r1, r3
 8000fd2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	2200      	movs	r2, #0
 8000fda:	9201      	str	r2, [sp, #4]
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fe2:	460a      	mov	r2, r1
 8000fe4:	2103      	movs	r1, #3
 8000fe6:	48b0      	ldr	r0, [pc, #704]	; (80012a8 <DM_DisplayFormattedOutput+0x380>)
 8000fe8:	f00e fa52 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" GAIN   ....", 3, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fec:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000ff0:	b299      	uxth	r1, r3
 8000ff2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	9201      	str	r2, [sp, #4]
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001002:	460a      	mov	r2, r1
 8001004:	2103      	movs	r1, #3
 8001006:	48a9      	ldr	r0, [pc, #676]	; (80012ac <DM_DisplayFormattedOutput+0x384>)
 8001008:	f00e fa42 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" OFFSET ....", 3, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800100c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001010:	b299      	uxth	r1, r3
 8001012:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001016:	b29b      	uxth	r3, r3
 8001018:	2200      	movs	r2, #0
 800101a:	9201      	str	r2, [sp, #4]
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001022:	460a      	mov	r2, r1
 8001024:	2103      	movs	r1, #3
 8001026:	48a2      	ldr	r0, [pc, #648]	; (80012b0 <DM_DisplayFormattedOutput+0x388>)
 8001028:	f00e fa32 	bl	800f490 <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 800102c:	f005 fc4e 	bl	80068cc <SM_GetOutputInHertz>
 8001030:	ee10 3a10 	vmov	r3, s0
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff faaf 	bl	8000598 <__aeabi_f2d>
 800103a:	4603      	mov	r3, r0
 800103c:	460c      	mov	r4, r1
 800103e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001042:	e9cd 3400 	strd	r3, r4, [sp]
 8001046:	4a9b      	ldr	r2, [pc, #620]	; (80012b4 <DM_DisplayFormattedOutput+0x38c>)
 8001048:	210f      	movs	r1, #15
 800104a:	f00f fddd 	bl	8010c08 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800104e:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8001052:	b299      	uxth	r1, r3
 8001054:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8001058:	b29c      	uxth	r4, r3
 800105a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800105e:	b29b      	uxth	r3, r3
 8001060:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001064:	2200      	movs	r2, #0
 8001066:	9201      	str	r2, [sp, #4]
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800106e:	4622      	mov	r2, r4
 8001070:	f00e fa0e 	bl	800f490 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8001074:	2000      	movs	r0, #0
 8001076:	f005 f991 	bl	800639c <SM_GetOutputChannel>
 800107a:	4603      	mov	r3, r0
 800107c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8001080:	653b      	str	r3, [r7, #80]	; 0x50

	if(pTmpVppPreset)
 8001082:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001084:	2b00      	cmp	r3, #0
 8001086:	d01d      	beq.n	80010c4 <DM_DisplayFormattedOutput+0x19c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 8001088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fa83 	bl	8000598 <__aeabi_f2d>
 8001092:	4603      	mov	r3, r0
 8001094:	460c      	mov	r4, r1
 8001096:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800109a:	e9cd 3400 	strd	r3, r4, [sp]
 800109e:	4a86      	ldr	r2, [pc, #536]	; (80012b8 <DM_DisplayFormattedOutput+0x390>)
 80010a0:	2112      	movs	r1, #18
 80010a2:	f00f fdb1 	bl	8010c08 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 80010a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fa74 	bl	8000598 <__aeabi_f2d>
 80010b0:	4603      	mov	r3, r0
 80010b2:	460c      	mov	r4, r1
 80010b4:	f107 0014 	add.w	r0, r7, #20
 80010b8:	e9cd 3400 	strd	r3, r4, [sp]
 80010bc:	4a7f      	ldr	r2, [pc, #508]	; (80012bc <DM_DisplayFormattedOutput+0x394>)
 80010be:	2114      	movs	r1, #20
 80010c0:	f00f fda2 	bl	8010c08 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010c4:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80010c8:	b299      	uxth	r1, r3
 80010ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80010ce:	b29c      	uxth	r4, r3
 80010d0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010da:	2200      	movs	r2, #0
 80010dc:	9201      	str	r2, [sp, #4]
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010e4:	4622      	mov	r2, r4
 80010e6:	f00e f9d3 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010ea:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010ee:	b299      	uxth	r1, r3
 80010f0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010f4:	b29c      	uxth	r4, r3
 80010f6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	f107 0014 	add.w	r0, r7, #20
 8001100:	2200      	movs	r2, #0
 8001102:	9201      	str	r2, [sp, #4]
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800110a:	4622      	mov	r2, r4
 800110c:	f00e f9c0 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001110:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001114:	b29b      	uxth	r3, r3
 8001116:	3380      	adds	r3, #128	; 0x80
 8001118:	b299      	uxth	r1, r3
 800111a:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800111e:	b298      	uxth	r0, r3
 8001120:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001124:	b29b      	uxth	r3, r3
 8001126:	2200      	movs	r2, #0
 8001128:	9201      	str	r2, [sp, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001130:	4602      	mov	r2, r0
 8001132:	4863      	ldr	r0, [pc, #396]	; (80012c0 <DM_DisplayFormattedOutput+0x398>)
 8001134:	f00e f9ac 	bl	800f490 <ILI9341_Draw_Text>


	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8001138:	f004 f83c 	bl	80051b4 <BO_GetOutputBias>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d103      	bne.n	800114a <DM_DisplayFormattedOutput+0x222>
 8001142:	f04f 0300 	mov.w	r3, #0
 8001146:	667b      	str	r3, [r7, #100]	; 0x64
 8001148:	e00b      	b.n	8001162 <DM_DisplayFormattedOutput+0x23a>
 800114a:	f004 f833 	bl	80051b4 <BO_GetOutputBias>
 800114e:	ee07 0a90 	vmov	s15, r0
 8001152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001156:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800115a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800115e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 8001162:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001164:	f7ff fa18 	bl	8000598 <__aeabi_f2d>
 8001168:	4603      	mov	r3, r0
 800116a:	460c      	mov	r4, r1
 800116c:	f107 0008 	add.w	r0, r7, #8
 8001170:	e9cd 3400 	strd	r3, r4, [sp]
 8001174:	4a53      	ldr	r2, [pc, #332]	; (80012c4 <DM_DisplayFormattedOutput+0x39c>)
 8001176:	210c      	movs	r1, #12
 8001178:	f00f fd46 	bl	8010c08 <sniprintf>
	if(BO_GetBiasPolarity())
 800117c:	f003 ffba 	bl	80050f4 <BO_GetBiasPolarity>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d022      	beq.n	80011cc <DM_DisplayFormattedOutput+0x2a4>
	{
		char symbol[3] = "+\0";
 8001186:	4a50      	ldr	r2, [pc, #320]	; (80012c8 <DM_DisplayFormattedOutput+0x3a0>)
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	6812      	ldr	r2, [r2, #0]
 800118c:	4611      	mov	r1, r2
 800118e:	8019      	strh	r1, [r3, #0]
 8001190:	3302      	adds	r3, #2
 8001192:	0c12      	lsrs	r2, r2, #16
 8001194:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001196:	f107 0208 	add.w	r2, r7, #8
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	4611      	mov	r1, r2
 800119e:	4618      	mov	r0, r3
 80011a0:	f00f fd66 	bl	8010c70 <strcat>
 80011a4:	4604      	mov	r4, r0
 80011a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011aa:	b299      	uxth	r1, r3
 80011ac:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011b0:	b298      	uxth	r0, r3
 80011b2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	2200      	movs	r2, #0
 80011ba:	9201      	str	r2, [sp, #4]
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011c2:	4602      	mov	r2, r0
 80011c4:	4620      	mov	r0, r4
 80011c6:	f00e f963 	bl	800f490 <ILI9341_Draw_Text>
 80011ca:	e021      	b.n	8001210 <DM_DisplayFormattedOutput+0x2e8>
	}
	else
	{
		char symbol[3] = "-\0";
 80011cc:	4a3f      	ldr	r2, [pc, #252]	; (80012cc <DM_DisplayFormattedOutput+0x3a4>)
 80011ce:	463b      	mov	r3, r7
 80011d0:	6812      	ldr	r2, [r2, #0]
 80011d2:	4611      	mov	r1, r2
 80011d4:	8019      	strh	r1, [r3, #0]
 80011d6:	3302      	adds	r3, #2
 80011d8:	0c12      	lsrs	r2, r2, #16
 80011da:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011dc:	f107 0208 	add.w	r2, r7, #8
 80011e0:	463b      	mov	r3, r7
 80011e2:	4611      	mov	r1, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f00f fd43 	bl	8010c70 <strcat>
 80011ea:	4604      	mov	r4, r0
 80011ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011f0:	b299      	uxth	r1, r3
 80011f2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011f6:	b298      	uxth	r0, r3
 80011f8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	2200      	movs	r2, #0
 8001200:	9201      	str	r2, [sp, #4]
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001208:	4602      	mov	r2, r0
 800120a:	4620      	mov	r0, r4
 800120c:	f00e f940 	bl	800f490 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text(" OUT:", 3, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001210:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001214:	b29b      	uxth	r3, r3
 8001216:	2200      	movs	r2, #0
 8001218:	9201      	str	r2, [sp, #4]
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001220:	22aa      	movs	r2, #170	; 0xaa
 8001222:	2103      	movs	r1, #3
 8001224:	482a      	ldr	r0, [pc, #168]	; (80012d0 <DM_DisplayFormattedOutput+0x3a8>)
 8001226:	f00e f933 	bl	800f490 <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 800122a:	2000      	movs	r0, #0
 800122c:	f005 f8b6 	bl	800639c <SM_GetOutputChannel>
 8001230:	4603      	mov	r3, r0
 8001232:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(signal_output_func)
 800123c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001240:	2b06      	cmp	r3, #6
 8001242:	f200 8091 	bhi.w	8001368 <DM_DisplayFormattedOutput+0x440>
 8001246:	a201      	add	r2, pc, #4	; (adr r2, 800124c <DM_DisplayFormattedOutput+0x324>)
 8001248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800124c:	08001269 	.word	0x08001269
 8001250:	08001285 	.word	0x08001285
 8001254:	080012dd 	.word	0x080012dd
 8001258:	080012f9 	.word	0x080012f9
 800125c:	08001315 	.word	0x08001315
 8001260:	08001331 	.word	0x08001331
 8001264:	0800134d 	.word	0x0800134d
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(80, 140, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001268:	233c      	movs	r3, #60	; 0x3c
 800126a:	9302      	str	r3, [sp, #8]
 800126c:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <DM_DisplayFormattedOutput+0x3ac>)
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2364      	movs	r3, #100	; 0x64
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001278:	2203      	movs	r2, #3
 800127a:	218c      	movs	r1, #140	; 0x8c
 800127c:	2050      	movs	r0, #80	; 0x50
 800127e:	f00d ff63 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 8001282:	e071      	b.n	8001368 <DM_DisplayFormattedOutput+0x440>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001284:	233c      	movs	r3, #60	; 0x3c
 8001286:	9302      	str	r3, [sp, #8]
 8001288:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <DM_DisplayFormattedOutput+0x3b0>)
 800128a:	9301      	str	r3, [sp, #4]
 800128c:	23c8      	movs	r3, #200	; 0xc8
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001294:	2203      	movs	r2, #3
 8001296:	21a0      	movs	r1, #160	; 0xa0
 8001298:	2050      	movs	r0, #80	; 0x50
 800129a:	f00d ff55 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 800129e:	e063      	b.n	8001368 <DM_DisplayFormattedOutput+0x440>
 80012a0:	3a449ba6 	.word	0x3a449ba6
 80012a4:	080143d0 	.word	0x080143d0
 80012a8:	080143e0 	.word	0x080143e0
 80012ac:	080143f0 	.word	0x080143f0
 80012b0:	08014400 	.word	0x08014400
 80012b4:	08014410 	.word	0x08014410
 80012b8:	08014420 	.word	0x08014420
 80012bc:	0801442c 	.word	0x0801442c
 80012c0:	08014438 	.word	0x08014438
 80012c4:	08014440 	.word	0x08014440
 80012c8:	08014460 	.word	0x08014460
 80012cc:	08014464 	.word	0x08014464
 80012d0:	0801444c 	.word	0x0801444c
 80012d4:	20000e28 	.word	0x20000e28
 80012d8:	20000f18 	.word	0x20000f18
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80012dc:	233c      	movs	r3, #60	; 0x3c
 80012de:	9302      	str	r3, [sp, #8]
 80012e0:	4b6a      	ldr	r3, [pc, #424]	; (800148c <DM_DisplayFormattedOutput+0x564>)
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	23c8      	movs	r3, #200	; 0xc8
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012ec:	2203      	movs	r2, #3
 80012ee:	21a0      	movs	r1, #160	; 0xa0
 80012f0:	2050      	movs	r0, #80	; 0x50
 80012f2:	f00d ff29 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 80012f6:	e037      	b.n	8001368 <DM_DisplayFormattedOutput+0x440>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80012f8:	233c      	movs	r3, #60	; 0x3c
 80012fa:	9302      	str	r3, [sp, #8]
 80012fc:	4b64      	ldr	r3, [pc, #400]	; (8001490 <DM_DisplayFormattedOutput+0x568>)
 80012fe:	9301      	str	r3, [sp, #4]
 8001300:	23c8      	movs	r3, #200	; 0xc8
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001308:	2203      	movs	r2, #3
 800130a:	21a0      	movs	r1, #160	; 0xa0
 800130c:	2050      	movs	r0, #80	; 0x50
 800130e:	f00d ff1b 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 8001312:	e029      	b.n	8001368 <DM_DisplayFormattedOutput+0x440>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001314:	233c      	movs	r3, #60	; 0x3c
 8001316:	9302      	str	r3, [sp, #8]
 8001318:	4b5e      	ldr	r3, [pc, #376]	; (8001494 <DM_DisplayFormattedOutput+0x56c>)
 800131a:	9301      	str	r3, [sp, #4]
 800131c:	23c8      	movs	r3, #200	; 0xc8
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001324:	2203      	movs	r2, #3
 8001326:	21a0      	movs	r1, #160	; 0xa0
 8001328:	2050      	movs	r0, #80	; 0x50
 800132a:	f00d ff0d 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 800132e:	e01b      	b.n	8001368 <DM_DisplayFormattedOutput+0x440>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001330:	233c      	movs	r3, #60	; 0x3c
 8001332:	9302      	str	r3, [sp, #8]
 8001334:	4b57      	ldr	r3, [pc, #348]	; (8001494 <DM_DisplayFormattedOutput+0x56c>)
 8001336:	9301      	str	r3, [sp, #4]
 8001338:	23c8      	movs	r3, #200	; 0xc8
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001340:	2203      	movs	r2, #3
 8001342:	21a0      	movs	r1, #160	; 0xa0
 8001344:	2050      	movs	r0, #80	; 0x50
 8001346:	f00d feff 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 800134a:	e00d      	b.n	8001368 <DM_DisplayFormattedOutput+0x440>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 80, 170, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 800134c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001350:	b29b      	uxth	r3, r3
 8001352:	2200      	movs	r2, #0
 8001354:	9201      	str	r2, [sp, #4]
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	f240 23fd 	movw	r3, #765	; 0x2fd
 800135c:	22aa      	movs	r2, #170	; 0xaa
 800135e:	2150      	movs	r1, #80	; 0x50
 8001360:	484d      	ldr	r0, [pc, #308]	; (8001498 <DM_DisplayFormattedOutput+0x570>)
 8001362:	f00e f895 	bl	800f490 <ILI9341_Draw_Text>
			break;
 8001366:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 180, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001368:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800136c:	b29b      	uxth	r3, r3
 800136e:	2200      	movs	r2, #0
 8001370:	9201      	str	r2, [sp, #4]
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001378:	22aa      	movs	r2, #170	; 0xaa
 800137a:	21b4      	movs	r1, #180	; 0xb4
 800137c:	4847      	ldr	r0, [pc, #284]	; (800149c <DM_DisplayFormattedOutput+0x574>)
 800137e:	f00e f887 	bl	800f490 <ILI9341_Draw_Text>
	eOutput_mode Aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8001382:	2001      	movs	r0, #1
 8001384:	f005 f80a 	bl	800639c <SM_GetOutputChannel>
 8001388:	4603      	mov	r3, r0
 800138a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	switch(Aux_output_func)
 8001394:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001398:	2b06      	cmp	r3, #6
 800139a:	d873      	bhi.n	8001484 <DM_DisplayFormattedOutput+0x55c>
 800139c:	a201      	add	r2, pc, #4	; (adr r2, 80013a4 <DM_DisplayFormattedOutput+0x47c>)
 800139e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a2:	bf00      	nop
 80013a4:	080013c1 	.word	0x080013c1
 80013a8:	080013dd 	.word	0x080013dd
 80013ac:	080013f9 	.word	0x080013f9
 80013b0:	08001415 	.word	0x08001415
 80013b4:	08001431 	.word	0x08001431
 80013b8:	0800144d 	.word	0x0800144d
 80013bc:	08001469 	.word	0x08001469
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(245, 140, 3, Aux_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 80013c0:	233c      	movs	r3, #60	; 0x3c
 80013c2:	9302      	str	r3, [sp, #8]
 80013c4:	4b36      	ldr	r3, [pc, #216]	; (80014a0 <DM_DisplayFormattedOutput+0x578>)
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	2364      	movs	r3, #100	; 0x64
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013d0:	2203      	movs	r2, #3
 80013d2:	218c      	movs	r1, #140	; 0x8c
 80013d4:	20f5      	movs	r0, #245	; 0xf5
 80013d6:	f00d feb7 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 80013da:	e053      	b.n	8001484 <DM_DisplayFormattedOutput+0x55c>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 80013dc:	233c      	movs	r3, #60	; 0x3c
 80013de:	9302      	str	r3, [sp, #8]
 80013e0:	4b30      	ldr	r3, [pc, #192]	; (80014a4 <DM_DisplayFormattedOutput+0x57c>)
 80013e2:	9301      	str	r3, [sp, #4]
 80013e4:	23c8      	movs	r3, #200	; 0xc8
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013ec:	2203      	movs	r2, #3
 80013ee:	21a0      	movs	r1, #160	; 0xa0
 80013f0:	20f5      	movs	r0, #245	; 0xf5
 80013f2:	f00d fea9 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 80013f6:	e045      	b.n	8001484 <DM_DisplayFormattedOutput+0x55c>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80013f8:	233c      	movs	r3, #60	; 0x3c
 80013fa:	9302      	str	r3, [sp, #8]
 80013fc:	4b23      	ldr	r3, [pc, #140]	; (800148c <DM_DisplayFormattedOutput+0x564>)
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	23c8      	movs	r3, #200	; 0xc8
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001408:	2203      	movs	r2, #3
 800140a:	21a0      	movs	r1, #160	; 0xa0
 800140c:	20f5      	movs	r0, #245	; 0xf5
 800140e:	f00d fe9b 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 8001412:	e037      	b.n	8001484 <DM_DisplayFormattedOutput+0x55c>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001414:	233c      	movs	r3, #60	; 0x3c
 8001416:	9302      	str	r3, [sp, #8]
 8001418:	4b1d      	ldr	r3, [pc, #116]	; (8001490 <DM_DisplayFormattedOutput+0x568>)
 800141a:	9301      	str	r3, [sp, #4]
 800141c:	23c8      	movs	r3, #200	; 0xc8
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001424:	2203      	movs	r2, #3
 8001426:	21a0      	movs	r1, #160	; 0xa0
 8001428:	20f5      	movs	r0, #245	; 0xf5
 800142a:	f00d fe8d 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 800142e:	e029      	b.n	8001484 <DM_DisplayFormattedOutput+0x55c>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001430:	233c      	movs	r3, #60	; 0x3c
 8001432:	9302      	str	r3, [sp, #8]
 8001434:	4b17      	ldr	r3, [pc, #92]	; (8001494 <DM_DisplayFormattedOutput+0x56c>)
 8001436:	9301      	str	r3, [sp, #4]
 8001438:	23c8      	movs	r3, #200	; 0xc8
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001440:	2203      	movs	r2, #3
 8001442:	21a0      	movs	r1, #160	; 0xa0
 8001444:	20f5      	movs	r0, #245	; 0xf5
 8001446:	f00d fe7f 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 800144a:	e01b      	b.n	8001484 <DM_DisplayFormattedOutput+0x55c>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 800144c:	233c      	movs	r3, #60	; 0x3c
 800144e:	9302      	str	r3, [sp, #8]
 8001450:	4b10      	ldr	r3, [pc, #64]	; (8001494 <DM_DisplayFormattedOutput+0x56c>)
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	23c8      	movs	r3, #200	; 0xc8
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800145c:	2203      	movs	r2, #3
 800145e:	21a0      	movs	r1, #160	; 0xa0
 8001460:	20f5      	movs	r0, #245	; 0xf5
 8001462:	f00d fe71 	bl	800f148 <ILI9341_Draw_Wave>
			break;
 8001466:	e00d      	b.n	8001484 <DM_DisplayFormattedOutput+0x55c>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 245, 170, Aux_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001468:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800146c:	b29b      	uxth	r3, r3
 800146e:	2200      	movs	r2, #0
 8001470:	9201      	str	r2, [sp, #4]
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001478:	22aa      	movs	r2, #170	; 0xaa
 800147a:	21f5      	movs	r1, #245	; 0xf5
 800147c:	4806      	ldr	r0, [pc, #24]	; (8001498 <DM_DisplayFormattedOutput+0x570>)
 800147e:	f00e f807 	bl	800f490 <ILI9341_Draw_Text>
			break;
 8001482:	bf00      	nop
	}



}
 8001484:	bf00      	nop
 8001486:	376c      	adds	r7, #108	; 0x6c
 8001488:	46bd      	mov	sp, r7
 800148a:	bd90      	pop	{r4, r7, pc}
 800148c:	20000c48 	.word	0x20000c48
 8001490:	20000d38 	.word	0x20000d38
 8001494:	20001008 	.word	0x20001008
 8001498:	08014454 	.word	0x08014454
 800149c:	08014458 	.word	0x08014458
 80014a0:	20000e28 	.word	0x20000e28
 80014a4:	20000f18 	.word	0x20000f18

080014a8 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80014ae:	4820      	ldr	r0, [pc, #128]	; (8001530 <DM_RefreshScreen+0x88>)
 80014b0:	f00b fe38 	bl	800d124 <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 80014b4:	2000      	movs	r0, #0
 80014b6:	f00e fa6b 	bl	800f990 <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 80014ba:	2300      	movs	r3, #0
 80014bc:	9302      	str	r3, [sp, #8]
 80014be:	2302      	movs	r3, #2
 80014c0:	9301      	str	r3, [sp, #4]
 80014c2:	f240 23fd 	movw	r3, #765	; 0x2fd
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2328      	movs	r3, #40	; 0x28
 80014ca:	2250      	movs	r2, #80	; 0x50
 80014cc:	21c8      	movs	r1, #200	; 0xc8
 80014ce:	2000      	movs	r0, #0
 80014d0:	f00d fe7b 	bl	800f1ca <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 80014d4:	2300      	movs	r3, #0
 80014d6:	9302      	str	r3, [sp, #8]
 80014d8:	2302      	movs	r3, #2
 80014da:	9301      	str	r3, [sp, #4]
 80014dc:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2328      	movs	r3, #40	; 0x28
 80014e4:	2250      	movs	r2, #80	; 0x50
 80014e6:	21c8      	movs	r1, #200	; 0xc8
 80014e8:	2050      	movs	r0, #80	; 0x50
 80014ea:	f00d fe6e 	bl	800f1ca <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 80014ee:	2300      	movs	r3, #0
 80014f0:	9302      	str	r3, [sp, #8]
 80014f2:	2302      	movs	r3, #2
 80014f4:	9301      	str	r3, [sp, #4]
 80014f6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2328      	movs	r3, #40	; 0x28
 80014fe:	2250      	movs	r2, #80	; 0x50
 8001500:	21c8      	movs	r1, #200	; 0xc8
 8001502:	20a0      	movs	r0, #160	; 0xa0
 8001504:	f00d fe61 	bl	800f1ca <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 8001508:	2300      	movs	r3, #0
 800150a:	9302      	str	r3, [sp, #8]
 800150c:	2302      	movs	r3, #2
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	2328      	movs	r3, #40	; 0x28
 8001518:	2250      	movs	r2, #80	; 0x50
 800151a:	21c8      	movs	r1, #200	; 0xc8
 800151c:	20f0      	movs	r0, #240	; 0xf0
 800151e:	f00d fe54 	bl	800f1ca <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 8001522:	4803      	ldr	r0, [pc, #12]	; (8001530 <DM_RefreshScreen+0x88>)
 8001524:	f00b fdc8 	bl	800d0b8 <HAL_TIM_Base_Start_IT>


}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20002b24 	.word	0x20002b24

08001534 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af02      	add	r7, sp, #8
 800153a:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4a0a      	ldr	r2, [pc, #40]	; (8001568 <DM_SetErrorDebugMsg+0x34>)
 8001540:	212d      	movs	r1, #45	; 0x2d
 8001542:	480a      	ldr	r0, [pc, #40]	; (800156c <DM_SetErrorDebugMsg+0x38>)
 8001544:	f00f fb60 	bl	8010c08 <sniprintf>
	ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8001548:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	2301      	movs	r3, #1
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	2300      	movs	r3, #0
 8001554:	22be      	movs	r2, #190	; 0xbe
 8001556:	210a      	movs	r1, #10
 8001558:	4804      	ldr	r0, [pc, #16]	; (800156c <DM_SetErrorDebugMsg+0x38>)
 800155a:	f00d ff99 	bl	800f490 <ILI9341_Draw_Text>
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	080144e4 	.word	0x080144e4
 800156c:	20001e28 	.word	0x20001e28

08001570 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	3b01      	subs	r3, #1
 800157e:	2b04      	cmp	r3, #4
 8001580:	d81b      	bhi.n	80015ba <FreqMenu_DrawMenu+0x4a>
 8001582:	a201      	add	r2, pc, #4	; (adr r2, 8001588 <FreqMenu_DrawMenu+0x18>)
 8001584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001588:	0800159d 	.word	0x0800159d
 800158c:	080015a3 	.word	0x080015a3
 8001590:	080015a9 	.word	0x080015a9
 8001594:	080015af 	.word	0x080015af
 8001598:	080015b5 	.word	0x080015b5
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 800159c:	f000 f812 	bl	80015c4 <FreqMenu_DrawMainMenu>
			break;
 80015a0:	e00c      	b.n	80015bc <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 80015a2:	f000 f859 	bl	8001658 <FreqMenu_DrawPresetMenu>
			break;
 80015a6:	e009      	b.n	80015bc <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 80015a8:	f001 fb04 	bl	8002bb4 <FreqMenu_DrawAdjustMenu>
			break;
 80015ac:	e006      	b.n	80015bc <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 80015ae:	f001 fb17 	bl	8002be0 <FreqMenu_DrawSweepMenu>
			break;
 80015b2:	e003      	b.n	80015bc <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_PRESCALER_MENU:
			FreqMenu_DrawPrescalerMenu();
 80015b4:	f001 fd42 	bl	800303c <FreqMenu_DrawPrescalerMenu>
			break;
 80015b8:	e000      	b.n	80015bc <FreqMenu_DrawMenu+0x4c>
		default:
			break;
 80015ba:	bf00      	nop

	}
}
 80015bc:	bf00      	nop
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80015ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ce:	9301      	str	r3, [sp, #4]
 80015d0:	2302      	movs	r3, #2
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	2300      	movs	r3, #0
 80015d6:	220a      	movs	r2, #10
 80015d8:	2105      	movs	r1, #5
 80015da:	481a      	ldr	r0, [pc, #104]	; (8001644 <FreqMenu_DrawMainMenu+0x80>)
 80015dc:	f00d ff58 	bl	800f490 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 80015e0:	f7ff fca2 	bl	8000f28 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("COARSE", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80015e4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80015e8:	9301      	str	r3, [sp, #4]
 80015ea:	2302      	movs	r3, #2
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	2300      	movs	r3, #0
 80015f0:	22d2      	movs	r2, #210	; 0xd2
 80015f2:	2105      	movs	r1, #5
 80015f4:	4814      	ldr	r0, [pc, #80]	; (8001648 <FreqMenu_DrawMainMenu+0x84>)
 80015f6:	f00d ff4b 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FINE", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80015fa:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80015fe:	9301      	str	r3, [sp, #4]
 8001600:	2302      	movs	r3, #2
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	2300      	movs	r3, #0
 8001606:	22d2      	movs	r2, #210	; 0xd2
 8001608:	2161      	movs	r1, #97	; 0x61
 800160a:	4810      	ldr	r0, [pc, #64]	; (800164c <FreqMenu_DrawMainMenu+0x88>)
 800160c:	f00d ff40 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  172, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8001610:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001614:	9301      	str	r3, [sp, #4]
 8001616:	2302      	movs	r3, #2
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	2300      	movs	r3, #0
 800161c:	22d2      	movs	r2, #210	; 0xd2
 800161e:	21ac      	movs	r1, #172	; 0xac
 8001620:	480b      	ldr	r0, [pc, #44]	; (8001650 <FreqMenu_DrawMainMenu+0x8c>)
 8001622:	f00d ff35 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("PSC", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8001626:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800162a:	9301      	str	r3, [sp, #4]
 800162c:	2302      	movs	r3, #2
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	2300      	movs	r3, #0
 8001632:	22d2      	movs	r2, #210	; 0xd2
 8001634:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001638:	4806      	ldr	r0, [pc, #24]	; (8001654 <FreqMenu_DrawMainMenu+0x90>)
 800163a:	f00d ff29 	bl	800f490 <ILI9341_Draw_Text>
}
 800163e:	bf00      	nop
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	080144e8 	.word	0x080144e8
 8001648:	080144f4 	.word	0x080144f4
 800164c:	080144fc 	.word	0x080144fc
 8001650:	08014504 	.word	0x08014504
 8001654:	0801450c 	.word	0x0801450c

08001658 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800165e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	2302      	movs	r3, #2
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2300      	movs	r3, #0
 800166a:	220a      	movs	r2, #10
 800166c:	2105      	movs	r1, #5
 800166e:	4886      	ldr	r0, [pc, #536]	; (8001888 <FreqMenu_DrawPresetMenu+0x230>)
 8001670:	f00d ff0e 	bl	800f490 <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 40;
 8001674:	2328      	movs	r3, #40	; 0x28
 8001676:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 8001678:	233c      	movs	r3, #60	; 0x3c
 800167a:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 800167c:	2350      	movs	r3, #80	; 0x50
 800167e:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001680:	2364      	movs	r3, #100	; 0x64
 8001682:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001684:	2378      	movs	r3, #120	; 0x78
 8001686:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 8001688:	238c      	movs	r3, #140	; 0x8c
 800168a:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 800168c:	23a0      	movs	r3, #160	; 0xa0
 800168e:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001690:	f003 ff40 	bl	8005514 <FreqO_GetFPresetObject>
 8001694:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	f001 825d 	beq.w	8002b58 <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f240 22ee 	movw	r2, #750	; 0x2ee
 80016a6:	4293      	cmp	r3, r2
 80016a8:	f000 849a 	beq.w	8001fe0 <FreqMenu_DrawPresetMenu+0x988>
 80016ac:	f240 22ee 	movw	r2, #750	; 0x2ee
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d817      	bhi.n	80016e4 <FreqMenu_DrawPresetMenu+0x8c>
 80016b4:	2b32      	cmp	r3, #50	; 0x32
 80016b6:	f000 81b3 	beq.w	8001a20 <FreqMenu_DrawPresetMenu+0x3c8>
 80016ba:	2b32      	cmp	r3, #50	; 0x32
 80016bc:	d806      	bhi.n	80016cc <FreqMenu_DrawPresetMenu+0x74>
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d038      	beq.n	8001734 <FreqMenu_DrawPresetMenu+0xdc>
 80016c2:	2b0a      	cmp	r3, #10
 80016c4:	f000 8102 	beq.w	80018cc <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 80016c8:	f001 ba52 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016cc:	2bfa      	cmp	r3, #250	; 0xfa
 80016ce:	f000 8317 	beq.w	8001d00 <FreqMenu_DrawPresetMenu+0x6a8>
 80016d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016d6:	f000 83d9 	beq.w	8001e8c <FreqMenu_DrawPresetMenu+0x834>
 80016da:	2b64      	cmp	r3, #100	; 0x64
 80016dc:	f000 8266 	beq.w	8001bac <FreqMenu_DrawPresetMenu+0x554>
}
 80016e0:	f001 ba46 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016e4:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016e8:	4293      	cmp	r3, r2
 80016ea:	f000 8758 	beq.w	800259e <FreqMenu_DrawPresetMenu+0xf46>
 80016ee:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d80f      	bhi.n	8001716 <FreqMenu_DrawPresetMenu+0xbe>
 80016f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016fa:	4293      	cmp	r3, r2
 80016fc:	f000 85e0 	beq.w	80022c0 <FreqMenu_DrawPresetMenu+0xc68>
 8001700:	f242 7210 	movw	r2, #10000	; 0x2710
 8001704:	4293      	cmp	r3, r2
 8001706:	f000 86a1 	beq.w	800244c <FreqMenu_DrawPresetMenu+0xdf4>
 800170a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800170e:	f000 852d 	beq.w	800216c <FreqMenu_DrawPresetMenu+0xb14>
}
 8001712:	f001 ba2d 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 8001716:	4a5d      	ldr	r2, [pc, #372]	; (800188c <FreqMenu_DrawPresetMenu+0x234>)
 8001718:	4293      	cmp	r3, r2
 800171a:	f001 80ae 	beq.w	800287a <FreqMenu_DrawPresetMenu+0x1222>
 800171e:	4a5c      	ldr	r2, [pc, #368]	; (8001890 <FreqMenu_DrawPresetMenu+0x238>)
 8001720:	4293      	cmp	r3, r2
 8001722:	f001 816f 	beq.w	8002a04 <FreqMenu_DrawPresetMenu+0x13ac>
 8001726:	f24c 3250 	movw	r2, #50000	; 0xc350
 800172a:	4293      	cmp	r3, r2
 800172c:	f000 87fc 	beq.w	8002728 <FreqMenu_DrawPresetMenu+0x10d0>
}
 8001730:	f001 ba1e 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	b29a      	uxth	r2, r3
 8001738:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	2302      	movs	r3, #2
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2300      	movs	r3, #0
 8001744:	2105      	movs	r1, #5
 8001746:	4853      	ldr	r0, [pc, #332]	; (8001894 <FreqMenu_DrawPresetMenu+0x23c>)
 8001748:	f00d fea2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800174c:	7bbb      	ldrb	r3, [r7, #14]
 800174e:	b29a      	uxth	r2, r3
 8001750:	2300      	movs	r3, #0
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	2302      	movs	r3, #2
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800175c:	2105      	movs	r1, #5
 800175e:	484e      	ldr	r0, [pc, #312]	; (8001898 <FreqMenu_DrawPresetMenu+0x240>)
 8001760:	f00d fe96 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001764:	7b7b      	ldrb	r3, [r7, #13]
 8001766:	b29a      	uxth	r2, r3
 8001768:	2300      	movs	r3, #0
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	2302      	movs	r3, #2
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001774:	2105      	movs	r1, #5
 8001776:	4849      	ldr	r0, [pc, #292]	; (800189c <FreqMenu_DrawPresetMenu+0x244>)
 8001778:	f00d fe8a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800177c:	7b3b      	ldrb	r3, [r7, #12]
 800177e:	b29a      	uxth	r2, r3
 8001780:	2300      	movs	r3, #0
 8001782:	9301      	str	r3, [sp, #4]
 8001784:	2302      	movs	r3, #2
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800178c:	2105      	movs	r1, #5
 800178e:	4844      	ldr	r0, [pc, #272]	; (80018a0 <FreqMenu_DrawPresetMenu+0x248>)
 8001790:	f00d fe7e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001794:	7afb      	ldrb	r3, [r7, #11]
 8001796:	b29a      	uxth	r2, r3
 8001798:	2300      	movs	r3, #0
 800179a:	9301      	str	r3, [sp, #4]
 800179c:	2302      	movs	r3, #2
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017a4:	2105      	movs	r1, #5
 80017a6:	483f      	ldr	r0, [pc, #252]	; (80018a4 <FreqMenu_DrawPresetMenu+0x24c>)
 80017a8:	f00d fe72 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017ac:	7abb      	ldrb	r3, [r7, #10]
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	2300      	movs	r3, #0
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	2302      	movs	r3, #2
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017bc:	2105      	movs	r1, #5
 80017be:	483a      	ldr	r0, [pc, #232]	; (80018a8 <FreqMenu_DrawPresetMenu+0x250>)
 80017c0:	f00d fe66 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017c4:	7a7b      	ldrb	r3, [r7, #9]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	2300      	movs	r3, #0
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	2302      	movs	r3, #2
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017d4:	2105      	movs	r1, #5
 80017d6:	4835      	ldr	r0, [pc, #212]	; (80018ac <FreqMenu_DrawPresetMenu+0x254>)
 80017d8:	f00d fe5a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017dc:	7bfb      	ldrb	r3, [r7, #15]
 80017de:	b29a      	uxth	r2, r3
 80017e0:	2300      	movs	r3, #0
 80017e2:	9301      	str	r3, [sp, #4]
 80017e4:	2302      	movs	r3, #2
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017ec:	2178      	movs	r1, #120	; 0x78
 80017ee:	4830      	ldr	r0, [pc, #192]	; (80018b0 <FreqMenu_DrawPresetMenu+0x258>)
 80017f0:	f00d fe4e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017f4:	7bbb      	ldrb	r3, [r7, #14]
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	2300      	movs	r3, #0
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	2302      	movs	r3, #2
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001804:	2178      	movs	r1, #120	; 0x78
 8001806:	482b      	ldr	r0, [pc, #172]	; (80018b4 <FreqMenu_DrawPresetMenu+0x25c>)
 8001808:	f00d fe42 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800180c:	7b7b      	ldrb	r3, [r7, #13]
 800180e:	b29a      	uxth	r2, r3
 8001810:	2300      	movs	r3, #0
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	2302      	movs	r3, #2
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800181c:	2178      	movs	r1, #120	; 0x78
 800181e:	4826      	ldr	r0, [pc, #152]	; (80018b8 <FreqMenu_DrawPresetMenu+0x260>)
 8001820:	f00d fe36 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001824:	7b3b      	ldrb	r3, [r7, #12]
 8001826:	b29a      	uxth	r2, r3
 8001828:	2300      	movs	r3, #0
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	2302      	movs	r3, #2
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001834:	2178      	movs	r1, #120	; 0x78
 8001836:	4821      	ldr	r0, [pc, #132]	; (80018bc <FreqMenu_DrawPresetMenu+0x264>)
 8001838:	f00d fe2a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800183c:	7afb      	ldrb	r3, [r7, #11]
 800183e:	b29a      	uxth	r2, r3
 8001840:	2300      	movs	r3, #0
 8001842:	9301      	str	r3, [sp, #4]
 8001844:	2302      	movs	r3, #2
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800184c:	2178      	movs	r1, #120	; 0x78
 800184e:	481c      	ldr	r0, [pc, #112]	; (80018c0 <FreqMenu_DrawPresetMenu+0x268>)
 8001850:	f00d fe1e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001854:	7abb      	ldrb	r3, [r7, #10]
 8001856:	b29a      	uxth	r2, r3
 8001858:	2300      	movs	r3, #0
 800185a:	9301      	str	r3, [sp, #4]
 800185c:	2302      	movs	r3, #2
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001864:	2178      	movs	r1, #120	; 0x78
 8001866:	4817      	ldr	r0, [pc, #92]	; (80018c4 <FreqMenu_DrawPresetMenu+0x26c>)
 8001868:	f00d fe12 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800186c:	7a7b      	ldrb	r3, [r7, #9]
 800186e:	b29a      	uxth	r2, r3
 8001870:	2300      	movs	r3, #0
 8001872:	9301      	str	r3, [sp, #4]
 8001874:	2302      	movs	r3, #2
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800187c:	2178      	movs	r1, #120	; 0x78
 800187e:	4812      	ldr	r0, [pc, #72]	; (80018c8 <FreqMenu_DrawPresetMenu+0x270>)
 8001880:	f00d fe06 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8001884:	f001 b974 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 8001888:	08014510 	.word	0x08014510
 800188c:	000124f8 	.word	0x000124f8
 8001890:	000186a0 	.word	0x000186a0
 8001894:	08014524 	.word	0x08014524
 8001898:	0801452c 	.word	0x0801452c
 800189c:	08014534 	.word	0x08014534
 80018a0:	0801453c 	.word	0x0801453c
 80018a4:	08014544 	.word	0x08014544
 80018a8:	0801454c 	.word	0x0801454c
 80018ac:	08014554 	.word	0x08014554
 80018b0:	0801455c 	.word	0x0801455c
 80018b4:	08014564 	.word	0x08014564
 80018b8:	0801456c 	.word	0x0801456c
 80018bc:	08014574 	.word	0x08014574
 80018c0:	0801457c 	.word	0x0801457c
 80018c4:	08014584 	.word	0x08014584
 80018c8:	0801458c 	.word	0x0801458c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	2300      	movs	r3, #0
 80018d2:	9301      	str	r3, [sp, #4]
 80018d4:	2302      	movs	r3, #2
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018dc:	2105      	movs	r1, #5
 80018de:	48a5      	ldr	r0, [pc, #660]	; (8001b74 <FreqMenu_DrawPresetMenu+0x51c>)
 80018e0:	f00d fdd6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80018e4:	7bbb      	ldrb	r3, [r7, #14]
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	2302      	movs	r3, #2
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2300      	movs	r3, #0
 80018f4:	2105      	movs	r1, #5
 80018f6:	48a0      	ldr	r0, [pc, #640]	; (8001b78 <FreqMenu_DrawPresetMenu+0x520>)
 80018f8:	f00d fdca 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018fc:	7b7b      	ldrb	r3, [r7, #13]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	2300      	movs	r3, #0
 8001902:	9301      	str	r3, [sp, #4]
 8001904:	2302      	movs	r3, #2
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800190c:	2105      	movs	r1, #5
 800190e:	489b      	ldr	r0, [pc, #620]	; (8001b7c <FreqMenu_DrawPresetMenu+0x524>)
 8001910:	f00d fdbe 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001914:	7b3b      	ldrb	r3, [r7, #12]
 8001916:	b29a      	uxth	r2, r3
 8001918:	2300      	movs	r3, #0
 800191a:	9301      	str	r3, [sp, #4]
 800191c:	2302      	movs	r3, #2
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001924:	2105      	movs	r1, #5
 8001926:	4896      	ldr	r0, [pc, #600]	; (8001b80 <FreqMenu_DrawPresetMenu+0x528>)
 8001928:	f00d fdb2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800192c:	7afb      	ldrb	r3, [r7, #11]
 800192e:	b29a      	uxth	r2, r3
 8001930:	2300      	movs	r3, #0
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	2302      	movs	r3, #2
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800193c:	2105      	movs	r1, #5
 800193e:	4891      	ldr	r0, [pc, #580]	; (8001b84 <FreqMenu_DrawPresetMenu+0x52c>)
 8001940:	f00d fda6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001944:	7abb      	ldrb	r3, [r7, #10]
 8001946:	b29a      	uxth	r2, r3
 8001948:	2300      	movs	r3, #0
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	2302      	movs	r3, #2
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001954:	2105      	movs	r1, #5
 8001956:	488c      	ldr	r0, [pc, #560]	; (8001b88 <FreqMenu_DrawPresetMenu+0x530>)
 8001958:	f00d fd9a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800195c:	7a7b      	ldrb	r3, [r7, #9]
 800195e:	b29a      	uxth	r2, r3
 8001960:	2300      	movs	r3, #0
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	2302      	movs	r3, #2
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800196c:	2105      	movs	r1, #5
 800196e:	4887      	ldr	r0, [pc, #540]	; (8001b8c <FreqMenu_DrawPresetMenu+0x534>)
 8001970:	f00d fd8e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001974:	7bfb      	ldrb	r3, [r7, #15]
 8001976:	b29a      	uxth	r2, r3
 8001978:	2300      	movs	r3, #0
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	2302      	movs	r3, #2
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001984:	2178      	movs	r1, #120	; 0x78
 8001986:	4882      	ldr	r0, [pc, #520]	; (8001b90 <FreqMenu_DrawPresetMenu+0x538>)
 8001988:	f00d fd82 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800198c:	7bbb      	ldrb	r3, [r7, #14]
 800198e:	b29a      	uxth	r2, r3
 8001990:	2300      	movs	r3, #0
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	2302      	movs	r3, #2
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800199c:	2178      	movs	r1, #120	; 0x78
 800199e:	487d      	ldr	r0, [pc, #500]	; (8001b94 <FreqMenu_DrawPresetMenu+0x53c>)
 80019a0:	f00d fd76 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019a4:	7b7b      	ldrb	r3, [r7, #13]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	2300      	movs	r3, #0
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2302      	movs	r3, #2
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019b4:	2178      	movs	r1, #120	; 0x78
 80019b6:	4878      	ldr	r0, [pc, #480]	; (8001b98 <FreqMenu_DrawPresetMenu+0x540>)
 80019b8:	f00d fd6a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019bc:	7b3b      	ldrb	r3, [r7, #12]
 80019be:	b29a      	uxth	r2, r3
 80019c0:	2300      	movs	r3, #0
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	2302      	movs	r3, #2
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019cc:	2178      	movs	r1, #120	; 0x78
 80019ce:	4873      	ldr	r0, [pc, #460]	; (8001b9c <FreqMenu_DrawPresetMenu+0x544>)
 80019d0:	f00d fd5e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019d4:	7afb      	ldrb	r3, [r7, #11]
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	2300      	movs	r3, #0
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	2302      	movs	r3, #2
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019e4:	2178      	movs	r1, #120	; 0x78
 80019e6:	486e      	ldr	r0, [pc, #440]	; (8001ba0 <FreqMenu_DrawPresetMenu+0x548>)
 80019e8:	f00d fd52 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019ec:	7abb      	ldrb	r3, [r7, #10]
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	2300      	movs	r3, #0
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	2302      	movs	r3, #2
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019fc:	2178      	movs	r1, #120	; 0x78
 80019fe:	4869      	ldr	r0, [pc, #420]	; (8001ba4 <FreqMenu_DrawPresetMenu+0x54c>)
 8001a00:	f00d fd46 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a04:	7a7b      	ldrb	r3, [r7, #9]
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	2300      	movs	r3, #0
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a14:	2178      	movs	r1, #120	; 0x78
 8001a16:	4864      	ldr	r0, [pc, #400]	; (8001ba8 <FreqMenu_DrawPresetMenu+0x550>)
 8001a18:	f00d fd3a 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8001a1c:	f001 b8a8 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	2300      	movs	r3, #0
 8001a26:	9301      	str	r3, [sp, #4]
 8001a28:	2302      	movs	r3, #2
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a30:	2105      	movs	r1, #5
 8001a32:	4850      	ldr	r0, [pc, #320]	; (8001b74 <FreqMenu_DrawPresetMenu+0x51c>)
 8001a34:	f00d fd2c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a38:	7bbb      	ldrb	r3, [r7, #14]
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	2302      	movs	r3, #2
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a48:	2105      	movs	r1, #5
 8001a4a:	484b      	ldr	r0, [pc, #300]	; (8001b78 <FreqMenu_DrawPresetMenu+0x520>)
 8001a4c:	f00d fd20 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001a50:	7b7b      	ldrb	r3, [r7, #13]
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001a58:	9301      	str	r3, [sp, #4]
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	2300      	movs	r3, #0
 8001a60:	2105      	movs	r1, #5
 8001a62:	4846      	ldr	r0, [pc, #280]	; (8001b7c <FreqMenu_DrawPresetMenu+0x524>)
 8001a64:	f00d fd14 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a68:	7b3b      	ldrb	r3, [r7, #12]
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	2302      	movs	r3, #2
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a78:	2105      	movs	r1, #5
 8001a7a:	4841      	ldr	r0, [pc, #260]	; (8001b80 <FreqMenu_DrawPresetMenu+0x528>)
 8001a7c:	f00d fd08 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a80:	7afb      	ldrb	r3, [r7, #11]
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	2300      	movs	r3, #0
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	2302      	movs	r3, #2
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a90:	2105      	movs	r1, #5
 8001a92:	483c      	ldr	r0, [pc, #240]	; (8001b84 <FreqMenu_DrawPresetMenu+0x52c>)
 8001a94:	f00d fcfc 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a98:	7abb      	ldrb	r3, [r7, #10]
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001aa8:	2105      	movs	r1, #5
 8001aaa:	4837      	ldr	r0, [pc, #220]	; (8001b88 <FreqMenu_DrawPresetMenu+0x530>)
 8001aac:	f00d fcf0 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ab0:	7a7b      	ldrb	r3, [r7, #9]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	9301      	str	r3, [sp, #4]
 8001ab8:	2302      	movs	r3, #2
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ac0:	2105      	movs	r1, #5
 8001ac2:	4832      	ldr	r0, [pc, #200]	; (8001b8c <FreqMenu_DrawPresetMenu+0x534>)
 8001ac4:	f00d fce4 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	2300      	movs	r3, #0
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ad8:	2178      	movs	r1, #120	; 0x78
 8001ada:	482d      	ldr	r0, [pc, #180]	; (8001b90 <FreqMenu_DrawPresetMenu+0x538>)
 8001adc:	f00d fcd8 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ae0:	7bbb      	ldrb	r3, [r7, #14]
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	9301      	str	r3, [sp, #4]
 8001ae8:	2302      	movs	r3, #2
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001af0:	2178      	movs	r1, #120	; 0x78
 8001af2:	4828      	ldr	r0, [pc, #160]	; (8001b94 <FreqMenu_DrawPresetMenu+0x53c>)
 8001af4:	f00d fccc 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001af8:	7b7b      	ldrb	r3, [r7, #13]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	2300      	movs	r3, #0
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2302      	movs	r3, #2
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b08:	2178      	movs	r1, #120	; 0x78
 8001b0a:	4823      	ldr	r0, [pc, #140]	; (8001b98 <FreqMenu_DrawPresetMenu+0x540>)
 8001b0c:	f00d fcc0 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b10:	7b3b      	ldrb	r3, [r7, #12]
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	2300      	movs	r3, #0
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	2302      	movs	r3, #2
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b20:	2178      	movs	r1, #120	; 0x78
 8001b22:	481e      	ldr	r0, [pc, #120]	; (8001b9c <FreqMenu_DrawPresetMenu+0x544>)
 8001b24:	f00d fcb4 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b28:	7afb      	ldrb	r3, [r7, #11]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	9301      	str	r3, [sp, #4]
 8001b30:	2302      	movs	r3, #2
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b38:	2178      	movs	r1, #120	; 0x78
 8001b3a:	4819      	ldr	r0, [pc, #100]	; (8001ba0 <FreqMenu_DrawPresetMenu+0x548>)
 8001b3c:	f00d fca8 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b40:	7abb      	ldrb	r3, [r7, #10]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	2300      	movs	r3, #0
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	2302      	movs	r3, #2
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b50:	2178      	movs	r1, #120	; 0x78
 8001b52:	4814      	ldr	r0, [pc, #80]	; (8001ba4 <FreqMenu_DrawPresetMenu+0x54c>)
 8001b54:	f00d fc9c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b58:	7a7b      	ldrb	r3, [r7, #9]
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	2302      	movs	r3, #2
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b68:	2178      	movs	r1, #120	; 0x78
 8001b6a:	480f      	ldr	r0, [pc, #60]	; (8001ba8 <FreqMenu_DrawPresetMenu+0x550>)
 8001b6c:	f00d fc90 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8001b70:	f000 bffe 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 8001b74:	08014524 	.word	0x08014524
 8001b78:	0801452c 	.word	0x0801452c
 8001b7c:	08014534 	.word	0x08014534
 8001b80:	0801453c 	.word	0x0801453c
 8001b84:	08014544 	.word	0x08014544
 8001b88:	0801454c 	.word	0x0801454c
 8001b8c:	08014554 	.word	0x08014554
 8001b90:	0801455c 	.word	0x0801455c
 8001b94:	08014564 	.word	0x08014564
 8001b98:	0801456c 	.word	0x0801456c
 8001b9c:	08014574 	.word	0x08014574
 8001ba0:	0801457c 	.word	0x0801457c
 8001ba4:	08014584 	.word	0x08014584
 8001ba8:	0801458c 	.word	0x0801458c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	9301      	str	r3, [sp, #4]
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bbc:	2105      	movs	r1, #5
 8001bbe:	48a5      	ldr	r0, [pc, #660]	; (8001e54 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001bc0:	f00d fc66 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bc4:	7bbb      	ldrb	r3, [r7, #14]
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	2300      	movs	r3, #0
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	2302      	movs	r3, #2
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bd4:	2105      	movs	r1, #5
 8001bd6:	48a0      	ldr	r0, [pc, #640]	; (8001e58 <FreqMenu_DrawPresetMenu+0x800>)
 8001bd8:	f00d fc5a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bdc:	7b7b      	ldrb	r3, [r7, #13]
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	2300      	movs	r3, #0
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	2302      	movs	r3, #2
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bec:	2105      	movs	r1, #5
 8001bee:	489b      	ldr	r0, [pc, #620]	; (8001e5c <FreqMenu_DrawPresetMenu+0x804>)
 8001bf0:	f00d fc4e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001bf4:	7b3b      	ldrb	r3, [r7, #12]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001bfc:	9301      	str	r3, [sp, #4]
 8001bfe:	2302      	movs	r3, #2
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	2300      	movs	r3, #0
 8001c04:	2105      	movs	r1, #5
 8001c06:	4896      	ldr	r0, [pc, #600]	; (8001e60 <FreqMenu_DrawPresetMenu+0x808>)
 8001c08:	f00d fc42 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c0c:	7afb      	ldrb	r3, [r7, #11]
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	2300      	movs	r3, #0
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	2302      	movs	r3, #2
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c1c:	2105      	movs	r1, #5
 8001c1e:	4891      	ldr	r0, [pc, #580]	; (8001e64 <FreqMenu_DrawPresetMenu+0x80c>)
 8001c20:	f00d fc36 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c24:	7abb      	ldrb	r3, [r7, #10]
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	2300      	movs	r3, #0
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c34:	2105      	movs	r1, #5
 8001c36:	488c      	ldr	r0, [pc, #560]	; (8001e68 <FreqMenu_DrawPresetMenu+0x810>)
 8001c38:	f00d fc2a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c3c:	7a7b      	ldrb	r3, [r7, #9]
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	2300      	movs	r3, #0
 8001c42:	9301      	str	r3, [sp, #4]
 8001c44:	2302      	movs	r3, #2
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c4c:	2105      	movs	r1, #5
 8001c4e:	4887      	ldr	r0, [pc, #540]	; (8001e6c <FreqMenu_DrawPresetMenu+0x814>)
 8001c50:	f00d fc1e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	2300      	movs	r3, #0
 8001c5a:	9301      	str	r3, [sp, #4]
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c64:	2178      	movs	r1, #120	; 0x78
 8001c66:	4882      	ldr	r0, [pc, #520]	; (8001e70 <FreqMenu_DrawPresetMenu+0x818>)
 8001c68:	f00d fc12 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c6c:	7bbb      	ldrb	r3, [r7, #14]
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	2300      	movs	r3, #0
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	2302      	movs	r3, #2
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c7c:	2178      	movs	r1, #120	; 0x78
 8001c7e:	487d      	ldr	r0, [pc, #500]	; (8001e74 <FreqMenu_DrawPresetMenu+0x81c>)
 8001c80:	f00d fc06 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c84:	7b7b      	ldrb	r3, [r7, #13]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	2300      	movs	r3, #0
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c94:	2178      	movs	r1, #120	; 0x78
 8001c96:	4878      	ldr	r0, [pc, #480]	; (8001e78 <FreqMenu_DrawPresetMenu+0x820>)
 8001c98:	f00d fbfa 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c9c:	7b3b      	ldrb	r3, [r7, #12]
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cac:	2178      	movs	r1, #120	; 0x78
 8001cae:	4873      	ldr	r0, [pc, #460]	; (8001e7c <FreqMenu_DrawPresetMenu+0x824>)
 8001cb0:	f00d fbee 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cb4:	7afb      	ldrb	r3, [r7, #11]
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cc4:	2178      	movs	r1, #120	; 0x78
 8001cc6:	486e      	ldr	r0, [pc, #440]	; (8001e80 <FreqMenu_DrawPresetMenu+0x828>)
 8001cc8:	f00d fbe2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ccc:	7abb      	ldrb	r3, [r7, #10]
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	9301      	str	r3, [sp, #4]
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	9300      	str	r3, [sp, #0]
 8001cd8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cdc:	2178      	movs	r1, #120	; 0x78
 8001cde:	4869      	ldr	r0, [pc, #420]	; (8001e84 <FreqMenu_DrawPresetMenu+0x82c>)
 8001ce0:	f00d fbd6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ce4:	7a7b      	ldrb	r3, [r7, #9]
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	2300      	movs	r3, #0
 8001cea:	9301      	str	r3, [sp, #4]
 8001cec:	2302      	movs	r3, #2
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cf4:	2178      	movs	r1, #120	; 0x78
 8001cf6:	4864      	ldr	r0, [pc, #400]	; (8001e88 <FreqMenu_DrawPresetMenu+0x830>)
 8001cf8:	f00d fbca 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8001cfc:	f000 bf38 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	9301      	str	r3, [sp, #4]
 8001d08:	2302      	movs	r3, #2
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d10:	2105      	movs	r1, #5
 8001d12:	4850      	ldr	r0, [pc, #320]	; (8001e54 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001d14:	f00d fbbc 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d18:	7bbb      	ldrb	r3, [r7, #14]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	2302      	movs	r3, #2
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d28:	2105      	movs	r1, #5
 8001d2a:	484b      	ldr	r0, [pc, #300]	; (8001e58 <FreqMenu_DrawPresetMenu+0x800>)
 8001d2c:	f00d fbb0 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d30:	7b7b      	ldrb	r3, [r7, #13]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	2300      	movs	r3, #0
 8001d36:	9301      	str	r3, [sp, #4]
 8001d38:	2302      	movs	r3, #2
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d40:	2105      	movs	r1, #5
 8001d42:	4846      	ldr	r0, [pc, #280]	; (8001e5c <FreqMenu_DrawPresetMenu+0x804>)
 8001d44:	f00d fba4 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d48:	7b3b      	ldrb	r3, [r7, #12]
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	2302      	movs	r3, #2
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d58:	2105      	movs	r1, #5
 8001d5a:	4841      	ldr	r0, [pc, #260]	; (8001e60 <FreqMenu_DrawPresetMenu+0x808>)
 8001d5c:	f00d fb98 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001d60:	7afb      	ldrb	r3, [r7, #11]
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001d68:	9301      	str	r3, [sp, #4]
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	2105      	movs	r1, #5
 8001d72:	483c      	ldr	r0, [pc, #240]	; (8001e64 <FreqMenu_DrawPresetMenu+0x80c>)
 8001d74:	f00d fb8c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d78:	7abb      	ldrb	r3, [r7, #10]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9301      	str	r3, [sp, #4]
 8001d80:	2302      	movs	r3, #2
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d88:	2105      	movs	r1, #5
 8001d8a:	4837      	ldr	r0, [pc, #220]	; (8001e68 <FreqMenu_DrawPresetMenu+0x810>)
 8001d8c:	f00d fb80 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d90:	7a7b      	ldrb	r3, [r7, #9]
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	2300      	movs	r3, #0
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	2302      	movs	r3, #2
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001da0:	2105      	movs	r1, #5
 8001da2:	4832      	ldr	r0, [pc, #200]	; (8001e6c <FreqMenu_DrawPresetMenu+0x814>)
 8001da4:	f00d fb74 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001da8:	7bfb      	ldrb	r3, [r7, #15]
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	2300      	movs	r3, #0
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	2302      	movs	r3, #2
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001db8:	2178      	movs	r1, #120	; 0x78
 8001dba:	482d      	ldr	r0, [pc, #180]	; (8001e70 <FreqMenu_DrawPresetMenu+0x818>)
 8001dbc:	f00d fb68 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dc0:	7bbb      	ldrb	r3, [r7, #14]
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	2302      	movs	r3, #2
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dd0:	2178      	movs	r1, #120	; 0x78
 8001dd2:	4828      	ldr	r0, [pc, #160]	; (8001e74 <FreqMenu_DrawPresetMenu+0x81c>)
 8001dd4:	f00d fb5c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dd8:	7b7b      	ldrb	r3, [r7, #13]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	2300      	movs	r3, #0
 8001dde:	9301      	str	r3, [sp, #4]
 8001de0:	2302      	movs	r3, #2
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001de8:	2178      	movs	r1, #120	; 0x78
 8001dea:	4823      	ldr	r0, [pc, #140]	; (8001e78 <FreqMenu_DrawPresetMenu+0x820>)
 8001dec:	f00d fb50 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001df0:	7b3b      	ldrb	r3, [r7, #12]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	2300      	movs	r3, #0
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	2302      	movs	r3, #2
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e00:	2178      	movs	r1, #120	; 0x78
 8001e02:	481e      	ldr	r0, [pc, #120]	; (8001e7c <FreqMenu_DrawPresetMenu+0x824>)
 8001e04:	f00d fb44 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e08:	7afb      	ldrb	r3, [r7, #11]
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	2302      	movs	r3, #2
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e18:	2178      	movs	r1, #120	; 0x78
 8001e1a:	4819      	ldr	r0, [pc, #100]	; (8001e80 <FreqMenu_DrawPresetMenu+0x828>)
 8001e1c:	f00d fb38 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e20:	7abb      	ldrb	r3, [r7, #10]
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	2300      	movs	r3, #0
 8001e26:	9301      	str	r3, [sp, #4]
 8001e28:	2302      	movs	r3, #2
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e30:	2178      	movs	r1, #120	; 0x78
 8001e32:	4814      	ldr	r0, [pc, #80]	; (8001e84 <FreqMenu_DrawPresetMenu+0x82c>)
 8001e34:	f00d fb2c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e38:	7a7b      	ldrb	r3, [r7, #9]
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	9301      	str	r3, [sp, #4]
 8001e40:	2302      	movs	r3, #2
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e48:	2178      	movs	r1, #120	; 0x78
 8001e4a:	480f      	ldr	r0, [pc, #60]	; (8001e88 <FreqMenu_DrawPresetMenu+0x830>)
 8001e4c:	f00d fb20 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8001e50:	f000 be8e 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 8001e54:	08014524 	.word	0x08014524
 8001e58:	0801452c 	.word	0x0801452c
 8001e5c:	08014534 	.word	0x08014534
 8001e60:	0801453c 	.word	0x0801453c
 8001e64:	08014544 	.word	0x08014544
 8001e68:	0801454c 	.word	0x0801454c
 8001e6c:	08014554 	.word	0x08014554
 8001e70:	0801455c 	.word	0x0801455c
 8001e74:	08014564 	.word	0x08014564
 8001e78:	0801456c 	.word	0x0801456c
 8001e7c:	08014574 	.word	0x08014574
 8001e80:	0801457c 	.word	0x0801457c
 8001e84:	08014584 	.word	0x08014584
 8001e88:	0801458c 	.word	0x0801458c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	2300      	movs	r3, #0
 8001e92:	9301      	str	r3, [sp, #4]
 8001e94:	2302      	movs	r3, #2
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e9c:	2105      	movs	r1, #5
 8001e9e:	48a5      	ldr	r0, [pc, #660]	; (8002134 <FreqMenu_DrawPresetMenu+0xadc>)
 8001ea0:	f00d faf6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ea4:	7bbb      	ldrb	r3, [r7, #14]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	2302      	movs	r3, #2
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001eb4:	2105      	movs	r1, #5
 8001eb6:	48a0      	ldr	r0, [pc, #640]	; (8002138 <FreqMenu_DrawPresetMenu+0xae0>)
 8001eb8:	f00d faea 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ebc:	7b7b      	ldrb	r3, [r7, #13]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ecc:	2105      	movs	r1, #5
 8001ece:	489b      	ldr	r0, [pc, #620]	; (800213c <FreqMenu_DrawPresetMenu+0xae4>)
 8001ed0:	f00d fade 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ed4:	7b3b      	ldrb	r3, [r7, #12]
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	2300      	movs	r3, #0
 8001eda:	9301      	str	r3, [sp, #4]
 8001edc:	2302      	movs	r3, #2
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ee4:	2105      	movs	r1, #5
 8001ee6:	4896      	ldr	r0, [pc, #600]	; (8002140 <FreqMenu_DrawPresetMenu+0xae8>)
 8001ee8:	f00d fad2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eec:	7afb      	ldrb	r3, [r7, #11]
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	9301      	str	r3, [sp, #4]
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001efc:	2105      	movs	r1, #5
 8001efe:	4891      	ldr	r0, [pc, #580]	; (8002144 <FreqMenu_DrawPresetMenu+0xaec>)
 8001f00:	f00d fac6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001f04:	7abb      	ldrb	r3, [r7, #10]
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	2302      	movs	r3, #2
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2300      	movs	r3, #0
 8001f14:	2105      	movs	r1, #5
 8001f16:	488c      	ldr	r0, [pc, #560]	; (8002148 <FreqMenu_DrawPresetMenu+0xaf0>)
 8001f18:	f00d faba 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f1c:	7a7b      	ldrb	r3, [r7, #9]
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	2300      	movs	r3, #0
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	2302      	movs	r3, #2
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f2c:	2105      	movs	r1, #5
 8001f2e:	4887      	ldr	r0, [pc, #540]	; (800214c <FreqMenu_DrawPresetMenu+0xaf4>)
 8001f30:	f00d faae 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	2300      	movs	r3, #0
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f44:	2178      	movs	r1, #120	; 0x78
 8001f46:	4882      	ldr	r0, [pc, #520]	; (8002150 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001f48:	f00d faa2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f4c:	7bbb      	ldrb	r3, [r7, #14]
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	2300      	movs	r3, #0
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	2302      	movs	r3, #2
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f5c:	2178      	movs	r1, #120	; 0x78
 8001f5e:	487d      	ldr	r0, [pc, #500]	; (8002154 <FreqMenu_DrawPresetMenu+0xafc>)
 8001f60:	f00d fa96 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f64:	7b7b      	ldrb	r3, [r7, #13]
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f74:	2178      	movs	r1, #120	; 0x78
 8001f76:	4878      	ldr	r0, [pc, #480]	; (8002158 <FreqMenu_DrawPresetMenu+0xb00>)
 8001f78:	f00d fa8a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f7c:	7b3b      	ldrb	r3, [r7, #12]
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	2300      	movs	r3, #0
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	2302      	movs	r3, #2
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f8c:	2178      	movs	r1, #120	; 0x78
 8001f8e:	4873      	ldr	r0, [pc, #460]	; (800215c <FreqMenu_DrawPresetMenu+0xb04>)
 8001f90:	f00d fa7e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f94:	7afb      	ldrb	r3, [r7, #11]
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9301      	str	r3, [sp, #4]
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fa4:	2178      	movs	r1, #120	; 0x78
 8001fa6:	486e      	ldr	r0, [pc, #440]	; (8002160 <FreqMenu_DrawPresetMenu+0xb08>)
 8001fa8:	f00d fa72 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fac:	7abb      	ldrb	r3, [r7, #10]
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	9301      	str	r3, [sp, #4]
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fbc:	2178      	movs	r1, #120	; 0x78
 8001fbe:	4869      	ldr	r0, [pc, #420]	; (8002164 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001fc0:	f00d fa66 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fc4:	7a7b      	ldrb	r3, [r7, #9]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	2300      	movs	r3, #0
 8001fca:	9301      	str	r3, [sp, #4]
 8001fcc:	2302      	movs	r3, #2
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fd4:	2178      	movs	r1, #120	; 0x78
 8001fd6:	4864      	ldr	r0, [pc, #400]	; (8002168 <FreqMenu_DrawPresetMenu+0xb10>)
 8001fd8:	f00d fa5a 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8001fdc:	f000 bdc8 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	9301      	str	r3, [sp, #4]
 8001fe8:	2302      	movs	r3, #2
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	4850      	ldr	r0, [pc, #320]	; (8002134 <FreqMenu_DrawPresetMenu+0xadc>)
 8001ff4:	f00d fa4c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ff8:	7bbb      	ldrb	r3, [r7, #14]
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	2302      	movs	r3, #2
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002008:	2105      	movs	r1, #5
 800200a:	484b      	ldr	r0, [pc, #300]	; (8002138 <FreqMenu_DrawPresetMenu+0xae0>)
 800200c:	f00d fa40 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002010:	7b7b      	ldrb	r3, [r7, #13]
 8002012:	b29a      	uxth	r2, r3
 8002014:	2300      	movs	r3, #0
 8002016:	9301      	str	r3, [sp, #4]
 8002018:	2302      	movs	r3, #2
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002020:	2105      	movs	r1, #5
 8002022:	4846      	ldr	r0, [pc, #280]	; (800213c <FreqMenu_DrawPresetMenu+0xae4>)
 8002024:	f00d fa34 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002028:	7b3b      	ldrb	r3, [r7, #12]
 800202a:	b29a      	uxth	r2, r3
 800202c:	2300      	movs	r3, #0
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	2302      	movs	r3, #2
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002038:	2105      	movs	r1, #5
 800203a:	4841      	ldr	r0, [pc, #260]	; (8002140 <FreqMenu_DrawPresetMenu+0xae8>)
 800203c:	f00d fa28 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002040:	7afb      	ldrb	r3, [r7, #11]
 8002042:	b29a      	uxth	r2, r3
 8002044:	2300      	movs	r3, #0
 8002046:	9301      	str	r3, [sp, #4]
 8002048:	2302      	movs	r3, #2
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002050:	2105      	movs	r1, #5
 8002052:	483c      	ldr	r0, [pc, #240]	; (8002144 <FreqMenu_DrawPresetMenu+0xaec>)
 8002054:	f00d fa1c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002058:	7abb      	ldrb	r3, [r7, #10]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2300      	movs	r3, #0
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	2302      	movs	r3, #2
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002068:	2105      	movs	r1, #5
 800206a:	4837      	ldr	r0, [pc, #220]	; (8002148 <FreqMenu_DrawPresetMenu+0xaf0>)
 800206c:	f00d fa10 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002070:	7a7b      	ldrb	r3, [r7, #9]
 8002072:	b29a      	uxth	r2, r3
 8002074:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	2302      	movs	r3, #2
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	2300      	movs	r3, #0
 8002080:	2105      	movs	r1, #5
 8002082:	4832      	ldr	r0, [pc, #200]	; (800214c <FreqMenu_DrawPresetMenu+0xaf4>)
 8002084:	f00d fa04 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	b29a      	uxth	r2, r3
 800208c:	2300      	movs	r3, #0
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	2302      	movs	r3, #2
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002098:	2178      	movs	r1, #120	; 0x78
 800209a:	482d      	ldr	r0, [pc, #180]	; (8002150 <FreqMenu_DrawPresetMenu+0xaf8>)
 800209c:	f00d f9f8 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020a0:	7bbb      	ldrb	r3, [r7, #14]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	2300      	movs	r3, #0
 80020a6:	9301      	str	r3, [sp, #4]
 80020a8:	2302      	movs	r3, #2
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020b0:	2178      	movs	r1, #120	; 0x78
 80020b2:	4828      	ldr	r0, [pc, #160]	; (8002154 <FreqMenu_DrawPresetMenu+0xafc>)
 80020b4:	f00d f9ec 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020b8:	7b7b      	ldrb	r3, [r7, #13]
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	2300      	movs	r3, #0
 80020be:	9301      	str	r3, [sp, #4]
 80020c0:	2302      	movs	r3, #2
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020c8:	2178      	movs	r1, #120	; 0x78
 80020ca:	4823      	ldr	r0, [pc, #140]	; (8002158 <FreqMenu_DrawPresetMenu+0xb00>)
 80020cc:	f00d f9e0 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020d0:	7b3b      	ldrb	r3, [r7, #12]
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	2300      	movs	r3, #0
 80020d6:	9301      	str	r3, [sp, #4]
 80020d8:	2302      	movs	r3, #2
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020e0:	2178      	movs	r1, #120	; 0x78
 80020e2:	481e      	ldr	r0, [pc, #120]	; (800215c <FreqMenu_DrawPresetMenu+0xb04>)
 80020e4:	f00d f9d4 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020e8:	7afb      	ldrb	r3, [r7, #11]
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	2300      	movs	r3, #0
 80020ee:	9301      	str	r3, [sp, #4]
 80020f0:	2302      	movs	r3, #2
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020f8:	2178      	movs	r1, #120	; 0x78
 80020fa:	4819      	ldr	r0, [pc, #100]	; (8002160 <FreqMenu_DrawPresetMenu+0xb08>)
 80020fc:	f00d f9c8 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002100:	7abb      	ldrb	r3, [r7, #10]
 8002102:	b29a      	uxth	r2, r3
 8002104:	2300      	movs	r3, #0
 8002106:	9301      	str	r3, [sp, #4]
 8002108:	2302      	movs	r3, #2
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002110:	2178      	movs	r1, #120	; 0x78
 8002112:	4814      	ldr	r0, [pc, #80]	; (8002164 <FreqMenu_DrawPresetMenu+0xb0c>)
 8002114:	f00d f9bc 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002118:	7a7b      	ldrb	r3, [r7, #9]
 800211a:	b29a      	uxth	r2, r3
 800211c:	2300      	movs	r3, #0
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	2302      	movs	r3, #2
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002128:	2178      	movs	r1, #120	; 0x78
 800212a:	480f      	ldr	r0, [pc, #60]	; (8002168 <FreqMenu_DrawPresetMenu+0xb10>)
 800212c:	f00d f9b0 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8002130:	f000 bd1e 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 8002134:	08014524 	.word	0x08014524
 8002138:	0801452c 	.word	0x0801452c
 800213c:	08014534 	.word	0x08014534
 8002140:	0801453c 	.word	0x0801453c
 8002144:	08014544 	.word	0x08014544
 8002148:	0801454c 	.word	0x0801454c
 800214c:	08014554 	.word	0x08014554
 8002150:	0801455c 	.word	0x0801455c
 8002154:	08014564 	.word	0x08014564
 8002158:	0801456c 	.word	0x0801456c
 800215c:	08014574 	.word	0x08014574
 8002160:	0801457c 	.word	0x0801457c
 8002164:	08014584 	.word	0x08014584
 8002168:	0801458c 	.word	0x0801458c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800216c:	7bfb      	ldrb	r3, [r7, #15]
 800216e:	b29a      	uxth	r2, r3
 8002170:	2300      	movs	r3, #0
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	2302      	movs	r3, #2
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800217c:	2105      	movs	r1, #5
 800217e:	48a5      	ldr	r0, [pc, #660]	; (8002414 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002180:	f00d f986 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002184:	7bbb      	ldrb	r3, [r7, #14]
 8002186:	b29a      	uxth	r2, r3
 8002188:	2300      	movs	r3, #0
 800218a:	9301      	str	r3, [sp, #4]
 800218c:	2302      	movs	r3, #2
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002194:	2105      	movs	r1, #5
 8002196:	48a0      	ldr	r0, [pc, #640]	; (8002418 <FreqMenu_DrawPresetMenu+0xdc0>)
 8002198:	f00d f97a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800219c:	7b7b      	ldrb	r3, [r7, #13]
 800219e:	b29a      	uxth	r2, r3
 80021a0:	2300      	movs	r3, #0
 80021a2:	9301      	str	r3, [sp, #4]
 80021a4:	2302      	movs	r3, #2
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021ac:	2105      	movs	r1, #5
 80021ae:	489b      	ldr	r0, [pc, #620]	; (800241c <FreqMenu_DrawPresetMenu+0xdc4>)
 80021b0:	f00d f96e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021b4:	7b3b      	ldrb	r3, [r7, #12]
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	2300      	movs	r3, #0
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	2302      	movs	r3, #2
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021c4:	2105      	movs	r1, #5
 80021c6:	4896      	ldr	r0, [pc, #600]	; (8002420 <FreqMenu_DrawPresetMenu+0xdc8>)
 80021c8:	f00d f962 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021cc:	7afb      	ldrb	r3, [r7, #11]
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	2300      	movs	r3, #0
 80021d2:	9301      	str	r3, [sp, #4]
 80021d4:	2302      	movs	r3, #2
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021dc:	2105      	movs	r1, #5
 80021de:	4891      	ldr	r0, [pc, #580]	; (8002424 <FreqMenu_DrawPresetMenu+0xdcc>)
 80021e0:	f00d f956 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021e4:	7abb      	ldrb	r3, [r7, #10]
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	2300      	movs	r3, #0
 80021ea:	9301      	str	r3, [sp, #4]
 80021ec:	2302      	movs	r3, #2
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021f4:	2105      	movs	r1, #5
 80021f6:	488c      	ldr	r0, [pc, #560]	; (8002428 <FreqMenu_DrawPresetMenu+0xdd0>)
 80021f8:	f00d f94a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021fc:	7a7b      	ldrb	r3, [r7, #9]
 80021fe:	b29a      	uxth	r2, r3
 8002200:	2300      	movs	r3, #0
 8002202:	9301      	str	r3, [sp, #4]
 8002204:	2302      	movs	r3, #2
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800220c:	2105      	movs	r1, #5
 800220e:	4887      	ldr	r0, [pc, #540]	; (800242c <FreqMenu_DrawPresetMenu+0xdd4>)
 8002210:	f00d f93e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002214:	7bfb      	ldrb	r3, [r7, #15]
 8002216:	b29a      	uxth	r2, r3
 8002218:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800221c:	9301      	str	r3, [sp, #4]
 800221e:	2302      	movs	r3, #2
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	2300      	movs	r3, #0
 8002224:	2178      	movs	r1, #120	; 0x78
 8002226:	4882      	ldr	r0, [pc, #520]	; (8002430 <FreqMenu_DrawPresetMenu+0xdd8>)
 8002228:	f00d f932 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800222c:	7bbb      	ldrb	r3, [r7, #14]
 800222e:	b29a      	uxth	r2, r3
 8002230:	2300      	movs	r3, #0
 8002232:	9301      	str	r3, [sp, #4]
 8002234:	2302      	movs	r3, #2
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800223c:	2178      	movs	r1, #120	; 0x78
 800223e:	487d      	ldr	r0, [pc, #500]	; (8002434 <FreqMenu_DrawPresetMenu+0xddc>)
 8002240:	f00d f926 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002244:	7b7b      	ldrb	r3, [r7, #13]
 8002246:	b29a      	uxth	r2, r3
 8002248:	2300      	movs	r3, #0
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	2302      	movs	r3, #2
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002254:	2178      	movs	r1, #120	; 0x78
 8002256:	4878      	ldr	r0, [pc, #480]	; (8002438 <FreqMenu_DrawPresetMenu+0xde0>)
 8002258:	f00d f91a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800225c:	7b3b      	ldrb	r3, [r7, #12]
 800225e:	b29a      	uxth	r2, r3
 8002260:	2300      	movs	r3, #0
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	2302      	movs	r3, #2
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800226c:	2178      	movs	r1, #120	; 0x78
 800226e:	4873      	ldr	r0, [pc, #460]	; (800243c <FreqMenu_DrawPresetMenu+0xde4>)
 8002270:	f00d f90e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002274:	7afb      	ldrb	r3, [r7, #11]
 8002276:	b29a      	uxth	r2, r3
 8002278:	2300      	movs	r3, #0
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	2302      	movs	r3, #2
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002284:	2178      	movs	r1, #120	; 0x78
 8002286:	486e      	ldr	r0, [pc, #440]	; (8002440 <FreqMenu_DrawPresetMenu+0xde8>)
 8002288:	f00d f902 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800228c:	7abb      	ldrb	r3, [r7, #10]
 800228e:	b29a      	uxth	r2, r3
 8002290:	2300      	movs	r3, #0
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	2302      	movs	r3, #2
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800229c:	2178      	movs	r1, #120	; 0x78
 800229e:	4869      	ldr	r0, [pc, #420]	; (8002444 <FreqMenu_DrawPresetMenu+0xdec>)
 80022a0:	f00d f8f6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022a4:	7a7b      	ldrb	r3, [r7, #9]
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	2300      	movs	r3, #0
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	2302      	movs	r3, #2
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022b4:	2178      	movs	r1, #120	; 0x78
 80022b6:	4864      	ldr	r0, [pc, #400]	; (8002448 <FreqMenu_DrawPresetMenu+0xdf0>)
 80022b8:	f00d f8ea 	bl	800f490 <ILI9341_Draw_Text>
				break;
 80022bc:	f000 bc58 	b.w	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	2300      	movs	r3, #0
 80022c6:	9301      	str	r3, [sp, #4]
 80022c8:	2302      	movs	r3, #2
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022d0:	2105      	movs	r1, #5
 80022d2:	4850      	ldr	r0, [pc, #320]	; (8002414 <FreqMenu_DrawPresetMenu+0xdbc>)
 80022d4:	f00d f8dc 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022d8:	7bbb      	ldrb	r3, [r7, #14]
 80022da:	b29a      	uxth	r2, r3
 80022dc:	2300      	movs	r3, #0
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	2302      	movs	r3, #2
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022e8:	2105      	movs	r1, #5
 80022ea:	484b      	ldr	r0, [pc, #300]	; (8002418 <FreqMenu_DrawPresetMenu+0xdc0>)
 80022ec:	f00d f8d0 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022f0:	7b7b      	ldrb	r3, [r7, #13]
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	2300      	movs	r3, #0
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	2302      	movs	r3, #2
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002300:	2105      	movs	r1, #5
 8002302:	4846      	ldr	r0, [pc, #280]	; (800241c <FreqMenu_DrawPresetMenu+0xdc4>)
 8002304:	f00d f8c4 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002308:	7b3b      	ldrb	r3, [r7, #12]
 800230a:	b29a      	uxth	r2, r3
 800230c:	2300      	movs	r3, #0
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	2302      	movs	r3, #2
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002318:	2105      	movs	r1, #5
 800231a:	4841      	ldr	r0, [pc, #260]	; (8002420 <FreqMenu_DrawPresetMenu+0xdc8>)
 800231c:	f00d f8b8 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002320:	7afb      	ldrb	r3, [r7, #11]
 8002322:	b29a      	uxth	r2, r3
 8002324:	2300      	movs	r3, #0
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	2302      	movs	r3, #2
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002330:	2105      	movs	r1, #5
 8002332:	483c      	ldr	r0, [pc, #240]	; (8002424 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002334:	f00d f8ac 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002338:	7abb      	ldrb	r3, [r7, #10]
 800233a:	b29a      	uxth	r2, r3
 800233c:	2300      	movs	r3, #0
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	2302      	movs	r3, #2
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002348:	2105      	movs	r1, #5
 800234a:	4837      	ldr	r0, [pc, #220]	; (8002428 <FreqMenu_DrawPresetMenu+0xdd0>)
 800234c:	f00d f8a0 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002350:	7a7b      	ldrb	r3, [r7, #9]
 8002352:	b29a      	uxth	r2, r3
 8002354:	2300      	movs	r3, #0
 8002356:	9301      	str	r3, [sp, #4]
 8002358:	2302      	movs	r3, #2
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002360:	2105      	movs	r1, #5
 8002362:	4832      	ldr	r0, [pc, #200]	; (800242c <FreqMenu_DrawPresetMenu+0xdd4>)
 8002364:	f00d f894 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	b29a      	uxth	r2, r3
 800236c:	2300      	movs	r3, #0
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	2302      	movs	r3, #2
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002378:	2178      	movs	r1, #120	; 0x78
 800237a:	482d      	ldr	r0, [pc, #180]	; (8002430 <FreqMenu_DrawPresetMenu+0xdd8>)
 800237c:	f00d f888 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002380:	7bbb      	ldrb	r3, [r7, #14]
 8002382:	b29a      	uxth	r2, r3
 8002384:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	2302      	movs	r3, #2
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2300      	movs	r3, #0
 8002390:	2178      	movs	r1, #120	; 0x78
 8002392:	4828      	ldr	r0, [pc, #160]	; (8002434 <FreqMenu_DrawPresetMenu+0xddc>)
 8002394:	f00d f87c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002398:	7b7b      	ldrb	r3, [r7, #13]
 800239a:	b29a      	uxth	r2, r3
 800239c:	2300      	movs	r3, #0
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	2302      	movs	r3, #2
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023a8:	2178      	movs	r1, #120	; 0x78
 80023aa:	4823      	ldr	r0, [pc, #140]	; (8002438 <FreqMenu_DrawPresetMenu+0xde0>)
 80023ac:	f00d f870 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023b0:	7b3b      	ldrb	r3, [r7, #12]
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	2300      	movs	r3, #0
 80023b6:	9301      	str	r3, [sp, #4]
 80023b8:	2302      	movs	r3, #2
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023c0:	2178      	movs	r1, #120	; 0x78
 80023c2:	481e      	ldr	r0, [pc, #120]	; (800243c <FreqMenu_DrawPresetMenu+0xde4>)
 80023c4:	f00d f864 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023c8:	7afb      	ldrb	r3, [r7, #11]
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	2300      	movs	r3, #0
 80023ce:	9301      	str	r3, [sp, #4]
 80023d0:	2302      	movs	r3, #2
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023d8:	2178      	movs	r1, #120	; 0x78
 80023da:	4819      	ldr	r0, [pc, #100]	; (8002440 <FreqMenu_DrawPresetMenu+0xde8>)
 80023dc:	f00d f858 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023e0:	7abb      	ldrb	r3, [r7, #10]
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	2300      	movs	r3, #0
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	2302      	movs	r3, #2
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023f0:	2178      	movs	r1, #120	; 0x78
 80023f2:	4814      	ldr	r0, [pc, #80]	; (8002444 <FreqMenu_DrawPresetMenu+0xdec>)
 80023f4:	f00d f84c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023f8:	7a7b      	ldrb	r3, [r7, #9]
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	2300      	movs	r3, #0
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	2302      	movs	r3, #2
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002408:	2178      	movs	r1, #120	; 0x78
 800240a:	480f      	ldr	r0, [pc, #60]	; (8002448 <FreqMenu_DrawPresetMenu+0xdf0>)
 800240c:	f00d f840 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8002410:	e3ae      	b.n	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 8002412:	bf00      	nop
 8002414:	08014524 	.word	0x08014524
 8002418:	0801452c 	.word	0x0801452c
 800241c:	08014534 	.word	0x08014534
 8002420:	0801453c 	.word	0x0801453c
 8002424:	08014544 	.word	0x08014544
 8002428:	0801454c 	.word	0x0801454c
 800242c:	08014554 	.word	0x08014554
 8002430:	0801455c 	.word	0x0801455c
 8002434:	08014564 	.word	0x08014564
 8002438:	0801456c 	.word	0x0801456c
 800243c:	08014574 	.word	0x08014574
 8002440:	0801457c 	.word	0x0801457c
 8002444:	08014584 	.word	0x08014584
 8002448:	0801458c 	.word	0x0801458c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800244c:	7bfb      	ldrb	r3, [r7, #15]
 800244e:	b29a      	uxth	r2, r3
 8002450:	2300      	movs	r3, #0
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	2302      	movs	r3, #2
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800245c:	2105      	movs	r1, #5
 800245e:	48a4      	ldr	r0, [pc, #656]	; (80026f0 <FreqMenu_DrawPresetMenu+0x1098>)
 8002460:	f00d f816 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002464:	7bbb      	ldrb	r3, [r7, #14]
 8002466:	b29a      	uxth	r2, r3
 8002468:	2300      	movs	r3, #0
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	2302      	movs	r3, #2
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002474:	2105      	movs	r1, #5
 8002476:	489f      	ldr	r0, [pc, #636]	; (80026f4 <FreqMenu_DrawPresetMenu+0x109c>)
 8002478:	f00d f80a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800247c:	7b7b      	ldrb	r3, [r7, #13]
 800247e:	b29a      	uxth	r2, r3
 8002480:	2300      	movs	r3, #0
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	2302      	movs	r3, #2
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800248c:	2105      	movs	r1, #5
 800248e:	489a      	ldr	r0, [pc, #616]	; (80026f8 <FreqMenu_DrawPresetMenu+0x10a0>)
 8002490:	f00c fffe 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002494:	7b3b      	ldrb	r3, [r7, #12]
 8002496:	b29a      	uxth	r2, r3
 8002498:	2300      	movs	r3, #0
 800249a:	9301      	str	r3, [sp, #4]
 800249c:	2302      	movs	r3, #2
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024a4:	2105      	movs	r1, #5
 80024a6:	4895      	ldr	r0, [pc, #596]	; (80026fc <FreqMenu_DrawPresetMenu+0x10a4>)
 80024a8:	f00c fff2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024ac:	7afb      	ldrb	r3, [r7, #11]
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	2300      	movs	r3, #0
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	2302      	movs	r3, #2
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024bc:	2105      	movs	r1, #5
 80024be:	4890      	ldr	r0, [pc, #576]	; (8002700 <FreqMenu_DrawPresetMenu+0x10a8>)
 80024c0:	f00c ffe6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024c4:	7abb      	ldrb	r3, [r7, #10]
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	2300      	movs	r3, #0
 80024ca:	9301      	str	r3, [sp, #4]
 80024cc:	2302      	movs	r3, #2
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024d4:	2105      	movs	r1, #5
 80024d6:	488b      	ldr	r0, [pc, #556]	; (8002704 <FreqMenu_DrawPresetMenu+0x10ac>)
 80024d8:	f00c ffda 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024dc:	7a7b      	ldrb	r3, [r7, #9]
 80024de:	b29a      	uxth	r2, r3
 80024e0:	2300      	movs	r3, #0
 80024e2:	9301      	str	r3, [sp, #4]
 80024e4:	2302      	movs	r3, #2
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024ec:	2105      	movs	r1, #5
 80024ee:	4886      	ldr	r0, [pc, #536]	; (8002708 <FreqMenu_DrawPresetMenu+0x10b0>)
 80024f0:	f00c ffce 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	2300      	movs	r3, #0
 80024fa:	9301      	str	r3, [sp, #4]
 80024fc:	2302      	movs	r3, #2
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002504:	2178      	movs	r1, #120	; 0x78
 8002506:	4881      	ldr	r0, [pc, #516]	; (800270c <FreqMenu_DrawPresetMenu+0x10b4>)
 8002508:	f00c ffc2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800250c:	7bbb      	ldrb	r3, [r7, #14]
 800250e:	b29a      	uxth	r2, r3
 8002510:	2300      	movs	r3, #0
 8002512:	9301      	str	r3, [sp, #4]
 8002514:	2302      	movs	r3, #2
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800251c:	2178      	movs	r1, #120	; 0x78
 800251e:	487c      	ldr	r0, [pc, #496]	; (8002710 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002520:	f00c ffb6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002524:	7b7b      	ldrb	r3, [r7, #13]
 8002526:	b29a      	uxth	r2, r3
 8002528:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800252c:	9301      	str	r3, [sp, #4]
 800252e:	2302      	movs	r3, #2
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	2300      	movs	r3, #0
 8002534:	2178      	movs	r1, #120	; 0x78
 8002536:	4877      	ldr	r0, [pc, #476]	; (8002714 <FreqMenu_DrawPresetMenu+0x10bc>)
 8002538:	f00c ffaa 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800253c:	7b3b      	ldrb	r3, [r7, #12]
 800253e:	b29a      	uxth	r2, r3
 8002540:	2300      	movs	r3, #0
 8002542:	9301      	str	r3, [sp, #4]
 8002544:	2302      	movs	r3, #2
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800254c:	2178      	movs	r1, #120	; 0x78
 800254e:	4872      	ldr	r0, [pc, #456]	; (8002718 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002550:	f00c ff9e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002554:	7afb      	ldrb	r3, [r7, #11]
 8002556:	b29a      	uxth	r2, r3
 8002558:	2300      	movs	r3, #0
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	2302      	movs	r3, #2
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002564:	2178      	movs	r1, #120	; 0x78
 8002566:	486d      	ldr	r0, [pc, #436]	; (800271c <FreqMenu_DrawPresetMenu+0x10c4>)
 8002568:	f00c ff92 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800256c:	7abb      	ldrb	r3, [r7, #10]
 800256e:	b29a      	uxth	r2, r3
 8002570:	2300      	movs	r3, #0
 8002572:	9301      	str	r3, [sp, #4]
 8002574:	2302      	movs	r3, #2
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800257c:	2178      	movs	r1, #120	; 0x78
 800257e:	4868      	ldr	r0, [pc, #416]	; (8002720 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002580:	f00c ff86 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002584:	7a7b      	ldrb	r3, [r7, #9]
 8002586:	b29a      	uxth	r2, r3
 8002588:	2300      	movs	r3, #0
 800258a:	9301      	str	r3, [sp, #4]
 800258c:	2302      	movs	r3, #2
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002594:	2178      	movs	r1, #120	; 0x78
 8002596:	4863      	ldr	r0, [pc, #396]	; (8002724 <FreqMenu_DrawPresetMenu+0x10cc>)
 8002598:	f00c ff7a 	bl	800f490 <ILI9341_Draw_Text>
				break;
 800259c:	e2e8      	b.n	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800259e:	7bfb      	ldrb	r3, [r7, #15]
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	2300      	movs	r3, #0
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	2302      	movs	r3, #2
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ae:	2105      	movs	r1, #5
 80025b0:	484f      	ldr	r0, [pc, #316]	; (80026f0 <FreqMenu_DrawPresetMenu+0x1098>)
 80025b2:	f00c ff6d 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025b6:	7bbb      	ldrb	r3, [r7, #14]
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	2300      	movs	r3, #0
 80025bc:	9301      	str	r3, [sp, #4]
 80025be:	2302      	movs	r3, #2
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025c6:	2105      	movs	r1, #5
 80025c8:	484a      	ldr	r0, [pc, #296]	; (80026f4 <FreqMenu_DrawPresetMenu+0x109c>)
 80025ca:	f00c ff61 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025ce:	7b7b      	ldrb	r3, [r7, #13]
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	2300      	movs	r3, #0
 80025d4:	9301      	str	r3, [sp, #4]
 80025d6:	2302      	movs	r3, #2
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025de:	2105      	movs	r1, #5
 80025e0:	4845      	ldr	r0, [pc, #276]	; (80026f8 <FreqMenu_DrawPresetMenu+0x10a0>)
 80025e2:	f00c ff55 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025e6:	7b3b      	ldrb	r3, [r7, #12]
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	2300      	movs	r3, #0
 80025ec:	9301      	str	r3, [sp, #4]
 80025ee:	2302      	movs	r3, #2
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025f6:	2105      	movs	r1, #5
 80025f8:	4840      	ldr	r0, [pc, #256]	; (80026fc <FreqMenu_DrawPresetMenu+0x10a4>)
 80025fa:	f00c ff49 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025fe:	7afb      	ldrb	r3, [r7, #11]
 8002600:	b29a      	uxth	r2, r3
 8002602:	2300      	movs	r3, #0
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	2302      	movs	r3, #2
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800260e:	2105      	movs	r1, #5
 8002610:	483b      	ldr	r0, [pc, #236]	; (8002700 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002612:	f00c ff3d 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002616:	7abb      	ldrb	r3, [r7, #10]
 8002618:	b29a      	uxth	r2, r3
 800261a:	2300      	movs	r3, #0
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	2302      	movs	r3, #2
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002626:	2105      	movs	r1, #5
 8002628:	4836      	ldr	r0, [pc, #216]	; (8002704 <FreqMenu_DrawPresetMenu+0x10ac>)
 800262a:	f00c ff31 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800262e:	7a7b      	ldrb	r3, [r7, #9]
 8002630:	b29a      	uxth	r2, r3
 8002632:	2300      	movs	r3, #0
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	2302      	movs	r3, #2
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800263e:	2105      	movs	r1, #5
 8002640:	4831      	ldr	r0, [pc, #196]	; (8002708 <FreqMenu_DrawPresetMenu+0x10b0>)
 8002642:	f00c ff25 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	b29a      	uxth	r2, r3
 800264a:	2300      	movs	r3, #0
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	2302      	movs	r3, #2
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002656:	2178      	movs	r1, #120	; 0x78
 8002658:	482c      	ldr	r0, [pc, #176]	; (800270c <FreqMenu_DrawPresetMenu+0x10b4>)
 800265a:	f00c ff19 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800265e:	7bbb      	ldrb	r3, [r7, #14]
 8002660:	b29a      	uxth	r2, r3
 8002662:	2300      	movs	r3, #0
 8002664:	9301      	str	r3, [sp, #4]
 8002666:	2302      	movs	r3, #2
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800266e:	2178      	movs	r1, #120	; 0x78
 8002670:	4827      	ldr	r0, [pc, #156]	; (8002710 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002672:	f00c ff0d 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002676:	7b7b      	ldrb	r3, [r7, #13]
 8002678:	b29a      	uxth	r2, r3
 800267a:	2300      	movs	r3, #0
 800267c:	9301      	str	r3, [sp, #4]
 800267e:	2302      	movs	r3, #2
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002686:	2178      	movs	r1, #120	; 0x78
 8002688:	4822      	ldr	r0, [pc, #136]	; (8002714 <FreqMenu_DrawPresetMenu+0x10bc>)
 800268a:	f00c ff01 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800268e:	7b3b      	ldrb	r3, [r7, #12]
 8002690:	b29a      	uxth	r2, r3
 8002692:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	2302      	movs	r3, #2
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	2300      	movs	r3, #0
 800269e:	2178      	movs	r1, #120	; 0x78
 80026a0:	481d      	ldr	r0, [pc, #116]	; (8002718 <FreqMenu_DrawPresetMenu+0x10c0>)
 80026a2:	f00c fef5 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026a6:	7afb      	ldrb	r3, [r7, #11]
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	2300      	movs	r3, #0
 80026ac:	9301      	str	r3, [sp, #4]
 80026ae:	2302      	movs	r3, #2
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026b6:	2178      	movs	r1, #120	; 0x78
 80026b8:	4818      	ldr	r0, [pc, #96]	; (800271c <FreqMenu_DrawPresetMenu+0x10c4>)
 80026ba:	f00c fee9 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026be:	7abb      	ldrb	r3, [r7, #10]
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	2300      	movs	r3, #0
 80026c4:	9301      	str	r3, [sp, #4]
 80026c6:	2302      	movs	r3, #2
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026ce:	2178      	movs	r1, #120	; 0x78
 80026d0:	4813      	ldr	r0, [pc, #76]	; (8002720 <FreqMenu_DrawPresetMenu+0x10c8>)
 80026d2:	f00c fedd 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026d6:	7a7b      	ldrb	r3, [r7, #9]
 80026d8:	b29a      	uxth	r2, r3
 80026da:	2300      	movs	r3, #0
 80026dc:	9301      	str	r3, [sp, #4]
 80026de:	2302      	movs	r3, #2
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026e6:	2178      	movs	r1, #120	; 0x78
 80026e8:	480e      	ldr	r0, [pc, #56]	; (8002724 <FreqMenu_DrawPresetMenu+0x10cc>)
 80026ea:	f00c fed1 	bl	800f490 <ILI9341_Draw_Text>
				break;
 80026ee:	e23f      	b.n	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 80026f0:	08014524 	.word	0x08014524
 80026f4:	0801452c 	.word	0x0801452c
 80026f8:	08014534 	.word	0x08014534
 80026fc:	0801453c 	.word	0x0801453c
 8002700:	08014544 	.word	0x08014544
 8002704:	0801454c 	.word	0x0801454c
 8002708:	08014554 	.word	0x08014554
 800270c:	0801455c 	.word	0x0801455c
 8002710:	08014564 	.word	0x08014564
 8002714:	0801456c 	.word	0x0801456c
 8002718:	08014574 	.word	0x08014574
 800271c:	0801457c 	.word	0x0801457c
 8002720:	08014584 	.word	0x08014584
 8002724:	0801458c 	.word	0x0801458c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	b29a      	uxth	r2, r3
 800272c:	2300      	movs	r3, #0
 800272e:	9301      	str	r3, [sp, #4]
 8002730:	2302      	movs	r3, #2
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002738:	2105      	movs	r1, #5
 800273a:	48a4      	ldr	r0, [pc, #656]	; (80029cc <FreqMenu_DrawPresetMenu+0x1374>)
 800273c:	f00c fea8 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002740:	7bbb      	ldrb	r3, [r7, #14]
 8002742:	b29a      	uxth	r2, r3
 8002744:	2300      	movs	r3, #0
 8002746:	9301      	str	r3, [sp, #4]
 8002748:	2302      	movs	r3, #2
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002750:	2105      	movs	r1, #5
 8002752:	489f      	ldr	r0, [pc, #636]	; (80029d0 <FreqMenu_DrawPresetMenu+0x1378>)
 8002754:	f00c fe9c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002758:	7b7b      	ldrb	r3, [r7, #13]
 800275a:	b29a      	uxth	r2, r3
 800275c:	2300      	movs	r3, #0
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	2302      	movs	r3, #2
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002768:	2105      	movs	r1, #5
 800276a:	489a      	ldr	r0, [pc, #616]	; (80029d4 <FreqMenu_DrawPresetMenu+0x137c>)
 800276c:	f00c fe90 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002770:	7b3b      	ldrb	r3, [r7, #12]
 8002772:	b29a      	uxth	r2, r3
 8002774:	2300      	movs	r3, #0
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	2302      	movs	r3, #2
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002780:	2105      	movs	r1, #5
 8002782:	4895      	ldr	r0, [pc, #596]	; (80029d8 <FreqMenu_DrawPresetMenu+0x1380>)
 8002784:	f00c fe84 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002788:	7afb      	ldrb	r3, [r7, #11]
 800278a:	b29a      	uxth	r2, r3
 800278c:	2300      	movs	r3, #0
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	2302      	movs	r3, #2
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002798:	2105      	movs	r1, #5
 800279a:	4890      	ldr	r0, [pc, #576]	; (80029dc <FreqMenu_DrawPresetMenu+0x1384>)
 800279c:	f00c fe78 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027a0:	7abb      	ldrb	r3, [r7, #10]
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	2300      	movs	r3, #0
 80027a6:	9301      	str	r3, [sp, #4]
 80027a8:	2302      	movs	r3, #2
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027b0:	2105      	movs	r1, #5
 80027b2:	488b      	ldr	r0, [pc, #556]	; (80029e0 <FreqMenu_DrawPresetMenu+0x1388>)
 80027b4:	f00c fe6c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027b8:	7a7b      	ldrb	r3, [r7, #9]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	2300      	movs	r3, #0
 80027be:	9301      	str	r3, [sp, #4]
 80027c0:	2302      	movs	r3, #2
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027c8:	2105      	movs	r1, #5
 80027ca:	4886      	ldr	r0, [pc, #536]	; (80029e4 <FreqMenu_DrawPresetMenu+0x138c>)
 80027cc:	f00c fe60 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	2300      	movs	r3, #0
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	2302      	movs	r3, #2
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027e0:	2178      	movs	r1, #120	; 0x78
 80027e2:	4881      	ldr	r0, [pc, #516]	; (80029e8 <FreqMenu_DrawPresetMenu+0x1390>)
 80027e4:	f00c fe54 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027e8:	7bbb      	ldrb	r3, [r7, #14]
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	2300      	movs	r3, #0
 80027ee:	9301      	str	r3, [sp, #4]
 80027f0:	2302      	movs	r3, #2
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027f8:	2178      	movs	r1, #120	; 0x78
 80027fa:	487c      	ldr	r0, [pc, #496]	; (80029ec <FreqMenu_DrawPresetMenu+0x1394>)
 80027fc:	f00c fe48 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002800:	7b7b      	ldrb	r3, [r7, #13]
 8002802:	b29a      	uxth	r2, r3
 8002804:	2300      	movs	r3, #0
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	2302      	movs	r3, #2
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002810:	2178      	movs	r1, #120	; 0x78
 8002812:	4877      	ldr	r0, [pc, #476]	; (80029f0 <FreqMenu_DrawPresetMenu+0x1398>)
 8002814:	f00c fe3c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002818:	7b3b      	ldrb	r3, [r7, #12]
 800281a:	b29a      	uxth	r2, r3
 800281c:	2300      	movs	r3, #0
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	2302      	movs	r3, #2
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002828:	2178      	movs	r1, #120	; 0x78
 800282a:	4872      	ldr	r0, [pc, #456]	; (80029f4 <FreqMenu_DrawPresetMenu+0x139c>)
 800282c:	f00c fe30 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002830:	7afb      	ldrb	r3, [r7, #11]
 8002832:	b29a      	uxth	r2, r3
 8002834:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002838:	9301      	str	r3, [sp, #4]
 800283a:	2302      	movs	r3, #2
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	2300      	movs	r3, #0
 8002840:	2178      	movs	r1, #120	; 0x78
 8002842:	486d      	ldr	r0, [pc, #436]	; (80029f8 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002844:	f00c fe24 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002848:	7abb      	ldrb	r3, [r7, #10]
 800284a:	b29a      	uxth	r2, r3
 800284c:	2300      	movs	r3, #0
 800284e:	9301      	str	r3, [sp, #4]
 8002850:	2302      	movs	r3, #2
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002858:	2178      	movs	r1, #120	; 0x78
 800285a:	4868      	ldr	r0, [pc, #416]	; (80029fc <FreqMenu_DrawPresetMenu+0x13a4>)
 800285c:	f00c fe18 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002860:	7a7b      	ldrb	r3, [r7, #9]
 8002862:	b29a      	uxth	r2, r3
 8002864:	2300      	movs	r3, #0
 8002866:	9301      	str	r3, [sp, #4]
 8002868:	2302      	movs	r3, #2
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002870:	2178      	movs	r1, #120	; 0x78
 8002872:	4863      	ldr	r0, [pc, #396]	; (8002a00 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002874:	f00c fe0c 	bl	800f490 <ILI9341_Draw_Text>
			break;
 8002878:	e17a      	b.n	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	b29a      	uxth	r2, r3
 800287e:	2300      	movs	r3, #0
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	2302      	movs	r3, #2
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800288a:	2105      	movs	r1, #5
 800288c:	484f      	ldr	r0, [pc, #316]	; (80029cc <FreqMenu_DrawPresetMenu+0x1374>)
 800288e:	f00c fdff 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002892:	7bbb      	ldrb	r3, [r7, #14]
 8002894:	b29a      	uxth	r2, r3
 8002896:	2300      	movs	r3, #0
 8002898:	9301      	str	r3, [sp, #4]
 800289a:	2302      	movs	r3, #2
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028a2:	2105      	movs	r1, #5
 80028a4:	484a      	ldr	r0, [pc, #296]	; (80029d0 <FreqMenu_DrawPresetMenu+0x1378>)
 80028a6:	f00c fdf3 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028aa:	7b7b      	ldrb	r3, [r7, #13]
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	2300      	movs	r3, #0
 80028b0:	9301      	str	r3, [sp, #4]
 80028b2:	2302      	movs	r3, #2
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ba:	2105      	movs	r1, #5
 80028bc:	4845      	ldr	r0, [pc, #276]	; (80029d4 <FreqMenu_DrawPresetMenu+0x137c>)
 80028be:	f00c fde7 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028c2:	7b3b      	ldrb	r3, [r7, #12]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	2300      	movs	r3, #0
 80028c8:	9301      	str	r3, [sp, #4]
 80028ca:	2302      	movs	r3, #2
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028d2:	2105      	movs	r1, #5
 80028d4:	4840      	ldr	r0, [pc, #256]	; (80029d8 <FreqMenu_DrawPresetMenu+0x1380>)
 80028d6:	f00c fddb 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028da:	7afb      	ldrb	r3, [r7, #11]
 80028dc:	b29a      	uxth	r2, r3
 80028de:	2300      	movs	r3, #0
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	2302      	movs	r3, #2
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ea:	2105      	movs	r1, #5
 80028ec:	483b      	ldr	r0, [pc, #236]	; (80029dc <FreqMenu_DrawPresetMenu+0x1384>)
 80028ee:	f00c fdcf 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028f2:	7abb      	ldrb	r3, [r7, #10]
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	2300      	movs	r3, #0
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	2302      	movs	r3, #2
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002902:	2105      	movs	r1, #5
 8002904:	4836      	ldr	r0, [pc, #216]	; (80029e0 <FreqMenu_DrawPresetMenu+0x1388>)
 8002906:	f00c fdc3 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800290a:	7a7b      	ldrb	r3, [r7, #9]
 800290c:	b29a      	uxth	r2, r3
 800290e:	2300      	movs	r3, #0
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	2302      	movs	r3, #2
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800291a:	2105      	movs	r1, #5
 800291c:	4831      	ldr	r0, [pc, #196]	; (80029e4 <FreqMenu_DrawPresetMenu+0x138c>)
 800291e:	f00c fdb7 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	b29a      	uxth	r2, r3
 8002926:	2300      	movs	r3, #0
 8002928:	9301      	str	r3, [sp, #4]
 800292a:	2302      	movs	r3, #2
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002932:	2178      	movs	r1, #120	; 0x78
 8002934:	482c      	ldr	r0, [pc, #176]	; (80029e8 <FreqMenu_DrawPresetMenu+0x1390>)
 8002936:	f00c fdab 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800293a:	7bbb      	ldrb	r3, [r7, #14]
 800293c:	b29a      	uxth	r2, r3
 800293e:	2300      	movs	r3, #0
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	2302      	movs	r3, #2
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800294a:	2178      	movs	r1, #120	; 0x78
 800294c:	4827      	ldr	r0, [pc, #156]	; (80029ec <FreqMenu_DrawPresetMenu+0x1394>)
 800294e:	f00c fd9f 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002952:	7b7b      	ldrb	r3, [r7, #13]
 8002954:	b29a      	uxth	r2, r3
 8002956:	2300      	movs	r3, #0
 8002958:	9301      	str	r3, [sp, #4]
 800295a:	2302      	movs	r3, #2
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002962:	2178      	movs	r1, #120	; 0x78
 8002964:	4822      	ldr	r0, [pc, #136]	; (80029f0 <FreqMenu_DrawPresetMenu+0x1398>)
 8002966:	f00c fd93 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800296a:	7b3b      	ldrb	r3, [r7, #12]
 800296c:	b29a      	uxth	r2, r3
 800296e:	2300      	movs	r3, #0
 8002970:	9301      	str	r3, [sp, #4]
 8002972:	2302      	movs	r3, #2
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800297a:	2178      	movs	r1, #120	; 0x78
 800297c:	481d      	ldr	r0, [pc, #116]	; (80029f4 <FreqMenu_DrawPresetMenu+0x139c>)
 800297e:	f00c fd87 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002982:	7afb      	ldrb	r3, [r7, #11]
 8002984:	b29a      	uxth	r2, r3
 8002986:	2300      	movs	r3, #0
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	2302      	movs	r3, #2
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002992:	2178      	movs	r1, #120	; 0x78
 8002994:	4818      	ldr	r0, [pc, #96]	; (80029f8 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002996:	f00c fd7b 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800299a:	7abb      	ldrb	r3, [r7, #10]
 800299c:	b29a      	uxth	r2, r3
 800299e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80029a2:	9301      	str	r3, [sp, #4]
 80029a4:	2302      	movs	r3, #2
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	2300      	movs	r3, #0
 80029aa:	2178      	movs	r1, #120	; 0x78
 80029ac:	4813      	ldr	r0, [pc, #76]	; (80029fc <FreqMenu_DrawPresetMenu+0x13a4>)
 80029ae:	f00c fd6f 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029b2:	7a7b      	ldrb	r3, [r7, #9]
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	2300      	movs	r3, #0
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	2302      	movs	r3, #2
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029c2:	2178      	movs	r1, #120	; 0x78
 80029c4:	480e      	ldr	r0, [pc, #56]	; (8002a00 <FreqMenu_DrawPresetMenu+0x13a8>)
 80029c6:	f00c fd63 	bl	800f490 <ILI9341_Draw_Text>
			break;
 80029ca:	e0d1      	b.n	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 80029cc:	08014524 	.word	0x08014524
 80029d0:	0801452c 	.word	0x0801452c
 80029d4:	08014534 	.word	0x08014534
 80029d8:	0801453c 	.word	0x0801453c
 80029dc:	08014544 	.word	0x08014544
 80029e0:	0801454c 	.word	0x0801454c
 80029e4:	08014554 	.word	0x08014554
 80029e8:	0801455c 	.word	0x0801455c
 80029ec:	08014564 	.word	0x08014564
 80029f0:	0801456c 	.word	0x0801456c
 80029f4:	08014574 	.word	0x08014574
 80029f8:	0801457c 	.word	0x0801457c
 80029fc:	08014584 	.word	0x08014584
 8002a00:	0801458c 	.word	0x0801458c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	2300      	movs	r3, #0
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a14:	2105      	movs	r1, #5
 8002a16:	4858      	ldr	r0, [pc, #352]	; (8002b78 <FreqMenu_DrawPresetMenu+0x1520>)
 8002a18:	f00c fd3a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a1c:	7bbb      	ldrb	r3, [r7, #14]
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	2300      	movs	r3, #0
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	2302      	movs	r3, #2
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a2c:	2105      	movs	r1, #5
 8002a2e:	4853      	ldr	r0, [pc, #332]	; (8002b7c <FreqMenu_DrawPresetMenu+0x1524>)
 8002a30:	f00c fd2e 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a34:	7b7b      	ldrb	r3, [r7, #13]
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a44:	2105      	movs	r1, #5
 8002a46:	484e      	ldr	r0, [pc, #312]	; (8002b80 <FreqMenu_DrawPresetMenu+0x1528>)
 8002a48:	f00c fd22 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a4c:	7b3b      	ldrb	r3, [r7, #12]
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	2300      	movs	r3, #0
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	2302      	movs	r3, #2
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a5c:	2105      	movs	r1, #5
 8002a5e:	4849      	ldr	r0, [pc, #292]	; (8002b84 <FreqMenu_DrawPresetMenu+0x152c>)
 8002a60:	f00c fd16 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a64:	7afb      	ldrb	r3, [r7, #11]
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	2300      	movs	r3, #0
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a74:	2105      	movs	r1, #5
 8002a76:	4844      	ldr	r0, [pc, #272]	; (8002b88 <FreqMenu_DrawPresetMenu+0x1530>)
 8002a78:	f00c fd0a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a7c:	7abb      	ldrb	r3, [r7, #10]
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	2300      	movs	r3, #0
 8002a82:	9301      	str	r3, [sp, #4]
 8002a84:	2302      	movs	r3, #2
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a8c:	2105      	movs	r1, #5
 8002a8e:	483f      	ldr	r0, [pc, #252]	; (8002b8c <FreqMenu_DrawPresetMenu+0x1534>)
 8002a90:	f00c fcfe 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a94:	7a7b      	ldrb	r3, [r7, #9]
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	2300      	movs	r3, #0
 8002a9a:	9301      	str	r3, [sp, #4]
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002aa4:	2105      	movs	r1, #5
 8002aa6:	483a      	ldr	r0, [pc, #232]	; (8002b90 <FreqMenu_DrawPresetMenu+0x1538>)
 8002aa8:	f00c fcf2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	9301      	str	r3, [sp, #4]
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002abc:	2178      	movs	r1, #120	; 0x78
 8002abe:	4835      	ldr	r0, [pc, #212]	; (8002b94 <FreqMenu_DrawPresetMenu+0x153c>)
 8002ac0:	f00c fce6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ac4:	7bbb      	ldrb	r3, [r7, #14]
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	2300      	movs	r3, #0
 8002aca:	9301      	str	r3, [sp, #4]
 8002acc:	2302      	movs	r3, #2
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ad4:	2178      	movs	r1, #120	; 0x78
 8002ad6:	4830      	ldr	r0, [pc, #192]	; (8002b98 <FreqMenu_DrawPresetMenu+0x1540>)
 8002ad8:	f00c fcda 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002adc:	7b7b      	ldrb	r3, [r7, #13]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002aec:	2178      	movs	r1, #120	; 0x78
 8002aee:	482b      	ldr	r0, [pc, #172]	; (8002b9c <FreqMenu_DrawPresetMenu+0x1544>)
 8002af0:	f00c fcce 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002af4:	7b3b      	ldrb	r3, [r7, #12]
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	2300      	movs	r3, #0
 8002afa:	9301      	str	r3, [sp, #4]
 8002afc:	2302      	movs	r3, #2
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b04:	2178      	movs	r1, #120	; 0x78
 8002b06:	4826      	ldr	r0, [pc, #152]	; (8002ba0 <FreqMenu_DrawPresetMenu+0x1548>)
 8002b08:	f00c fcc2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b0c:	7afb      	ldrb	r3, [r7, #11]
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	2300      	movs	r3, #0
 8002b12:	9301      	str	r3, [sp, #4]
 8002b14:	2302      	movs	r3, #2
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b1c:	2178      	movs	r1, #120	; 0x78
 8002b1e:	4821      	ldr	r0, [pc, #132]	; (8002ba4 <FreqMenu_DrawPresetMenu+0x154c>)
 8002b20:	f00c fcb6 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b24:	7abb      	ldrb	r3, [r7, #10]
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	2300      	movs	r3, #0
 8002b2a:	9301      	str	r3, [sp, #4]
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	9300      	str	r3, [sp, #0]
 8002b30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b34:	2178      	movs	r1, #120	; 0x78
 8002b36:	481c      	ldr	r0, [pc, #112]	; (8002ba8 <FreqMenu_DrawPresetMenu+0x1550>)
 8002b38:	f00c fcaa 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002b3c:	7a7b      	ldrb	r3, [r7, #9]
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002b44:	9301      	str	r3, [sp, #4]
 8002b46:	2302      	movs	r3, #2
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	2178      	movs	r1, #120	; 0x78
 8002b4e:	4817      	ldr	r0, [pc, #92]	; (8002bac <FreqMenu_DrawPresetMenu+0x1554>)
 8002b50:	f00c fc9e 	bl	800f490 <ILI9341_Draw_Text>
			break;
 8002b54:	bf00      	nop
 8002b56:	e00b      	b.n	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002b58:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002b5c:	9301      	str	r3, [sp, #4]
 8002b5e:	2301      	movs	r3, #1
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	2300      	movs	r3, #0
 8002b64:	22b4      	movs	r2, #180	; 0xb4
 8002b66:	2105      	movs	r1, #5
 8002b68:	4811      	ldr	r0, [pc, #68]	; (8002bb0 <FreqMenu_DrawPresetMenu+0x1558>)
 8002b6a:	f00c fc91 	bl	800f490 <ILI9341_Draw_Text>
}
 8002b6e:	e7ff      	b.n	8002b70 <FreqMenu_DrawPresetMenu+0x1518>
 8002b70:	bf00      	nop
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	08014524 	.word	0x08014524
 8002b7c:	0801452c 	.word	0x0801452c
 8002b80:	08014534 	.word	0x08014534
 8002b84:	0801453c 	.word	0x0801453c
 8002b88:	08014544 	.word	0x08014544
 8002b8c:	0801454c 	.word	0x0801454c
 8002b90:	08014554 	.word	0x08014554
 8002b94:	0801455c 	.word	0x0801455c
 8002b98:	08014564 	.word	0x08014564
 8002b9c:	0801456c 	.word	0x0801456c
 8002ba0:	08014574 	.word	0x08014574
 8002ba4:	0801457c 	.word	0x0801457c
 8002ba8:	08014584 	.word	0x08014584
 8002bac:	0801458c 	.word	0x0801458c
 8002bb0:	08014598 	.word	0x08014598

08002bb4 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002bba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bbe:	9301      	str	r3, [sp, #4]
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	220a      	movs	r2, #10
 8002bc8:	2105      	movs	r1, #5
 8002bca:	4804      	ldr	r0, [pc, #16]	; (8002bdc <FreqMenu_DrawAdjustMenu+0x28>)
 8002bcc:	f00c fc60 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002bd0:	f7fe f9aa 	bl	8000f28 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	080145c8 	.word	0x080145c8

08002be0 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002be0:	b5b0      	push	{r4, r5, r7, lr}
 8002be2:	b0a0      	sub	sp, #128	; 0x80
 8002be4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002be6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bea:	9301      	str	r3, [sp, #4]
 8002bec:	2302      	movs	r3, #2
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	220a      	movs	r2, #10
 8002bf4:	2105      	movs	r1, #5
 8002bf6:	48a2      	ldr	r0, [pc, #648]	; (8002e80 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002bf8:	f00c fc4a 	bl	800f490 <ILI9341_Draw_Text>


	// draw enabled status


	char enabled_text[20] = "";
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	667b      	str	r3, [r7, #100]	; 0x64
 8002c00:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	605a      	str	r2, [r3, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
 8002c0c:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002c0e:	4b9d      	ldr	r3, [pc, #628]	; (8002e84 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d109      	bne.n	8002c2e <FreqMenu_DrawSweepMenu+0x4e>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002c1a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c1e:	4a9a      	ldr	r2, [pc, #616]	; (8002e88 <FreqMenu_DrawSweepMenu+0x2a8>)
 8002c20:	461c      	mov	r4, r3
 8002c22:	4615      	mov	r5, r2
 8002c24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c28:	682b      	ldr	r3, [r5, #0]
 8002c2a:	7023      	strb	r3, [r4, #0]
 8002c2c:	e008      	b.n	8002c40 <FreqMenu_DrawSweepMenu+0x60>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002c2e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c32:	4a96      	ldr	r2, [pc, #600]	; (8002e8c <FreqMenu_DrawSweepMenu+0x2ac>)
 8002c34:	461c      	mov	r4, r3
 8002c36:	4615      	mov	r5, r2
 8002c38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c3c:	682b      	ldr	r3, [r5, #0]
 8002c3e:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c40:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002c44:	2300      	movs	r3, #0
 8002c46:	9301      	str	r3, [sp, #4]
 8002c48:	2302      	movs	r3, #2
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c50:	2228      	movs	r2, #40	; 0x28
 8002c52:	2105      	movs	r1, #5
 8002c54:	f00c fc1c 	bl	800f490 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002c58:	2300      	movs	r3, #0
 8002c5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c5c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
 8002c6a:	611a      	str	r2, [r3, #16]
 8002c6c:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 8002c6e:	f003 fe2d 	bl	80068cc <SM_GetOutputInHertz>
 8002c72:	ee10 3a10 	vmov	r3, s0
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fd fc8e 	bl	8000598 <__aeabi_f2d>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	460c      	mov	r4, r1
 8002c80:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c84:	e9cd 3400 	strd	r3, r4, [sp]
 8002c88:	4a81      	ldr	r2, [pc, #516]	; (8002e90 <FreqMenu_DrawSweepMenu+0x2b0>)
 8002c8a:	2119      	movs	r1, #25
 8002c8c:	f00d ffbc 	bl	8010c08 <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c90:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c94:	2300      	movs	r3, #0
 8002c96:	9301      	str	r3, [sp, #4]
 8002c98:	2302      	movs	r3, #2
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ca0:	223c      	movs	r2, #60	; 0x3c
 8002ca2:	2105      	movs	r1, #5
 8002ca4:	f00c fbf4 	bl	800f490 <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ca8:	2300      	movs	r3, #0
 8002caa:	9301      	str	r3, [sp, #4]
 8002cac:	2302      	movs	r3, #2
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cb4:	2264      	movs	r2, #100	; 0x64
 8002cb6:	2105      	movs	r1, #5
 8002cb8:	4876      	ldr	r0, [pc, #472]	; (8002e94 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002cba:	f00c fbe9 	bl	800f490 <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8002cbe:	4b71      	ldr	r3, [pc, #452]	; (8002e84 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	2b10      	cmp	r3, #16
 8002cc8:	d117      	bne.n	8002cfa <FreqMenu_DrawSweepMenu+0x11a>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cca:	2300      	movs	r3, #0
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	2302      	movs	r3, #2
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cd6:	2264      	movs	r2, #100	; 0x64
 8002cd8:	21eb      	movs	r1, #235	; 0xeb
 8002cda:	486f      	ldr	r0, [pc, #444]	; (8002e98 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002cdc:	f00c fbd8 	bl	800f490 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ce0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002ce4:	9301      	str	r3, [sp, #4]
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	2300      	movs	r3, #0
 8002cec:	2264      	movs	r2, #100	; 0x64
 8002cee:	f240 1109 	movw	r1, #265	; 0x109
 8002cf2:	486a      	ldr	r0, [pc, #424]	; (8002e9c <FreqMenu_DrawSweepMenu+0x2bc>)
 8002cf4:	f00c fbcc 	bl	800f490 <ILI9341_Draw_Text>
 8002cf8:	e016      	b.n	8002d28 <FreqMenu_DrawSweepMenu+0x148>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	9301      	str	r3, [sp, #4]
 8002cfe:	2302      	movs	r3, #2
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d06:	2264      	movs	r2, #100	; 0x64
 8002d08:	f240 1109 	movw	r1, #265	; 0x109
 8002d0c:	4863      	ldr	r0, [pc, #396]	; (8002e9c <FreqMenu_DrawSweepMenu+0x2bc>)
 8002d0e:	f00c fbbf 	bl	800f490 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d12:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d16:	9301      	str	r3, [sp, #4]
 8002d18:	2302      	movs	r3, #2
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	2264      	movs	r2, #100	; 0x64
 8002d20:	21eb      	movs	r1, #235	; 0xeb
 8002d22:	485d      	ldr	r0, [pc, #372]	; (8002e98 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002d24:	f00c fbb4 	bl	800f490 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002d28:	4b5d      	ldr	r3, [pc, #372]	; (8002ea0 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10b      	bne.n	8002d48 <FreqMenu_DrawSweepMenu+0x168>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d30:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d34:	9301      	str	r3, [sp, #4]
 8002d36:	2302      	movs	r3, #2
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	2278      	movs	r2, #120	; 0x78
 8002d3e:	2105      	movs	r1, #5
 8002d40:	4858      	ldr	r0, [pc, #352]	; (8002ea4 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d42:	f00c fba5 	bl	800f490 <ILI9341_Draw_Text>
 8002d46:	e00a      	b.n	8002d5e <FreqMenu_DrawSweepMenu+0x17e>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d48:	2300      	movs	r3, #0
 8002d4a:	9301      	str	r3, [sp, #4]
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d54:	2278      	movs	r2, #120	; 0x78
 8002d56:	2105      	movs	r1, #5
 8002d58:	4852      	ldr	r0, [pc, #328]	; (8002ea4 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d5a:	f00c fb99 	bl	800f490 <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002d5e:	2300      	movs	r3, #0
 8002d60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	605a      	str	r2, [r3, #4]
 8002d6c:	609a      	str	r2, [r3, #8]
 8002d6e:	60da      	str	r2, [r3, #12]
 8002d70:	611a      	str	r2, [r3, #16]
 8002d72:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002d74:	4b4c      	ldr	r3, [pc, #304]	; (8002ea8 <FreqMenu_DrawSweepMenu+0x2c8>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fd fc0d 	bl	8000598 <__aeabi_f2d>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	460c      	mov	r4, r1
 8002d82:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d86:	e9cd 3400 	strd	r3, r4, [sp]
 8002d8a:	4a48      	ldr	r2, [pc, #288]	; (8002eac <FreqMenu_DrawSweepMenu+0x2cc>)
 8002d8c:	2119      	movs	r1, #25
 8002d8e:	f00d ff3b 	bl	8010c08 <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d92:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d96:	2300      	movs	r3, #0
 8002d98:	9301      	str	r3, [sp, #4]
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002da2:	2278      	movs	r2, #120	; 0x78
 8002da4:	21b6      	movs	r1, #182	; 0xb6
 8002da6:	f00c fb73 	bl	800f490 <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002daa:	4b3d      	ldr	r3, [pc, #244]	; (8002ea0 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d10f      	bne.n	8002dd2 <FreqMenu_DrawSweepMenu+0x1f2>
 8002db2:	4b3f      	ldr	r3, [pc, #252]	; (8002eb0 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10b      	bne.n	8002dd2 <FreqMenu_DrawSweepMenu+0x1f2>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 8002dba:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002dbe:	9301      	str	r3, [sp, #4]
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	228c      	movs	r2, #140	; 0x8c
 8002dc8:	2105      	movs	r1, #5
 8002dca:	483a      	ldr	r0, [pc, #232]	; (8002eb4 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002dcc:	f00c fb60 	bl	800f490 <ILI9341_Draw_Text>
 8002dd0:	e00a      	b.n	8002de8 <FreqMenu_DrawSweepMenu+0x208>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dde:	228c      	movs	r2, #140	; 0x8c
 8002de0:	2105      	movs	r1, #5
 8002de2:	4834      	ldr	r0, [pc, #208]	; (8002eb4 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002de4:	f00c fb54 	bl	800f490 <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002de8:	2300      	movs	r3, #0
 8002dea:	61bb      	str	r3, [r7, #24]
 8002dec:	f107 031c 	add.w	r3, r7, #28
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002dfa:	4b2f      	ldr	r3, [pc, #188]	; (8002eb8 <FreqMenu_DrawSweepMenu+0x2d8>)
 8002dfc:	edd3 7a00 	vldr	s15, [r3]
 8002e00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	ee17 0a90 	vmov	r0, s15
 8002e12:	f003 fda1 	bl	8006958 <SM_ConvertPeriodToHertz>
 8002e16:	eeb0 7a40 	vmov.f32	s14, s0
 8002e1a:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002ebc <FreqMenu_DrawSweepMenu+0x2dc>
 8002e1e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e22:	ee16 0a90 	vmov	r0, s13
 8002e26:	f7fd fbb7 	bl	8000598 <__aeabi_f2d>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	f107 0018 	add.w	r0, r7, #24
 8002e32:	e9cd 3400 	strd	r3, r4, [sp]
 8002e36:	4a22      	ldr	r2, [pc, #136]	; (8002ec0 <FreqMenu_DrawSweepMenu+0x2e0>)
 8002e38:	2114      	movs	r1, #20
 8002e3a:	f00d fee5 	bl	8010c08 <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e3e:	f107 0018 	add.w	r0, r7, #24
 8002e42:	2300      	movs	r3, #0
 8002e44:	9301      	str	r3, [sp, #4]
 8002e46:	2302      	movs	r3, #2
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e4e:	228c      	movs	r2, #140	; 0x8c
 8002e50:	219e      	movs	r1, #158	; 0x9e
 8002e52:	f00c fb1d 	bl	800f490 <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002e56:	4b12      	ldr	r3, [pc, #72]	; (8002ea0 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d134      	bne.n	8002ec8 <FreqMenu_DrawSweepMenu+0x2e8>
 8002e5e:	4b14      	ldr	r3, [pc, #80]	; (8002eb0 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d130      	bne.n	8002ec8 <FreqMenu_DrawSweepMenu+0x2e8>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8002e66:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002e6a:	9301      	str	r3, [sp, #4]
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	2300      	movs	r3, #0
 8002e72:	22a0      	movs	r2, #160	; 0xa0
 8002e74:	2105      	movs	r1, #5
 8002e76:	4813      	ldr	r0, [pc, #76]	; (8002ec4 <FreqMenu_DrawSweepMenu+0x2e4>)
 8002e78:	f00c fb0a 	bl	800f490 <ILI9341_Draw_Text>
 8002e7c:	e02f      	b.n	8002ede <FreqMenu_DrawSweepMenu+0x2fe>
 8002e7e:	bf00      	nop
 8002e80:	080145dc 	.word	0x080145dc
 8002e84:	40000c00 	.word	0x40000c00
 8002e88:	080145f0 	.word	0x080145f0
 8002e8c:	08014604 	.word	0x08014604
 8002e90:	08014618 	.word	0x08014618
 8002e94:	0801462c 	.word	0x0801462c
 8002e98:	08014638 	.word	0x08014638
 8002e9c:	0801463c 	.word	0x0801463c
 8002ea0:	20001e59 	.word	0x20001e59
 8002ea4:	08014644 	.word	0x08014644
 8002ea8:	2000226c 	.word	0x2000226c
 8002eac:	08014654 	.word	0x08014654
 8002eb0:	20001e58 	.word	0x20001e58
 8002eb4:	08014660 	.word	0x08014660
 8002eb8:	20000120 	.word	0x20000120
 8002ebc:	42f00000 	.word	0x42f00000
 8002ec0:	08014670 	.word	0x08014670
 8002ec4:	0801467c 	.word	0x0801467c
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ec8:	2300      	movs	r3, #0
 8002eca:	9301      	str	r3, [sp, #4]
 8002ecc:	2302      	movs	r3, #2
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ed4:	22a0      	movs	r2, #160	; 0xa0
 8002ed6:	2105      	movs	r1, #5
 8002ed8:	484d      	ldr	r0, [pc, #308]	; (8003010 <FreqMenu_DrawSweepMenu+0x430>)
 8002eda:	f00c fad9 	bl	800f490 <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002ede:	2300      	movs	r3, #0
 8002ee0:	607b      	str	r3, [r7, #4]
 8002ee2:	f107 0308 	add.w	r3, r7, #8
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	609a      	str	r2, [r3, #8]
 8002eee:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002ef0:	4b48      	ldr	r3, [pc, #288]	; (8003014 <FreqMenu_DrawSweepMenu+0x434>)
 8002ef2:	edd3 7a00 	vldr	s15, [r3]
 8002ef6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002efa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	4619      	mov	r1, r3
 8002f04:	ee17 0a90 	vmov	r0, s15
 8002f08:	f003 fd26 	bl	8006958 <SM_ConvertPeriodToHertz>
 8002f0c:	eeb0 7a40 	vmov.f32	s14, s0
 8002f10:	eddf 7a41 	vldr	s15, [pc, #260]	; 8003018 <FreqMenu_DrawSweepMenu+0x438>
 8002f14:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f18:	ee16 0a90 	vmov	r0, s13
 8002f1c:	f7fd fb3c 	bl	8000598 <__aeabi_f2d>
 8002f20:	4603      	mov	r3, r0
 8002f22:	460c      	mov	r4, r1
 8002f24:	1d38      	adds	r0, r7, #4
 8002f26:	e9cd 3400 	strd	r3, r4, [sp]
 8002f2a:	4a3c      	ldr	r2, [pc, #240]	; (800301c <FreqMenu_DrawSweepMenu+0x43c>)
 8002f2c:	2114      	movs	r1, #20
 8002f2e:	f00d fe6b 	bl	8010c08 <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002f32:	1d38      	adds	r0, r7, #4
 8002f34:	2300      	movs	r3, #0
 8002f36:	9301      	str	r3, [sp, #4]
 8002f38:	2302      	movs	r3, #2
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002f40:	22a0      	movs	r2, #160	; 0xa0
 8002f42:	21aa      	movs	r1, #170	; 0xaa
 8002f44:	f00c faa4 	bl	800f490 <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002f48:	4b35      	ldr	r3, [pc, #212]	; (8003020 <FreqMenu_DrawSweepMenu+0x440>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d10b      	bne.n	8002f6c <FreqMenu_DrawSweepMenu+0x38c>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f54:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f58:	9301      	str	r3, [sp, #4]
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	2300      	movs	r3, #0
 8002f60:	22d5      	movs	r2, #213	; 0xd5
 8002f62:	2106      	movs	r1, #6
 8002f64:	482f      	ldr	r0, [pc, #188]	; (8003024 <FreqMenu_DrawSweepMenu+0x444>)
 8002f66:	f00c fa93 	bl	800f490 <ILI9341_Draw_Text>
 8002f6a:	e00a      	b.n	8002f82 <FreqMenu_DrawSweepMenu+0x3a2>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f6c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f70:	9301      	str	r3, [sp, #4]
 8002f72:	2302      	movs	r3, #2
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	2300      	movs	r3, #0
 8002f78:	22d5      	movs	r2, #213	; 0xd5
 8002f7a:	2105      	movs	r1, #5
 8002f7c:	482a      	ldr	r0, [pc, #168]	; (8003028 <FreqMenu_DrawSweepMenu+0x448>)
 8002f7e:	f00c fa87 	bl	800f490 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f82:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f86:	9301      	str	r3, [sp, #4]
 8002f88:	2302      	movs	r3, #2
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	22cc      	movs	r2, #204	; 0xcc
 8002f90:	2168      	movs	r1, #104	; 0x68
 8002f92:	4826      	ldr	r0, [pc, #152]	; (800302c <FreqMenu_DrawSweepMenu+0x44c>)
 8002f94:	f00c fa7c 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f98:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f9c:	9301      	str	r3, [sp, #4]
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	22de      	movs	r2, #222	; 0xde
 8002fa6:	2161      	movs	r1, #97	; 0x61
 8002fa8:	4821      	ldr	r0, [pc, #132]	; (8003030 <FreqMenu_DrawSweepMenu+0x450>)
 8002faa:	f00c fa71 	bl	800f490 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002fae:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002fb2:	9301      	str	r3, [sp, #4]
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	9300      	str	r3, [sp, #0]
 8002fb8:	2300      	movs	r3, #0
 8002fba:	22cc      	movs	r2, #204	; 0xcc
 8002fbc:	21b7      	movs	r1, #183	; 0xb7
 8002fbe:	481b      	ldr	r0, [pc, #108]	; (800302c <FreqMenu_DrawSweepMenu+0x44c>)
 8002fc0:	f00c fa66 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002fc4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002fc8:	9301      	str	r3, [sp, #4]
 8002fca:	2302      	movs	r3, #2
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	2300      	movs	r3, #0
 8002fd0:	22de      	movs	r2, #222	; 0xde
 8002fd2:	21ad      	movs	r1, #173	; 0xad
 8002fd4:	4817      	ldr	r0, [pc, #92]	; (8003034 <FreqMenu_DrawSweepMenu+0x454>)
 8002fd6:	f00c fa5b 	bl	800f490 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002fda:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002fde:	9301      	str	r3, [sp, #4]
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	22cc      	movs	r2, #204	; 0xcc
 8002fe8:	f240 1107 	movw	r1, #263	; 0x107
 8002fec:	480f      	ldr	r0, [pc, #60]	; (800302c <FreqMenu_DrawSweepMenu+0x44c>)
 8002fee:	f00c fa4f 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002ff2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002ff6:	9301      	str	r3, [sp, #4]
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	22de      	movs	r2, #222	; 0xde
 8003000:	21fc      	movs	r1, #252	; 0xfc
 8003002:	480d      	ldr	r0, [pc, #52]	; (8003038 <FreqMenu_DrawSweepMenu+0x458>)
 8003004:	f00c fa44 	bl	800f490 <ILI9341_Draw_Text>
}
 8003008:	bf00      	nop
 800300a:	3778      	adds	r7, #120	; 0x78
 800300c:	46bd      	mov	sp, r7
 800300e:	bdb0      	pop	{r4, r5, r7, pc}
 8003010:	0801467c 	.word	0x0801467c
 8003014:	20000124 	.word	0x20000124
 8003018:	42f00000 	.word	0x42f00000
 800301c:	0801468c 	.word	0x0801468c
 8003020:	40000c00 	.word	0x40000c00
 8003024:	08014698 	.word	0x08014698
 8003028:	080146a0 	.word	0x080146a0
 800302c:	080146a8 	.word	0x080146a8
 8003030:	080146ac 	.word	0x080146ac
 8003034:	080146b4 	.word	0x080146b4
 8003038:	080146bc 	.word	0x080146bc

0800303c <FreqMenu_DrawPrescalerMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPrescalerMenu()
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->PSC", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003042:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003046:	9301      	str	r3, [sp, #4]
 8003048:	2302      	movs	r3, #2
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	2300      	movs	r3, #0
 800304e:	220a      	movs	r2, #10
 8003050:	2105      	movs	r1, #5
 8003052:	4804      	ldr	r0, [pc, #16]	; (8003064 <FreqMenu_DrawPrescalerMenu+0x28>)
 8003054:	f00c fa1c 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003058:	f7fd ff66 	bl	8000f28 <DM_DisplayFormattedOutput>

}
 800305c:	bf00      	nop
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	080146c4 	.word	0x080146c4

08003068 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003072:	79fb      	ldrb	r3, [r7, #7]
 8003074:	2b02      	cmp	r3, #2
 8003076:	d007      	beq.n	8003088 <FuncMenu_DrawMenu+0x20>
 8003078:	2b03      	cmp	r3, #3
 800307a:	d009      	beq.n	8003090 <FuncMenu_DrawMenu+0x28>
 800307c:	2b01      	cmp	r3, #1
 800307e:	d000      	beq.n	8003082 <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_Aux_MENU:
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
			break;

		default:
			break;
 8003080:	e00a      	b.n	8003098 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 8003082:	f000 f80d 	bl	80030a0 <FuncMenu_DrawMainMenu>
			break;
 8003086:	e007      	b.n	8003098 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 8003088:	2000      	movs	r0, #0
 800308a:	f000 f851 	bl	8003130 <FuncMenu_DrawOutputMenu>
			break;
 800308e:	e003      	b.n	8003098 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
 8003090:	2001      	movs	r0, #1
 8003092:	f000 f84d 	bl	8003130 <FuncMenu_DrawOutputMenu>
			break;
 8003096:	bf00      	nop

	}
}
 8003098:	bf00      	nop
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80030a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030aa:	9301      	str	r3, [sp, #4]
 80030ac:	2302      	movs	r3, #2
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2300      	movs	r3, #0
 80030b2:	220a      	movs	r2, #10
 80030b4:	210a      	movs	r1, #10
 80030b6:	481a      	ldr	r0, [pc, #104]	; (8003120 <FuncMenu_DrawMainMenu+0x80>)
 80030b8:	f00c f9ea 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 80030bc:	f7fd ff34 	bl	8000f28 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80030c0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	2302      	movs	r3, #2
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	2300      	movs	r3, #0
 80030cc:	22d2      	movs	r2, #210	; 0xd2
 80030ce:	2105      	movs	r1, #5
 80030d0:	4814      	ldr	r0, [pc, #80]	; (8003124 <FuncMenu_DrawMainMenu+0x84>)
 80030d2:	f00c f9dd 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("AUX", 	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80030d6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80030da:	9301      	str	r3, [sp, #4]
 80030dc:	2302      	movs	r3, #2
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	2300      	movs	r3, #0
 80030e2:	22d2      	movs	r2, #210	; 0xd2
 80030e4:	2164      	movs	r1, #100	; 0x64
 80030e6:	4810      	ldr	r0, [pc, #64]	; (8003128 <FuncMenu_DrawMainMenu+0x88>)
 80030e8:	f00c f9d2 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80030ec:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	2302      	movs	r3, #2
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	2300      	movs	r3, #0
 80030f8:	22d2      	movs	r2, #210	; 0xd2
 80030fa:	21af      	movs	r1, #175	; 0xaf
 80030fc:	480b      	ldr	r0, [pc, #44]	; (800312c <FuncMenu_DrawMainMenu+0x8c>)
 80030fe:	f00c f9c7 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003102:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003106:	9301      	str	r3, [sp, #4]
 8003108:	2302      	movs	r3, #2
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	2300      	movs	r3, #0
 800310e:	22d2      	movs	r2, #210	; 0xd2
 8003110:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003114:	4805      	ldr	r0, [pc, #20]	; (800312c <FuncMenu_DrawMainMenu+0x8c>)
 8003116:	f00c f9bb 	bl	800f490 <ILI9341_Draw_Text>
}
 800311a:	bf00      	nop
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	080146d4 	.word	0x080146d4
 8003124:	080146e0 	.word	0x080146e0
 8003128:	080146e8 	.word	0x080146e8
 800312c:	080146ec 	.word	0x080146ec

08003130 <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 8003130:	b590      	push	{r4, r7, lr}
 8003132:	b089      	sub	sp, #36	; 0x24
 8003134:	af02      	add	r7, sp, #8
 8003136:	4603      	mov	r3, r0
 8003138:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00b      	beq.n	8003158 <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->AUX", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003140:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003144:	9301      	str	r3, [sp, #4]
 8003146:	2302      	movs	r3, #2
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	2300      	movs	r3, #0
 800314c:	220a      	movs	r2, #10
 800314e:	210a      	movs	r1, #10
 8003150:	4896      	ldr	r0, [pc, #600]	; (80033ac <FuncMenu_DrawOutputMenu+0x27c>)
 8003152:	f00c f99d 	bl	800f490 <ILI9341_Draw_Text>
 8003156:	e00a      	b.n	800316e <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003158:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800315c:	9301      	str	r3, [sp, #4]
 800315e:	2302      	movs	r3, #2
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	2300      	movs	r3, #0
 8003164:	220a      	movs	r2, #10
 8003166:	210a      	movs	r1, #10
 8003168:	4891      	ldr	r0, [pc, #580]	; (80033b0 <FuncMenu_DrawOutputMenu+0x280>)
 800316a:	f00c f991 	bl	800f490 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	4618      	mov	r0, r3
 8003172:	f003 f913 	bl	800639c <SM_GetOutputChannel>
 8003176:	4603      	mov	r3, r0
 8003178:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800317c:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 8424 	beq.w	80039ce <FuncMenu_DrawOutputMenu+0x89e>
	{
		switch(func_profileTmp->func)
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b06      	cmp	r3, #6
 800318c:	f200 841f 	bhi.w	80039ce <FuncMenu_DrawOutputMenu+0x89e>
 8003190:	a201      	add	r2, pc, #4	; (adr r2, 8003198 <FuncMenu_DrawOutputMenu+0x68>)
 8003192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003196:	bf00      	nop
 8003198:	080031b5 	.word	0x080031b5
 800319c:	080032b1 	.word	0x080032b1
 80031a0:	080033d5 	.word	0x080033d5
 80031a4:	080034d1 	.word	0x080034d1
 80031a8:	080035cd 	.word	0x080035cd
 80031ac:	08003705 	.word	0x08003705
 80031b0:	08003817 	.word	0x08003817
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80031b4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80031b8:	9301      	str	r3, [sp, #4]
 80031ba:	2302      	movs	r3, #2
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	2300      	movs	r3, #0
 80031c0:	2232      	movs	r2, #50	; 0x32
 80031c2:	210a      	movs	r1, #10
 80031c4:	487b      	ldr	r0, [pc, #492]	; (80033b4 <FuncMenu_DrawOutputMenu+0x284>)
 80031c6:	f00c f963 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031ca:	2300      	movs	r3, #0
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	2302      	movs	r3, #2
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031d6:	2246      	movs	r2, #70	; 0x46
 80031d8:	210a      	movs	r1, #10
 80031da:	4877      	ldr	r0, [pc, #476]	; (80033b8 <FuncMenu_DrawOutputMenu+0x288>)
 80031dc:	f00c f958 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031e0:	2300      	movs	r3, #0
 80031e2:	9301      	str	r3, [sp, #4]
 80031e4:	2302      	movs	r3, #2
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031ec:	225a      	movs	r2, #90	; 0x5a
 80031ee:	210a      	movs	r1, #10
 80031f0:	4872      	ldr	r0, [pc, #456]	; (80033bc <FuncMenu_DrawOutputMenu+0x28c>)
 80031f2:	f00c f94d 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031f6:	2300      	movs	r3, #0
 80031f8:	9301      	str	r3, [sp, #4]
 80031fa:	2302      	movs	r3, #2
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003202:	226e      	movs	r2, #110	; 0x6e
 8003204:	210a      	movs	r1, #10
 8003206:	486e      	ldr	r0, [pc, #440]	; (80033c0 <FuncMenu_DrawOutputMenu+0x290>)
 8003208:	f00c f942 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800320c:	2300      	movs	r3, #0
 800320e:	9301      	str	r3, [sp, #4]
 8003210:	2302      	movs	r3, #2
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003218:	2282      	movs	r2, #130	; 0x82
 800321a:	210a      	movs	r1, #10
 800321c:	4869      	ldr	r0, [pc, #420]	; (80033c4 <FuncMenu_DrawOutputMenu+0x294>)
 800321e:	f00c f937 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003222:	2300      	movs	r3, #0
 8003224:	9301      	str	r3, [sp, #4]
 8003226:	2302      	movs	r3, #2
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800322e:	2296      	movs	r2, #150	; 0x96
 8003230:	210a      	movs	r1, #10
 8003232:	4865      	ldr	r0, [pc, #404]	; (80033c8 <FuncMenu_DrawOutputMenu+0x298>)
 8003234:	f00c f92c 	bl	800f490 <ILI9341_Draw_Text>

				if(pOutChan)
 8003238:	79fb      	ldrb	r3, [r7, #7]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00a      	beq.n	8003254 <FuncMenu_DrawOutputMenu+0x124>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800323e:	2300      	movs	r3, #0
 8003240:	9301      	str	r3, [sp, #4]
 8003242:	2302      	movs	r3, #2
 8003244:	9300      	str	r3, [sp, #0]
 8003246:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800324a:	22aa      	movs	r2, #170	; 0xaa
 800324c:	210a      	movs	r1, #10
 800324e:	485f      	ldr	r0, [pc, #380]	; (80033cc <FuncMenu_DrawOutputMenu+0x29c>)
 8003250:	f00c f91e 	bl	800f490 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003254:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003258:	9301      	str	r3, [sp, #4]
 800325a:	2302      	movs	r3, #2
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	2300      	movs	r3, #0
 8003260:	22d2      	movs	r2, #210	; 0xd2
 8003262:	2105      	movs	r1, #5
 8003264:	485a      	ldr	r0, [pc, #360]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003266:	f00c f913 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800326a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800326e:	9301      	str	r3, [sp, #4]
 8003270:	2302      	movs	r3, #2
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	2300      	movs	r3, #0
 8003276:	22d2      	movs	r2, #210	; 0xd2
 8003278:	2161      	movs	r1, #97	; 0x61
 800327a:	4855      	ldr	r0, [pc, #340]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 800327c:	f00c f908 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003280:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003284:	9301      	str	r3, [sp, #4]
 8003286:	2302      	movs	r3, #2
 8003288:	9300      	str	r3, [sp, #0]
 800328a:	2300      	movs	r3, #0
 800328c:	22d2      	movs	r2, #210	; 0xd2
 800328e:	21af      	movs	r1, #175	; 0xaf
 8003290:	484f      	ldr	r0, [pc, #316]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003292:	f00c f8fd 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003296:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800329a:	9301      	str	r3, [sp, #4]
 800329c:	2302      	movs	r3, #2
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	2300      	movs	r3, #0
 80032a2:	22d2      	movs	r2, #210	; 0xd2
 80032a4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80032a8:	4849      	ldr	r0, [pc, #292]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 80032aa:	f00c f8f1 	bl	800f490 <ILI9341_Draw_Text>
				break;
 80032ae:	e38e      	b.n	80039ce <FuncMenu_DrawOutputMenu+0x89e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032b0:	2300      	movs	r3, #0
 80032b2:	9301      	str	r3, [sp, #4]
 80032b4:	2302      	movs	r3, #2
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032bc:	2232      	movs	r2, #50	; 0x32
 80032be:	210a      	movs	r1, #10
 80032c0:	483c      	ldr	r0, [pc, #240]	; (80033b4 <FuncMenu_DrawOutputMenu+0x284>)
 80032c2:	f00c f8e5 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80032c6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80032ca:	9301      	str	r3, [sp, #4]
 80032cc:	2302      	movs	r3, #2
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	2300      	movs	r3, #0
 80032d2:	2246      	movs	r2, #70	; 0x46
 80032d4:	210a      	movs	r1, #10
 80032d6:	4838      	ldr	r0, [pc, #224]	; (80033b8 <FuncMenu_DrawOutputMenu+0x288>)
 80032d8:	f00c f8da 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032dc:	2300      	movs	r3, #0
 80032de:	9301      	str	r3, [sp, #4]
 80032e0:	2302      	movs	r3, #2
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032e8:	225a      	movs	r2, #90	; 0x5a
 80032ea:	210a      	movs	r1, #10
 80032ec:	4833      	ldr	r0, [pc, #204]	; (80033bc <FuncMenu_DrawOutputMenu+0x28c>)
 80032ee:	f00c f8cf 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032f2:	2300      	movs	r3, #0
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	2302      	movs	r3, #2
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032fe:	226e      	movs	r2, #110	; 0x6e
 8003300:	210a      	movs	r1, #10
 8003302:	482f      	ldr	r0, [pc, #188]	; (80033c0 <FuncMenu_DrawOutputMenu+0x290>)
 8003304:	f00c f8c4 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003308:	2300      	movs	r3, #0
 800330a:	9301      	str	r3, [sp, #4]
 800330c:	2302      	movs	r3, #2
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003314:	2282      	movs	r2, #130	; 0x82
 8003316:	210a      	movs	r1, #10
 8003318:	482a      	ldr	r0, [pc, #168]	; (80033c4 <FuncMenu_DrawOutputMenu+0x294>)
 800331a:	f00c f8b9 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800331e:	2300      	movs	r3, #0
 8003320:	9301      	str	r3, [sp, #4]
 8003322:	2302      	movs	r3, #2
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800332a:	2296      	movs	r2, #150	; 0x96
 800332c:	210a      	movs	r1, #10
 800332e:	4826      	ldr	r0, [pc, #152]	; (80033c8 <FuncMenu_DrawOutputMenu+0x298>)
 8003330:	f00c f8ae 	bl	800f490 <ILI9341_Draw_Text>

				if(pOutChan)
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00a      	beq.n	8003350 <FuncMenu_DrawOutputMenu+0x220>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800333a:	2300      	movs	r3, #0
 800333c:	9301      	str	r3, [sp, #4]
 800333e:	2302      	movs	r3, #2
 8003340:	9300      	str	r3, [sp, #0]
 8003342:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003346:	22aa      	movs	r2, #170	; 0xaa
 8003348:	210a      	movs	r1, #10
 800334a:	4820      	ldr	r0, [pc, #128]	; (80033cc <FuncMenu_DrawOutputMenu+0x29c>)
 800334c:	f00c f8a0 	bl	800f490 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003350:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003354:	9301      	str	r3, [sp, #4]
 8003356:	2302      	movs	r3, #2
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	2300      	movs	r3, #0
 800335c:	22d2      	movs	r2, #210	; 0xd2
 800335e:	2105      	movs	r1, #5
 8003360:	481b      	ldr	r0, [pc, #108]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003362:	f00c f895 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003366:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800336a:	9301      	str	r3, [sp, #4]
 800336c:	2302      	movs	r3, #2
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	2300      	movs	r3, #0
 8003372:	22d2      	movs	r2, #210	; 0xd2
 8003374:	2161      	movs	r1, #97	; 0x61
 8003376:	4816      	ldr	r0, [pc, #88]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003378:	f00c f88a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800337c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003380:	9301      	str	r3, [sp, #4]
 8003382:	2302      	movs	r3, #2
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	2300      	movs	r3, #0
 8003388:	22d2      	movs	r2, #210	; 0xd2
 800338a:	21af      	movs	r1, #175	; 0xaf
 800338c:	4810      	ldr	r0, [pc, #64]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 800338e:	f00c f87f 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003392:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003396:	9301      	str	r3, [sp, #4]
 8003398:	2302      	movs	r3, #2
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	2300      	movs	r3, #0
 800339e:	22d2      	movs	r2, #210	; 0xd2
 80033a0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80033a4:	480a      	ldr	r0, [pc, #40]	; (80033d0 <FuncMenu_DrawOutputMenu+0x2a0>)
 80033a6:	f00c f873 	bl	800f490 <ILI9341_Draw_Text>
				break;
 80033aa:	e310      	b.n	80039ce <FuncMenu_DrawOutputMenu+0x89e>
 80033ac:	080146f4 	.word	0x080146f4
 80033b0:	08014704 	.word	0x08014704
 80033b4:	08014714 	.word	0x08014714
 80033b8:	0801471c 	.word	0x0801471c
 80033bc:	08014728 	.word	0x08014728
 80033c0:	08014730 	.word	0x08014730
 80033c4:	0801473c 	.word	0x0801473c
 80033c8:	08014748 	.word	0x08014748
 80033cc:	08014750 	.word	0x08014750
 80033d0:	080146ec 	.word	0x080146ec
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033d4:	2300      	movs	r3, #0
 80033d6:	9301      	str	r3, [sp, #4]
 80033d8:	2302      	movs	r3, #2
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033e0:	2232      	movs	r2, #50	; 0x32
 80033e2:	210a      	movs	r1, #10
 80033e4:	48be      	ldr	r0, [pc, #760]	; (80036e0 <FuncMenu_DrawOutputMenu+0x5b0>)
 80033e6:	f00c f853 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033ea:	2300      	movs	r3, #0
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	2302      	movs	r3, #2
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033f6:	2246      	movs	r2, #70	; 0x46
 80033f8:	210a      	movs	r1, #10
 80033fa:	48ba      	ldr	r0, [pc, #744]	; (80036e4 <FuncMenu_DrawOutputMenu+0x5b4>)
 80033fc:	f00c f848 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003400:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003404:	9301      	str	r3, [sp, #4]
 8003406:	2302      	movs	r3, #2
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	2300      	movs	r3, #0
 800340c:	225a      	movs	r2, #90	; 0x5a
 800340e:	210a      	movs	r1, #10
 8003410:	48b5      	ldr	r0, [pc, #724]	; (80036e8 <FuncMenu_DrawOutputMenu+0x5b8>)
 8003412:	f00c f83d 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003416:	2300      	movs	r3, #0
 8003418:	9301      	str	r3, [sp, #4]
 800341a:	2302      	movs	r3, #2
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003422:	226e      	movs	r2, #110	; 0x6e
 8003424:	210a      	movs	r1, #10
 8003426:	48b1      	ldr	r0, [pc, #708]	; (80036ec <FuncMenu_DrawOutputMenu+0x5bc>)
 8003428:	f00c f832 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800342c:	2300      	movs	r3, #0
 800342e:	9301      	str	r3, [sp, #4]
 8003430:	2302      	movs	r3, #2
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003438:	2282      	movs	r2, #130	; 0x82
 800343a:	210a      	movs	r1, #10
 800343c:	48ac      	ldr	r0, [pc, #688]	; (80036f0 <FuncMenu_DrawOutputMenu+0x5c0>)
 800343e:	f00c f827 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003442:	2300      	movs	r3, #0
 8003444:	9301      	str	r3, [sp, #4]
 8003446:	2302      	movs	r3, #2
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800344e:	2296      	movs	r2, #150	; 0x96
 8003450:	210a      	movs	r1, #10
 8003452:	48a8      	ldr	r0, [pc, #672]	; (80036f4 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003454:	f00c f81c 	bl	800f490 <ILI9341_Draw_Text>
				if(pOutChan)
 8003458:	79fb      	ldrb	r3, [r7, #7]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <FuncMenu_DrawOutputMenu+0x344>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800345e:	2300      	movs	r3, #0
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	2302      	movs	r3, #2
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800346a:	22aa      	movs	r2, #170	; 0xaa
 800346c:	210a      	movs	r1, #10
 800346e:	48a2      	ldr	r0, [pc, #648]	; (80036f8 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003470:	f00c f80e 	bl	800f490 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003474:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003478:	9301      	str	r3, [sp, #4]
 800347a:	2302      	movs	r3, #2
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	2300      	movs	r3, #0
 8003480:	22d2      	movs	r2, #210	; 0xd2
 8003482:	2105      	movs	r1, #5
 8003484:	489d      	ldr	r0, [pc, #628]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003486:	f00c f803 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800348a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800348e:	9301      	str	r3, [sp, #4]
 8003490:	2302      	movs	r3, #2
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	2300      	movs	r3, #0
 8003496:	22d2      	movs	r2, #210	; 0xd2
 8003498:	2161      	movs	r1, #97	; 0x61
 800349a:	4898      	ldr	r0, [pc, #608]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 800349c:	f00b fff8 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80034a0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80034a4:	9301      	str	r3, [sp, #4]
 80034a6:	2302      	movs	r3, #2
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	2300      	movs	r3, #0
 80034ac:	22d2      	movs	r2, #210	; 0xd2
 80034ae:	21af      	movs	r1, #175	; 0xaf
 80034b0:	4892      	ldr	r0, [pc, #584]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 80034b2:	f00b ffed 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80034b6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80034ba:	9301      	str	r3, [sp, #4]
 80034bc:	2302      	movs	r3, #2
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	2300      	movs	r3, #0
 80034c2:	22d2      	movs	r2, #210	; 0xd2
 80034c4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80034c8:	488c      	ldr	r0, [pc, #560]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 80034ca:	f00b ffe1 	bl	800f490 <ILI9341_Draw_Text>
				break;
 80034ce:	e27e      	b.n	80039ce <FuncMenu_DrawOutputMenu+0x89e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034d0:	2300      	movs	r3, #0
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	2302      	movs	r3, #2
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034dc:	2232      	movs	r2, #50	; 0x32
 80034de:	210a      	movs	r1, #10
 80034e0:	487f      	ldr	r0, [pc, #508]	; (80036e0 <FuncMenu_DrawOutputMenu+0x5b0>)
 80034e2:	f00b ffd5 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034e6:	2300      	movs	r3, #0
 80034e8:	9301      	str	r3, [sp, #4]
 80034ea:	2302      	movs	r3, #2
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034f2:	2246      	movs	r2, #70	; 0x46
 80034f4:	210a      	movs	r1, #10
 80034f6:	487b      	ldr	r0, [pc, #492]	; (80036e4 <FuncMenu_DrawOutputMenu+0x5b4>)
 80034f8:	f00b ffca 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034fc:	2300      	movs	r3, #0
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	2302      	movs	r3, #2
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003508:	225a      	movs	r2, #90	; 0x5a
 800350a:	210a      	movs	r1, #10
 800350c:	4876      	ldr	r0, [pc, #472]	; (80036e8 <FuncMenu_DrawOutputMenu+0x5b8>)
 800350e:	f00b ffbf 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003512:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003516:	9301      	str	r3, [sp, #4]
 8003518:	2302      	movs	r3, #2
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	2300      	movs	r3, #0
 800351e:	226e      	movs	r2, #110	; 0x6e
 8003520:	210a      	movs	r1, #10
 8003522:	4872      	ldr	r0, [pc, #456]	; (80036ec <FuncMenu_DrawOutputMenu+0x5bc>)
 8003524:	f00b ffb4 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003528:	2300      	movs	r3, #0
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	2302      	movs	r3, #2
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003534:	2282      	movs	r2, #130	; 0x82
 8003536:	210a      	movs	r1, #10
 8003538:	486d      	ldr	r0, [pc, #436]	; (80036f0 <FuncMenu_DrawOutputMenu+0x5c0>)
 800353a:	f00b ffa9 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800353e:	2300      	movs	r3, #0
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	2302      	movs	r3, #2
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800354a:	2296      	movs	r2, #150	; 0x96
 800354c:	210a      	movs	r1, #10
 800354e:	4869      	ldr	r0, [pc, #420]	; (80036f4 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003550:	f00b ff9e 	bl	800f490 <ILI9341_Draw_Text>

				if(pOutChan)
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <FuncMenu_DrawOutputMenu+0x440>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800355a:	2300      	movs	r3, #0
 800355c:	9301      	str	r3, [sp, #4]
 800355e:	2302      	movs	r3, #2
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003566:	22aa      	movs	r2, #170	; 0xaa
 8003568:	210a      	movs	r1, #10
 800356a:	4863      	ldr	r0, [pc, #396]	; (80036f8 <FuncMenu_DrawOutputMenu+0x5c8>)
 800356c:	f00b ff90 	bl	800f490 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003570:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003574:	9301      	str	r3, [sp, #4]
 8003576:	2302      	movs	r3, #2
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	2300      	movs	r3, #0
 800357c:	22d2      	movs	r2, #210	; 0xd2
 800357e:	2105      	movs	r1, #5
 8003580:	485e      	ldr	r0, [pc, #376]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003582:	f00b ff85 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003586:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800358a:	9301      	str	r3, [sp, #4]
 800358c:	2302      	movs	r3, #2
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	2300      	movs	r3, #0
 8003592:	22d2      	movs	r2, #210	; 0xd2
 8003594:	2161      	movs	r1, #97	; 0x61
 8003596:	4859      	ldr	r0, [pc, #356]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003598:	f00b ff7a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800359c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80035a0:	9301      	str	r3, [sp, #4]
 80035a2:	2302      	movs	r3, #2
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	2300      	movs	r3, #0
 80035a8:	22d2      	movs	r2, #210	; 0xd2
 80035aa:	21af      	movs	r1, #175	; 0xaf
 80035ac:	4853      	ldr	r0, [pc, #332]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 80035ae:	f00b ff6f 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80035b2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80035b6:	9301      	str	r3, [sp, #4]
 80035b8:	2302      	movs	r3, #2
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	2300      	movs	r3, #0
 80035be:	22d2      	movs	r2, #210	; 0xd2
 80035c0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80035c4:	484d      	ldr	r0, [pc, #308]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 80035c6:	f00b ff63 	bl	800f490 <ILI9341_Draw_Text>
				break;
 80035ca:	e200      	b.n	80039ce <FuncMenu_DrawOutputMenu+0x89e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035cc:	2300      	movs	r3, #0
 80035ce:	9301      	str	r3, [sp, #4]
 80035d0:	2302      	movs	r3, #2
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035d8:	2232      	movs	r2, #50	; 0x32
 80035da:	210a      	movs	r1, #10
 80035dc:	4840      	ldr	r0, [pc, #256]	; (80036e0 <FuncMenu_DrawOutputMenu+0x5b0>)
 80035de:	f00b ff57 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035e2:	2300      	movs	r3, #0
 80035e4:	9301      	str	r3, [sp, #4]
 80035e6:	2302      	movs	r3, #2
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035ee:	2246      	movs	r2, #70	; 0x46
 80035f0:	210a      	movs	r1, #10
 80035f2:	483c      	ldr	r0, [pc, #240]	; (80036e4 <FuncMenu_DrawOutputMenu+0x5b4>)
 80035f4:	f00b ff4c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035f8:	2300      	movs	r3, #0
 80035fa:	9301      	str	r3, [sp, #4]
 80035fc:	2302      	movs	r3, #2
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003604:	225a      	movs	r2, #90	; 0x5a
 8003606:	210a      	movs	r1, #10
 8003608:	4837      	ldr	r0, [pc, #220]	; (80036e8 <FuncMenu_DrawOutputMenu+0x5b8>)
 800360a:	f00b ff41 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800360e:	2300      	movs	r3, #0
 8003610:	9301      	str	r3, [sp, #4]
 8003612:	2302      	movs	r3, #2
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800361a:	226e      	movs	r2, #110	; 0x6e
 800361c:	210a      	movs	r1, #10
 800361e:	4833      	ldr	r0, [pc, #204]	; (80036ec <FuncMenu_DrawOutputMenu+0x5bc>)
 8003620:	f00b ff36 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003624:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003628:	9301      	str	r3, [sp, #4]
 800362a:	2302      	movs	r3, #2
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	2300      	movs	r3, #0
 8003630:	2282      	movs	r2, #130	; 0x82
 8003632:	210a      	movs	r1, #10
 8003634:	482e      	ldr	r0, [pc, #184]	; (80036f0 <FuncMenu_DrawOutputMenu+0x5c0>)
 8003636:	f00b ff2b 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800363a:	2300      	movs	r3, #0
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	2302      	movs	r3, #2
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003646:	2296      	movs	r2, #150	; 0x96
 8003648:	210a      	movs	r1, #10
 800364a:	482a      	ldr	r0, [pc, #168]	; (80036f4 <FuncMenu_DrawOutputMenu+0x5c4>)
 800364c:	f00b ff20 	bl	800f490 <ILI9341_Draw_Text>

				if(pOutChan)
 8003650:	79fb      	ldrb	r3, [r7, #7]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <FuncMenu_DrawOutputMenu+0x53c>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003656:	2300      	movs	r3, #0
 8003658:	9301      	str	r3, [sp, #4]
 800365a:	2302      	movs	r3, #2
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003662:	22aa      	movs	r2, #170	; 0xaa
 8003664:	210a      	movs	r1, #10
 8003666:	4824      	ldr	r0, [pc, #144]	; (80036f8 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003668:	f00b ff12 	bl	800f490 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800366c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003670:	9301      	str	r3, [sp, #4]
 8003672:	2302      	movs	r3, #2
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	2300      	movs	r3, #0
 8003678:	22d2      	movs	r2, #210	; 0xd2
 800367a:	2105      	movs	r1, #5
 800367c:	481f      	ldr	r0, [pc, #124]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 800367e:	f00b ff07 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003682:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003686:	9301      	str	r3, [sp, #4]
 8003688:	2302      	movs	r3, #2
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	2300      	movs	r3, #0
 800368e:	22d2      	movs	r2, #210	; 0xd2
 8003690:	2161      	movs	r1, #97	; 0x61
 8003692:	481a      	ldr	r0, [pc, #104]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 8003694:	f00b fefc 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003698:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800369c:	9301      	str	r3, [sp, #4]
 800369e:	2302      	movs	r3, #2
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	2300      	movs	r3, #0
 80036a4:	22d2      	movs	r2, #210	; 0xd2
 80036a6:	21af      	movs	r1, #175	; 0xaf
 80036a8:	4814      	ldr	r0, [pc, #80]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 80036aa:	f00b fef1 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80036ae:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80036b2:	9301      	str	r3, [sp, #4]
 80036b4:	2302      	movs	r3, #2
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	2300      	movs	r3, #0
 80036ba:	22d2      	movs	r2, #210	; 0xd2
 80036bc:	f44f 7182 	mov.w	r1, #260	; 0x104
 80036c0:	480e      	ldr	r0, [pc, #56]	; (80036fc <FuncMenu_DrawOutputMenu+0x5cc>)
 80036c2:	f00b fee5 	bl	800f490 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036c6:	2300      	movs	r3, #0
 80036c8:	9301      	str	r3, [sp, #4]
 80036ca:	2302      	movs	r3, #2
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036d2:	2232      	movs	r2, #50	; 0x32
 80036d4:	2196      	movs	r1, #150	; 0x96
 80036d6:	480a      	ldr	r0, [pc, #40]	; (8003700 <FuncMenu_DrawOutputMenu+0x5d0>)
 80036d8:	f00b feda 	bl	800f490 <ILI9341_Draw_Text>
				break;
 80036dc:	e177      	b.n	80039ce <FuncMenu_DrawOutputMenu+0x89e>
 80036de:	bf00      	nop
 80036e0:	08014714 	.word	0x08014714
 80036e4:	0801471c 	.word	0x0801471c
 80036e8:	08014728 	.word	0x08014728
 80036ec:	08014730 	.word	0x08014730
 80036f0:	0801473c 	.word	0x0801473c
 80036f4:	08014748 	.word	0x08014748
 80036f8:	08014750 	.word	0x08014750
 80036fc:	080146ec 	.word	0x080146ec
 8003700:	08014758 	.word	0x08014758
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003704:	2300      	movs	r3, #0
 8003706:	9301      	str	r3, [sp, #4]
 8003708:	2302      	movs	r3, #2
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003710:	2232      	movs	r2, #50	; 0x32
 8003712:	210a      	movs	r1, #10
 8003714:	48b0      	ldr	r0, [pc, #704]	; (80039d8 <FuncMenu_DrawOutputMenu+0x8a8>)
 8003716:	f00b febb 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800371a:	2300      	movs	r3, #0
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	2302      	movs	r3, #2
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003726:	2246      	movs	r2, #70	; 0x46
 8003728:	210a      	movs	r1, #10
 800372a:	48ac      	ldr	r0, [pc, #688]	; (80039dc <FuncMenu_DrawOutputMenu+0x8ac>)
 800372c:	f00b feb0 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003730:	2300      	movs	r3, #0
 8003732:	9301      	str	r3, [sp, #4]
 8003734:	2302      	movs	r3, #2
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800373c:	225a      	movs	r2, #90	; 0x5a
 800373e:	210a      	movs	r1, #10
 8003740:	48a7      	ldr	r0, [pc, #668]	; (80039e0 <FuncMenu_DrawOutputMenu+0x8b0>)
 8003742:	f00b fea5 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003746:	2300      	movs	r3, #0
 8003748:	9301      	str	r3, [sp, #4]
 800374a:	2302      	movs	r3, #2
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003752:	226e      	movs	r2, #110	; 0x6e
 8003754:	210a      	movs	r1, #10
 8003756:	48a3      	ldr	r0, [pc, #652]	; (80039e4 <FuncMenu_DrawOutputMenu+0x8b4>)
 8003758:	f00b fe9a 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800375c:	2300      	movs	r3, #0
 800375e:	9301      	str	r3, [sp, #4]
 8003760:	2302      	movs	r3, #2
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003768:	2282      	movs	r2, #130	; 0x82
 800376a:	210a      	movs	r1, #10
 800376c:	489e      	ldr	r0, [pc, #632]	; (80039e8 <FuncMenu_DrawOutputMenu+0x8b8>)
 800376e:	f00b fe8f 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003772:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	2302      	movs	r3, #2
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	2300      	movs	r3, #0
 800377e:	2296      	movs	r2, #150	; 0x96
 8003780:	210a      	movs	r1, #10
 8003782:	489a      	ldr	r0, [pc, #616]	; (80039ec <FuncMenu_DrawOutputMenu+0x8bc>)
 8003784:	f00b fe84 	bl	800f490 <ILI9341_Draw_Text>

				if(pOutChan)
 8003788:	79fb      	ldrb	r3, [r7, #7]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <FuncMenu_DrawOutputMenu+0x674>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800378e:	2300      	movs	r3, #0
 8003790:	9301      	str	r3, [sp, #4]
 8003792:	2302      	movs	r3, #2
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800379a:	22aa      	movs	r2, #170	; 0xaa
 800379c:	210a      	movs	r1, #10
 800379e:	4894      	ldr	r0, [pc, #592]	; (80039f0 <FuncMenu_DrawOutputMenu+0x8c0>)
 80037a0:	f00b fe76 	bl	800f490 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80037a4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	2302      	movs	r3, #2
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	2300      	movs	r3, #0
 80037b0:	22d2      	movs	r2, #210	; 0xd2
 80037b2:	2105      	movs	r1, #5
 80037b4:	488f      	ldr	r0, [pc, #572]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80037b6:	f00b fe6b 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80037ba:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80037be:	9301      	str	r3, [sp, #4]
 80037c0:	2302      	movs	r3, #2
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	2300      	movs	r3, #0
 80037c6:	22d2      	movs	r2, #210	; 0xd2
 80037c8:	2161      	movs	r1, #97	; 0x61
 80037ca:	488a      	ldr	r0, [pc, #552]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80037cc:	f00b fe60 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80037d0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80037d4:	9301      	str	r3, [sp, #4]
 80037d6:	2302      	movs	r3, #2
 80037d8:	9300      	str	r3, [sp, #0]
 80037da:	2300      	movs	r3, #0
 80037dc:	22d2      	movs	r2, #210	; 0xd2
 80037de:	21af      	movs	r1, #175	; 0xaf
 80037e0:	4884      	ldr	r0, [pc, #528]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80037e2:	f00b fe55 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80037e6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80037ea:	9301      	str	r3, [sp, #4]
 80037ec:	2302      	movs	r3, #2
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	2300      	movs	r3, #0
 80037f2:	22d2      	movs	r2, #210	; 0xd2
 80037f4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80037f8:	487e      	ldr	r0, [pc, #504]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80037fa:	f00b fe49 	bl	800f490 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037fe:	2300      	movs	r3, #0
 8003800:	9301      	str	r3, [sp, #4]
 8003802:	2302      	movs	r3, #2
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800380a:	2232      	movs	r2, #50	; 0x32
 800380c:	2196      	movs	r1, #150	; 0x96
 800380e:	487a      	ldr	r0, [pc, #488]	; (80039f8 <FuncMenu_DrawOutputMenu+0x8c8>)
 8003810:	f00b fe3e 	bl	800f490 <ILI9341_Draw_Text>
				break;
 8003814:	e0db      	b.n	80039ce <FuncMenu_DrawOutputMenu+0x89e>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003816:	2300      	movs	r3, #0
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	2302      	movs	r3, #2
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003822:	2232      	movs	r2, #50	; 0x32
 8003824:	210a      	movs	r1, #10
 8003826:	486c      	ldr	r0, [pc, #432]	; (80039d8 <FuncMenu_DrawOutputMenu+0x8a8>)
 8003828:	f00b fe32 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800382c:	2300      	movs	r3, #0
 800382e:	9301      	str	r3, [sp, #4]
 8003830:	2302      	movs	r3, #2
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003838:	2246      	movs	r2, #70	; 0x46
 800383a:	210a      	movs	r1, #10
 800383c:	4867      	ldr	r0, [pc, #412]	; (80039dc <FuncMenu_DrawOutputMenu+0x8ac>)
 800383e:	f00b fe27 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003842:	2300      	movs	r3, #0
 8003844:	9301      	str	r3, [sp, #4]
 8003846:	2302      	movs	r3, #2
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800384e:	225a      	movs	r2, #90	; 0x5a
 8003850:	210a      	movs	r1, #10
 8003852:	4863      	ldr	r0, [pc, #396]	; (80039e0 <FuncMenu_DrawOutputMenu+0x8b0>)
 8003854:	f00b fe1c 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003858:	2300      	movs	r3, #0
 800385a:	9301      	str	r3, [sp, #4]
 800385c:	2302      	movs	r3, #2
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003864:	226e      	movs	r2, #110	; 0x6e
 8003866:	210a      	movs	r1, #10
 8003868:	485e      	ldr	r0, [pc, #376]	; (80039e4 <FuncMenu_DrawOutputMenu+0x8b4>)
 800386a:	f00b fe11 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800386e:	2300      	movs	r3, #0
 8003870:	9301      	str	r3, [sp, #4]
 8003872:	2302      	movs	r3, #2
 8003874:	9300      	str	r3, [sp, #0]
 8003876:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800387a:	2282      	movs	r2, #130	; 0x82
 800387c:	210a      	movs	r1, #10
 800387e:	485a      	ldr	r0, [pc, #360]	; (80039e8 <FuncMenu_DrawOutputMenu+0x8b8>)
 8003880:	f00b fe06 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003884:	2300      	movs	r3, #0
 8003886:	9301      	str	r3, [sp, #4]
 8003888:	2302      	movs	r3, #2
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003890:	2296      	movs	r2, #150	; 0x96
 8003892:	210a      	movs	r1, #10
 8003894:	4855      	ldr	r0, [pc, #340]	; (80039ec <FuncMenu_DrawOutputMenu+0x8bc>)
 8003896:	f00b fdfb 	bl	800f490 <ILI9341_Draw_Text>

				if(pOutChan)
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00a      	beq.n	80038b6 <FuncMenu_DrawOutputMenu+0x786>
					ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80038a0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	2302      	movs	r3, #2
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	2300      	movs	r3, #0
 80038ac:	22aa      	movs	r2, #170	; 0xaa
 80038ae:	210a      	movs	r1, #10
 80038b0:	484f      	ldr	r0, [pc, #316]	; (80039f0 <FuncMenu_DrawOutputMenu+0x8c0>)
 80038b2:	f00b fded 	bl	800f490 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80038b6:	f240 23fd 	movw	r3, #765	; 0x2fd
 80038ba:	9301      	str	r3, [sp, #4]
 80038bc:	2302      	movs	r3, #2
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	2300      	movs	r3, #0
 80038c2:	22d2      	movs	r2, #210	; 0xd2
 80038c4:	2105      	movs	r1, #5
 80038c6:	484b      	ldr	r0, [pc, #300]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80038c8:	f00b fde2 	bl	800f490 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80038cc:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80038d0:	9301      	str	r3, [sp, #4]
 80038d2:	2302      	movs	r3, #2
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	2300      	movs	r3, #0
 80038d8:	22d2      	movs	r2, #210	; 0xd2
 80038da:	2161      	movs	r1, #97	; 0x61
 80038dc:	4845      	ldr	r0, [pc, #276]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80038de:	f00b fdd7 	bl	800f490 <ILI9341_Draw_Text>

				if(pOutChan)
 80038e2:	79fb      	ldrb	r3, [r7, #7]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d05a      	beq.n	800399e <FuncMenu_DrawOutputMenu+0x86e>
				{
					ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80038e8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80038ec:	9301      	str	r3, [sp, #4]
 80038ee:	2302      	movs	r3, #2
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	2300      	movs	r3, #0
 80038f4:	22d2      	movs	r2, #210	; 0xd2
 80038f6:	21af      	movs	r1, #175	; 0xaf
 80038f8:	4840      	ldr	r0, [pc, #256]	; (80039fc <FuncMenu_DrawOutputMenu+0x8cc>)
 80038fa:	f00b fdc9 	bl	800f490 <ILI9341_Draw_Text>
					char duty[10] = "";
 80038fe:	2300      	movs	r3, #0
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	f107 030c 	add.w	r3, r7, #12
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	809a      	strh	r2, [r3, #4]
					snprintf(duty, sizeof(duty), "%0.2f%%", ((float)PWM_AUX_OUT_TIM->CCR1 / (float)PWM_AUX_OUT_TIM->ARR) * 100);
 800390c:	4b3c      	ldr	r3, [pc, #240]	; (8003a00 <FuncMenu_DrawOutputMenu+0x8d0>)
 800390e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003910:	ee07 3a90 	vmov	s15, r3
 8003914:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003918:	4b39      	ldr	r3, [pc, #228]	; (8003a00 <FuncMenu_DrawOutputMenu+0x8d0>)
 800391a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391c:	ee07 3a90 	vmov	s15, r3
 8003920:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003924:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003928:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003a04 <FuncMenu_DrawOutputMenu+0x8d4>
 800392c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003930:	ee17 0a90 	vmov	r0, s15
 8003934:	f7fc fe30 	bl	8000598 <__aeabi_f2d>
 8003938:	4603      	mov	r3, r0
 800393a:	460c      	mov	r4, r1
 800393c:	f107 0008 	add.w	r0, r7, #8
 8003940:	e9cd 3400 	strd	r3, r4, [sp]
 8003944:	4a30      	ldr	r2, [pc, #192]	; (8003a08 <FuncMenu_DrawOutputMenu+0x8d8>)
 8003946:	210a      	movs	r1, #10
 8003948:	f00d f95e 	bl	8010c08 <sniprintf>
					ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800394c:	f107 0008 	add.w	r0, r7, #8
 8003950:	2300      	movs	r3, #0
 8003952:	9301      	str	r3, [sp, #4]
 8003954:	2302      	movs	r3, #2
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800395c:	2232      	movs	r2, #50	; 0x32
 800395e:	21dc      	movs	r1, #220	; 0xdc
 8003960:	f00b fd96 	bl	800f490 <ILI9341_Draw_Text>
					if(SM_IsFuncPwmDutyMode())
 8003964:	f003 f81e 	bl	80069a4 <SM_IsFuncPwmDutyMode>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00b      	beq.n	8003986 <FuncMenu_DrawOutputMenu+0x856>
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800396e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003972:	9301      	str	r3, [sp, #4]
 8003974:	2302      	movs	r3, #2
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	2300      	movs	r3, #0
 800397a:	2232      	movs	r2, #50	; 0x32
 800397c:	2196      	movs	r1, #150	; 0x96
 800397e:	4823      	ldr	r0, [pc, #140]	; (8003a0c <FuncMenu_DrawOutputMenu+0x8dc>)
 8003980:	f00b fd86 	bl	800f490 <ILI9341_Draw_Text>
 8003984:	e016      	b.n	80039b4 <FuncMenu_DrawOutputMenu+0x884>

					}
					else
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003986:	2300      	movs	r3, #0
 8003988:	9301      	str	r3, [sp, #4]
 800398a:	2302      	movs	r3, #2
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003992:	2232      	movs	r2, #50	; 0x32
 8003994:	2196      	movs	r1, #150	; 0x96
 8003996:	481d      	ldr	r0, [pc, #116]	; (8003a0c <FuncMenu_DrawOutputMenu+0x8dc>)
 8003998:	f00b fd7a 	bl	800f490 <ILI9341_Draw_Text>
 800399c:	e00a      	b.n	80039b4 <FuncMenu_DrawOutputMenu+0x884>
					}
				}
				else
				{
					ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800399e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80039a2:	9301      	str	r3, [sp, #4]
 80039a4:	2302      	movs	r3, #2
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2300      	movs	r3, #0
 80039aa:	22d2      	movs	r2, #210	; 0xd2
 80039ac:	21af      	movs	r1, #175	; 0xaf
 80039ae:	4811      	ldr	r0, [pc, #68]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80039b0:	f00b fd6e 	bl	800f490 <ILI9341_Draw_Text>
				}

				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80039b4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80039b8:	9301      	str	r3, [sp, #4]
 80039ba:	2302      	movs	r3, #2
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	2300      	movs	r3, #0
 80039c0:	22d2      	movs	r2, #210	; 0xd2
 80039c2:	f44f 7182 	mov.w	r1, #260	; 0x104
 80039c6:	480b      	ldr	r0, [pc, #44]	; (80039f4 <FuncMenu_DrawOutputMenu+0x8c4>)
 80039c8:	f00b fd62 	bl	800f490 <ILI9341_Draw_Text>

				break;
 80039cc:	bf00      	nop
				//
		}
	}
}
 80039ce:	bf00      	nop
 80039d0:	371c      	adds	r7, #28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd90      	pop	{r4, r7, pc}
 80039d6:	bf00      	nop
 80039d8:	08014714 	.word	0x08014714
 80039dc:	0801471c 	.word	0x0801471c
 80039e0:	08014728 	.word	0x08014728
 80039e4:	08014730 	.word	0x08014730
 80039e8:	0801473c 	.word	0x0801473c
 80039ec:	08014748 	.word	0x08014748
 80039f0:	08014750 	.word	0x08014750
 80039f4:	080146ec 	.word	0x080146ec
 80039f8:	08014758 	.word	0x08014758
 80039fc:	08014768 	.word	0x08014768
 8003a00:	40000400 	.word	0x40000400
 8003a04:	42c80000 	.word	0x42c80000
 8003a08:	08014770 	.word	0x08014770
 8003a0c:	08014778 	.word	0x08014778

08003a10 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	4603      	mov	r3, r0
 8003a18:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003a1a:	79fb      	ldrb	r3, [r7, #7]
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d007      	beq.n	8003a30 <GainMenu_DrawMenu+0x20>
 8003a20:	2b03      	cmp	r3, #3
 8003a22:	d008      	beq.n	8003a36 <GainMenu_DrawMenu+0x26>
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d000      	beq.n	8003a2a <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_Aux_MENU:
			GainMenu_DrawAuxMenu();
			break;

		default:
			break;
 8003a28:	e008      	b.n	8003a3c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003a2a:	f000 f80b 	bl	8003a44 <GainMenu_DrawMainMenu>
			break;
 8003a2e:	e005      	b.n	8003a3c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 8003a30:	f000 f868 	bl	8003b04 <GainMenu_DrawSignalMenu>
			break;
 8003a34:	e002      	b.n	8003a3c <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawAuxMenu();
 8003a36:	f000 f87b 	bl	8003b30 <GainMenu_DrawAuxMenu>
			break;
 8003a3a:	bf00      	nop

	}
}
 8003a3c:	bf00      	nop
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003a4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a4e:	9301      	str	r3, [sp, #4]
 8003a50:	2302      	movs	r3, #2
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	2300      	movs	r3, #0
 8003a56:	220a      	movs	r2, #10
 8003a58:	210a      	movs	r1, #10
 8003a5a:	4826      	ldr	r0, [pc, #152]	; (8003af4 <GainMenu_DrawMainMenu+0xb0>)
 8003a5c:	f00b fd18 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003a60:	f7fd fa62 	bl	8000f28 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a64:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	2300      	movs	r3, #0
 8003a70:	22d2      	movs	r2, #210	; 0xd2
 8003a72:	2105      	movs	r1, #5
 8003a74:	4820      	ldr	r0, [pc, #128]	; (8003af8 <GainMenu_DrawMainMenu+0xb4>)
 8003a76:	f00b fd0b 	bl	800f490 <ILI9341_Draw_Text>

	eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8003a7a:	2001      	movs	r0, #1
 8003a7c:	f002 fc8e 	bl	800639c <SM_GetOutputChannel>
 8003a80:	4603      	mov	r3, r0
 8003a82:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	71fb      	strb	r3, [r7, #7]
	if(aux_output_func == PWM_FUNC_MODE)
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	2b06      	cmp	r3, #6
 8003a8e:	d10b      	bne.n	8003aa8 <GainMenu_DrawMainMenu+0x64>
	{
		ILI9341_Draw_Text("    ",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a90:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a94:	9301      	str	r3, [sp, #4]
 8003a96:	2302      	movs	r3, #2
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	22d2      	movs	r2, #210	; 0xd2
 8003a9e:	2164      	movs	r1, #100	; 0x64
 8003aa0:	4816      	ldr	r0, [pc, #88]	; (8003afc <GainMenu_DrawMainMenu+0xb8>)
 8003aa2:	f00b fcf5 	bl	800f490 <ILI9341_Draw_Text>
 8003aa6:	e00a      	b.n	8003abe <GainMenu_DrawMainMenu+0x7a>
	}
	else
	{
		ILI9341_Draw_Text("AUX",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003aa8:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003aac:	9301      	str	r3, [sp, #4]
 8003aae:	2302      	movs	r3, #2
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	22d2      	movs	r2, #210	; 0xd2
 8003ab6:	2164      	movs	r1, #100	; 0x64
 8003ab8:	4811      	ldr	r0, [pc, #68]	; (8003b00 <GainMenu_DrawMainMenu+0xbc>)
 8003aba:	f00b fce9 	bl	800f490 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003abe:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003ac2:	9301      	str	r3, [sp, #4]
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	2300      	movs	r3, #0
 8003aca:	22d2      	movs	r2, #210	; 0xd2
 8003acc:	21af      	movs	r1, #175	; 0xaf
 8003ace:	480b      	ldr	r0, [pc, #44]	; (8003afc <GainMenu_DrawMainMenu+0xb8>)
 8003ad0:	f00b fcde 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003ad4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003ad8:	9301      	str	r3, [sp, #4]
 8003ada:	2302      	movs	r3, #2
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	22d2      	movs	r2, #210	; 0xd2
 8003ae2:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003ae6:	4805      	ldr	r0, [pc, #20]	; (8003afc <GainMenu_DrawMainMenu+0xb8>)
 8003ae8:	f00b fcd2 	bl	800f490 <ILI9341_Draw_Text>
}
 8003aec:	bf00      	nop
 8003aee:	3708      	adds	r7, #8
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	08014780 	.word	0x08014780
 8003af8:	0801478c 	.word	0x0801478c
 8003afc:	08014794 	.word	0x08014794
 8003b00:	0801479c 	.word	0x0801479c

08003b04 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003b0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b0e:	9301      	str	r3, [sp, #4]
 8003b10:	2302      	movs	r3, #2
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	2300      	movs	r3, #0
 8003b16:	220a      	movs	r2, #10
 8003b18:	210a      	movs	r1, #10
 8003b1a:	4804      	ldr	r0, [pc, #16]	; (8003b2c <GainMenu_DrawSignalMenu+0x28>)
 8003b1c:	f00b fcb8 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003b20:	f7fd fa02 	bl	8000f28 <DM_DisplayFormattedOutput>
}
 8003b24:	bf00      	nop
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	080147a0 	.word	0x080147a0

08003b30 <GainMenu_DrawAuxMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawAuxMenu()
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->Aux", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003b36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b3a:	9301      	str	r3, [sp, #4]
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	2300      	movs	r3, #0
 8003b42:	220a      	movs	r2, #10
 8003b44:	210a      	movs	r1, #10
 8003b46:	4804      	ldr	r0, [pc, #16]	; (8003b58 <GainMenu_DrawAuxMenu+0x28>)
 8003b48:	f00b fca2 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003b4c:	f7fd f9ec 	bl	8000f28 <DM_DisplayFormattedOutput>
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	080147b0 	.word	0x080147b0

08003b5c <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003b66:	79fb      	ldrb	r3, [r7, #7]
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d007      	beq.n	8003b7c <ToplevelMenu_DrawMenu+0x20>
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d008      	beq.n	8003b82 <ToplevelMenu_DrawMenu+0x26>
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d000      	beq.n	8003b76 <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003b74:	e008      	b.n	8003b88 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003b76:	f000 f80b 	bl	8003b90 <ToplevelMenu_DrawMainMenu>
			break;
 8003b7a:	e005      	b.n	8003b88 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003b7c:	f000 f844 	bl	8003c08 <ToplevelMenu_DrawOutputMenu>
			break;
 8003b80:	e002      	b.n	8003b88 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003b82:	f000 f88b 	bl	8003c9c <ToplevelMenu_DrawInputMenu>
			break;
 8003b86:	bf00      	nop

	}
}
 8003b88:	bf00      	nop
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af02      	add	r7, sp, #8
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003b96:	f7fd f9c7 	bl	8000f28 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b9a:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b9e:	9301      	str	r3, [sp, #4]
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	22d2      	movs	r2, #210	; 0xd2
 8003ba8:	2106      	movs	r1, #6
 8003baa:	4814      	ldr	r0, [pc, #80]	; (8003bfc <ToplevelMenu_DrawMainMenu+0x6c>)
 8003bac:	f00b fc70 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003bb0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003bb4:	9301      	str	r3, [sp, #4]
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	22d2      	movs	r2, #210	; 0xd2
 8003bbe:	215d      	movs	r1, #93	; 0x5d
 8003bc0:	480f      	ldr	r0, [pc, #60]	; (8003c00 <ToplevelMenu_DrawMainMenu+0x70>)
 8003bc2:	f00b fc65 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003bc6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	2302      	movs	r3, #2
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	22d2      	movs	r2, #210	; 0xd2
 8003bd4:	21af      	movs	r1, #175	; 0xaf
 8003bd6:	480b      	ldr	r0, [pc, #44]	; (8003c04 <ToplevelMenu_DrawMainMenu+0x74>)
 8003bd8:	f00b fc5a 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003bdc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003be0:	9301      	str	r3, [sp, #4]
 8003be2:	2302      	movs	r3, #2
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	2300      	movs	r3, #0
 8003be8:	22d2      	movs	r2, #210	; 0xd2
 8003bea:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003bee:	4805      	ldr	r0, [pc, #20]	; (8003c04 <ToplevelMenu_DrawMainMenu+0x74>)
 8003bf0:	f00b fc4e 	bl	800f490 <ILI9341_Draw_Text>


}
 8003bf4:	bf00      	nop
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	080147c0 	.word	0x080147c0
 8003c00:	080147c8 	.word	0x080147c8
 8003c04:	080147d0 	.word	0x080147d0

08003c08 <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003c0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c12:	9301      	str	r3, [sp, #4]
 8003c14:	2302      	movs	r3, #2
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	2300      	movs	r3, #0
 8003c1a:	220a      	movs	r2, #10
 8003c1c:	210a      	movs	r1, #10
 8003c1e:	481a      	ldr	r0, [pc, #104]	; (8003c88 <ToplevelMenu_DrawOutputMenu+0x80>)
 8003c20:	f00b fc36 	bl	800f490 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003c24:	f7fd f980 	bl	8000f28 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 15,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003c28:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003c2c:	9301      	str	r3, [sp, #4]
 8003c2e:	2302      	movs	r3, #2
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	2300      	movs	r3, #0
 8003c34:	22d2      	movs	r2, #210	; 0xd2
 8003c36:	210f      	movs	r1, #15
 8003c38:	4814      	ldr	r0, [pc, #80]	; (8003c8c <ToplevelMenu_DrawOutputMenu+0x84>)
 8003c3a:	f00b fc29 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 98,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003c3e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003c42:	9301      	str	r3, [sp, #4]
 8003c44:	2302      	movs	r3, #2
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	2300      	movs	r3, #0
 8003c4a:	22d2      	movs	r2, #210	; 0xd2
 8003c4c:	2162      	movs	r1, #98	; 0x62
 8003c4e:	4810      	ldr	r0, [pc, #64]	; (8003c90 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003c50:	f00b fc1e 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003c54:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003c58:	9301      	str	r3, [sp, #4]
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	2300      	movs	r3, #0
 8003c60:	22d2      	movs	r2, #210	; 0xd2
 8003c62:	21b0      	movs	r1, #176	; 0xb0
 8003c64:	480b      	ldr	r0, [pc, #44]	; (8003c94 <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003c66:	f00b fc13 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003c6a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003c6e:	9301      	str	r3, [sp, #4]
 8003c70:	2302      	movs	r3, #2
 8003c72:	9300      	str	r3, [sp, #0]
 8003c74:	2300      	movs	r3, #0
 8003c76:	22d2      	movs	r2, #210	; 0xd2
 8003c78:	21f5      	movs	r1, #245	; 0xf5
 8003c7a:	4807      	ldr	r0, [pc, #28]	; (8003c98 <ToplevelMenu_DrawOutputMenu+0x90>)
 8003c7c:	f00b fc08 	bl	800f490 <ILI9341_Draw_Text>
}
 8003c80:	bf00      	nop
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	080147d8 	.word	0x080147d8
 8003c8c:	080147e0 	.word	0x080147e0
 8003c90:	080147e8 	.word	0x080147e8
 8003c94:	080147f0 	.word	0x080147f0
 8003c98:	080147f8 	.word	0x080147f8

08003c9c <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003ca2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ca6:	9301      	str	r3, [sp, #4]
 8003ca8:	2302      	movs	r3, #2
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	2300      	movs	r3, #0
 8003cae:	220a      	movs	r2, #10
 8003cb0:	210a      	movs	r1, #10
 8003cb2:	4892      	ldr	r0, [pc, #584]	; (8003efc <ToplevelMenu_DrawInputMenu+0x260>)
 8003cb4:	f00b fbec 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("TRIGGER:", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003cb8:	2300      	movs	r3, #0
 8003cba:	9301      	str	r3, [sp, #4]
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	9300      	str	r3, [sp, #0]
 8003cc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003cc4:	2232      	movs	r2, #50	; 0x32
 8003cc6:	210a      	movs	r1, #10
 8003cc8:	488d      	ldr	r0, [pc, #564]	; (8003f00 <ToplevelMenu_DrawInputMenu+0x264>)
 8003cca:	f00b fbe1 	bl	800f490 <ILI9341_Draw_Text>
	if(IT_GetTriggerStatus())
 8003cce:	f002 f9fb 	bl	80060c8 <IT_GetTriggerStatus>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d016      	beq.n	8003d06 <ToplevelMenu_DrawInputMenu+0x6a>
	{
		ILI9341_Draw_Text("ON", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003cd8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003cdc:	9301      	str	r3, [sp, #4]
 8003cde:	2302      	movs	r3, #2
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	2232      	movs	r2, #50	; 0x32
 8003ce6:	2196      	movs	r1, #150	; 0x96
 8003ce8:	4886      	ldr	r0, [pc, #536]	; (8003f04 <ToplevelMenu_DrawInputMenu+0x268>)
 8003cea:	f00b fbd1 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003cee:	2300      	movs	r3, #0
 8003cf0:	9301      	str	r3, [sp, #4]
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003cfa:	2232      	movs	r2, #50	; 0x32
 8003cfc:	21c8      	movs	r1, #200	; 0xc8
 8003cfe:	4882      	ldr	r0, [pc, #520]	; (8003f08 <ToplevelMenu_DrawInputMenu+0x26c>)
 8003d00:	f00b fbc6 	bl	800f490 <ILI9341_Draw_Text>
 8003d04:	e015      	b.n	8003d32 <ToplevelMenu_DrawInputMenu+0x96>
	}
	else
	{
		ILI9341_Draw_Text("ON", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d06:	2300      	movs	r3, #0
 8003d08:	9301      	str	r3, [sp, #4]
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d12:	2232      	movs	r2, #50	; 0x32
 8003d14:	2196      	movs	r1, #150	; 0x96
 8003d16:	487b      	ldr	r0, [pc, #492]	; (8003f04 <ToplevelMenu_DrawInputMenu+0x268>)
 8003d18:	f00b fbba 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003d1c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	2302      	movs	r3, #2
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	2300      	movs	r3, #0
 8003d28:	2232      	movs	r2, #50	; 0x32
 8003d2a:	21c8      	movs	r1, #200	; 0xc8
 8003d2c:	4876      	ldr	r0, [pc, #472]	; (8003f08 <ToplevelMenu_DrawInputMenu+0x26c>)
 8003d2e:	f00b fbaf 	bl	800f490 <ILI9341_Draw_Text>
	}


	ILI9341_Draw_Text("MODE:", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d32:	2300      	movs	r3, #0
 8003d34:	9301      	str	r3, [sp, #4]
 8003d36:	2302      	movs	r3, #2
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d3e:	2246      	movs	r2, #70	; 0x46
 8003d40:	210a      	movs	r1, #10
 8003d42:	4872      	ldr	r0, [pc, #456]	; (8003f0c <ToplevelMenu_DrawInputMenu+0x270>)
 8003d44:	f00b fba4 	bl	800f490 <ILI9341_Draw_Text>
	if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_TIM)
 8003d48:	f002 f9a2 	bl	8006090 <IT_GetActiveTriggerMode>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d12d      	bne.n	8003dae <ToplevelMenu_DrawInputMenu+0x112>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003d52:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003d56:	9301      	str	r3, [sp, #4]
 8003d58:	2302      	movs	r3, #2
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	2246      	movs	r2, #70	; 0x46
 8003d60:	2196      	movs	r1, #150	; 0x96
 8003d62:	486b      	ldr	r0, [pc, #428]	; (8003f10 <ToplevelMenu_DrawInputMenu+0x274>)
 8003d64:	f00b fb94 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d68:	2300      	movs	r3, #0
 8003d6a:	9301      	str	r3, [sp, #4]
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d74:	2246      	movs	r2, #70	; 0x46
 8003d76:	21c8      	movs	r1, #200	; 0xc8
 8003d78:	4866      	ldr	r0, [pc, #408]	; (8003f14 <ToplevelMenu_DrawInputMenu+0x278>)
 8003d7a:	f00b fb89 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d7e:	2300      	movs	r3, #0
 8003d80:	9301      	str	r3, [sp, #4]
 8003d82:	2302      	movs	r3, #2
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d8a:	2246      	movs	r2, #70	; 0x46
 8003d8c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003d90:	4861      	ldr	r0, [pc, #388]	; (8003f18 <ToplevelMenu_DrawInputMenu+0x27c>)
 8003d92:	f00b fb7d 	bl	800f490 <ILI9341_Draw_Text>

		ILI9341_Draw_Text("     ", 150, 100,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d96:	2300      	movs	r3, #0
 8003d98:	9301      	str	r3, [sp, #4]
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003da2:	2264      	movs	r2, #100	; 0x64
 8003da4:	2196      	movs	r1, #150	; 0x96
 8003da6:	485d      	ldr	r0, [pc, #372]	; (8003f1c <ToplevelMenu_DrawInputMenu+0x280>)
 8003da8:	f00b fb72 	bl	800f490 <ILI9341_Draw_Text>
 8003dac:	e076      	b.n	8003e9c <ToplevelMenu_DrawInputMenu+0x200>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_COMP)
 8003dae:	f002 f96f 	bl	8006090 <IT_GetActiveTriggerMode>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d13f      	bne.n	8003e38 <ToplevelMenu_DrawInputMenu+0x19c>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003db8:	2300      	movs	r3, #0
 8003dba:	9301      	str	r3, [sp, #4]
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	9300      	str	r3, [sp, #0]
 8003dc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003dc4:	2246      	movs	r2, #70	; 0x46
 8003dc6:	2196      	movs	r1, #150	; 0x96
 8003dc8:	4851      	ldr	r0, [pc, #324]	; (8003f10 <ToplevelMenu_DrawInputMenu+0x274>)
 8003dca:	f00b fb61 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003dce:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003dd2:	9301      	str	r3, [sp, #4]
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	2300      	movs	r3, #0
 8003dda:	2246      	movs	r2, #70	; 0x46
 8003ddc:	21c8      	movs	r1, #200	; 0xc8
 8003dde:	484d      	ldr	r0, [pc, #308]	; (8003f14 <ToplevelMenu_DrawInputMenu+0x278>)
 8003de0:	f00b fb56 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003de4:	2300      	movs	r3, #0
 8003de6:	9301      	str	r3, [sp, #4]
 8003de8:	2302      	movs	r3, #2
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003df0:	2246      	movs	r2, #70	; 0x46
 8003df2:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003df6:	4848      	ldr	r0, [pc, #288]	; (8003f18 <ToplevelMenu_DrawInputMenu+0x27c>)
 8003df8:	f00b fb4a 	bl	800f490 <ILI9341_Draw_Text>

		char comp_text[20] = "";
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	607b      	str	r3, [r7, #4]
 8003e00:	f107 0308 	add.w	r3, r7, #8
 8003e04:	2200      	movs	r2, #0
 8003e06:	601a      	str	r2, [r3, #0]
 8003e08:	605a      	str	r2, [r3, #4]
 8003e0a:	609a      	str	r2, [r3, #8]
 8003e0c:	60da      	str	r2, [r3, #12]
		snprintf(comp_text, sizeof(comp_text), "%lu V", HAL_COMP_GetOutputLevel(&hcomp1));
 8003e0e:	4844      	ldr	r0, [pc, #272]	; (8003f20 <ToplevelMenu_DrawInputMenu+0x284>)
 8003e10:	f006 fd64 	bl	800a8dc <HAL_COMP_GetOutputLevel>
 8003e14:	4603      	mov	r3, r0
 8003e16:	1d38      	adds	r0, r7, #4
 8003e18:	4a42      	ldr	r2, [pc, #264]	; (8003f24 <ToplevelMenu_DrawInputMenu+0x288>)
 8003e1a:	2114      	movs	r1, #20
 8003e1c:	f00c fef4 	bl	8010c08 <sniprintf>


		ILI9341_Draw_Text(comp_text, 150, 100,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003e20:	1d38      	adds	r0, r7, #4
 8003e22:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003e26:	9301      	str	r3, [sp, #4]
 8003e28:	2302      	movs	r3, #2
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	2264      	movs	r2, #100	; 0x64
 8003e30:	2196      	movs	r1, #150	; 0x96
 8003e32:	f00b fb2d 	bl	800f490 <ILI9341_Draw_Text>
 8003e36:	e031      	b.n	8003e9c <ToplevelMenu_DrawInputMenu+0x200>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_ADC)
 8003e38:	f002 f92a 	bl	8006090 <IT_GetActiveTriggerMode>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d12c      	bne.n	8003e9c <ToplevelMenu_DrawInputMenu+0x200>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003e42:	2300      	movs	r3, #0
 8003e44:	9301      	str	r3, [sp, #4]
 8003e46:	2302      	movs	r3, #2
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e4e:	2246      	movs	r2, #70	; 0x46
 8003e50:	2196      	movs	r1, #150	; 0x96
 8003e52:	482f      	ldr	r0, [pc, #188]	; (8003f10 <ToplevelMenu_DrawInputMenu+0x274>)
 8003e54:	f00b fb1c 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003e58:	2300      	movs	r3, #0
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e64:	2246      	movs	r2, #70	; 0x46
 8003e66:	21c8      	movs	r1, #200	; 0xc8
 8003e68:	482a      	ldr	r0, [pc, #168]	; (8003f14 <ToplevelMenu_DrawInputMenu+0x278>)
 8003e6a:	f00b fb11 	bl	800f490 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003e6e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003e72:	9301      	str	r3, [sp, #4]
 8003e74:	2302      	movs	r3, #2
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	2246      	movs	r2, #70	; 0x46
 8003e7c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003e80:	4825      	ldr	r0, [pc, #148]	; (8003f18 <ToplevelMenu_DrawInputMenu+0x27c>)
 8003e82:	f00b fb05 	bl	800f490 <ILI9341_Draw_Text>

		ILI9341_Draw_Text("     ", 150, 100,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003e86:	2300      	movs	r3, #0
 8003e88:	9301      	str	r3, [sp, #4]
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	9300      	str	r3, [sp, #0]
 8003e8e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e92:	2264      	movs	r2, #100	; 0x64
 8003e94:	2196      	movs	r1, #150	; 0x96
 8003e96:	4821      	ldr	r0, [pc, #132]	; (8003f1c <ToplevelMenu_DrawInputMenu+0x280>)
 8003e98:	f00b fafa 	bl	800f490 <ILI9341_Draw_Text>
	}


	ILI9341_Draw_Text("ON/", 	20, 	204, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003e9c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003ea0:	9301      	str	r3, [sp, #4]
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	9300      	str	r3, [sp, #0]
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	22cc      	movs	r2, #204	; 0xcc
 8003eaa:	2114      	movs	r1, #20
 8003eac:	481e      	ldr	r0, [pc, #120]	; (8003f28 <ToplevelMenu_DrawInputMenu+0x28c>)
 8003eae:	f00b faef 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFF ",	20, 	222, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003eb2:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003eb6:	9301      	str	r3, [sp, #4]
 8003eb8:	2302      	movs	r3, #2
 8003eba:	9300      	str	r3, [sp, #0]
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	22de      	movs	r2, #222	; 0xde
 8003ec0:	2114      	movs	r1, #20
 8003ec2:	481a      	ldr	r0, [pc, #104]	; (8003f2c <ToplevelMenu_DrawInputMenu+0x290>)
 8003ec4:	f00b fae4 	bl	800f490 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003ec8:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003ecc:	9301      	str	r3, [sp, #4]
 8003ece:	2302      	movs	r3, #2
 8003ed0:	9300      	str	r3, [sp, #0]
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	22cc      	movs	r2, #204	; 0xcc
 8003ed6:	2168      	movs	r1, #104	; 0x68
 8003ed8:	4815      	ldr	r0, [pc, #84]	; (8003f30 <ToplevelMenu_DrawInputMenu+0x294>)
 8003eda:	f00b fad9 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003ede:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003ee2:	9301      	str	r3, [sp, #4]
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	2300      	movs	r3, #0
 8003eea:	22de      	movs	r2, #222	; 0xde
 8003eec:	2161      	movs	r1, #97	; 0x61
 8003eee:	4811      	ldr	r0, [pc, #68]	; (8003f34 <ToplevelMenu_DrawInputMenu+0x298>)
 8003ef0:	f00b face 	bl	800f490 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
*/
}
 8003ef4:	bf00      	nop
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	08014800 	.word	0x08014800
 8003f00:	08014808 	.word	0x08014808
 8003f04:	08014814 	.word	0x08014814
 8003f08:	08014818 	.word	0x08014818
 8003f0c:	0801481c 	.word	0x0801481c
 8003f10:	08014824 	.word	0x08014824
 8003f14:	08014828 	.word	0x08014828
 8003f18:	08014830 	.word	0x08014830
 8003f1c:	08014834 	.word	0x08014834
 8003f20:	200029c8 	.word	0x200029c8
 8003f24:	0801483c 	.word	0x0801483c
 8003f28:	08014844 	.word	0x08014844
 8003f2c:	08014848 	.word	0x08014848
 8003f30:	08014850 	.word	0x08014850
 8003f34:	08014854 	.word	0x08014854

08003f38 <BiasMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eBiasMenu_Status BiasMenu_getStatus()
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8003f3c:	4b03      	ldr	r3, [pc, #12]	; (8003f4c <BiasMenu_getStatus+0x14>)
 8003f3e:	781b      	ldrb	r3, [r3, #0]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	20001e55 	.word	0x20001e55

08003f50 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8003f54:	f7fd faa8 	bl	80014a8 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003f58:	4b09      	ldr	r3, [pc, #36]	; (8003f80 <BiasMenuEntryHandler+0x30>)
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003f5e:	4b09      	ldr	r3, [pc, #36]	; (8003f84 <BiasMenuEntryHandler+0x34>)
 8003f60:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003f64:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003f66:	f001 f8d1 	bl	800510c <BO_GetDcBiasEncoderValue>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4b05      	ldr	r3, [pc, #20]	; (8003f84 <BiasMenuEntryHandler+0x34>)
 8003f70:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8003f72:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <BiasMenuEntryHandler+0x38>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003f78:	230f      	movs	r3, #15
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	20001e55 	.word	0x20001e55
 8003f84:	40012c00 	.word	0x40012c00
 8003f88:	20001e57 	.word	0x20001e57

08003f8c <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuInputHandler Event captured\n");
	#endif

	BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8003f90:	2000      	movs	r0, #0
 8003f92:	f002 fc7f 	bl	8006894 <SM_GetEncoderValue>
 8003f96:	4603      	mov	r3, r0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f001 f8c3 	bl	8005124 <BO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 8003f9e:	4b03      	ldr	r3, [pc, #12]	; (8003fac <BiasMenuInputHandler+0x20>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003fa4:	230f      	movs	r3, #15
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	20001e57 	.word	0x20001e57

08003fb0 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
		printf("BiasMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8003fb4:	4b05      	ldr	r3, [pc, #20]	; (8003fcc <BiasMenuExitHandler+0x1c>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003fba:	f7fd fa75 	bl	80014a8 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8003fbe:	4b04      	ldr	r3, [pc, #16]	; (8003fd0 <BiasMenuExitHandler+0x20>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003fc4:	2301      	movs	r3, #1
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	20001e55 	.word	0x20001e55
 8003fd0:	20001e57 	.word	0x20001e57

08003fd4 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0

	switch(eNextState)
 8003fda:	4bab      	ldr	r3, [pc, #684]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	2b0f      	cmp	r3, #15
 8003fe0:	f200 8228 	bhi.w	8004434 <EM_ProcessEvent+0x460>
 8003fe4:	a201      	add	r2, pc, #4	; (adr r2, 8003fec <EM_ProcessEvent+0x18>)
 8003fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fea:	bf00      	nop
 8003fec:	0800402d 	.word	0x0800402d
 8003ff0:	08004059 	.word	0x08004059
 8003ff4:	080040d9 	.word	0x080040d9
 8003ff8:	08004125 	.word	0x08004125
 8003ffc:	08004165 	.word	0x08004165
 8004000:	08004191 	.word	0x08004191
 8004004:	080041d1 	.word	0x080041d1
 8004008:	0800422f 	.word	0x0800422f
 800400c:	0800425b 	.word	0x0800425b
 8004010:	08004435 	.word	0x08004435
 8004014:	08004291 	.word	0x08004291
 8004018:	080042ff 	.word	0x080042ff
 800401c:	0800432b 	.word	0x0800432b
 8004020:	08004381 	.word	0x08004381
 8004024:	08004357 	.word	0x08004357
 8004028:	08004405 	.word	0x08004405

			#ifdef EVENT_MENU_DEBUG
			  printf("Idle_State\n");
			#endif

			if(eNewEvent == evBlueBtn)
 800402c:	4b97      	ldr	r3, [pc, #604]	; (800428c <EM_ProcessEvent+0x2b8>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d105      	bne.n	8004040 <EM_ProcessEvent+0x6c>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 8004034:	f000 fe80 	bl	8004d38 <ToplevelOutputMenuEntryHandler>
 8004038:	4603      	mov	r3, r0
 800403a:	461a      	mov	r2, r3
 800403c:	4b92      	ldr	r3, [pc, #584]	; (8004288 <EM_ProcessEvent+0x2b4>)
 800403e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8004040:	4b92      	ldr	r3, [pc, #584]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	2b02      	cmp	r3, #2
 8004046:	f040 81f7 	bne.w	8004438 <EM_ProcessEvent+0x464>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 800404a:	f000 fe99 	bl	8004d80 <ToplevelInputMenuEntryHandler>
 800404e:	4603      	mov	r3, r0
 8004050:	461a      	mov	r2, r3
 8004052:	4b8d      	ldr	r3, [pc, #564]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004054:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8004056:	e1ef      	b.n	8004438 <EM_ProcessEvent+0x464>

			#ifdef EVENT_MENU_DEBUG
			  printf("Toplevel_Output_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8004058:	4b8c      	ldr	r3, [pc, #560]	; (800428c <EM_ProcessEvent+0x2b8>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b06      	cmp	r3, #6
 800405e:	d105      	bne.n	800406c <EM_ProcessEvent+0x98>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 8004060:	f000 fe7c 	bl	8004d5c <ToplevelOutputMenuExitHandler>
 8004064:	4603      	mov	r3, r0
 8004066:	461a      	mov	r2, r3
 8004068:	4b87      	ldr	r3, [pc, #540]	; (8004288 <EM_ProcessEvent+0x2b4>)
 800406a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 800406c:	4b87      	ldr	r3, [pc, #540]	; (800428c <EM_ProcessEvent+0x2b8>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d108      	bne.n	8004086 <EM_ProcessEvent+0xb2>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8004074:	2000      	movs	r0, #0
 8004076:	f000 fe4f 	bl	8004d18 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 800407a:	f000 fc65 	bl	8004948 <FuncMainMenuEntryHandler>
 800407e:	4603      	mov	r3, r0
 8004080:	461a      	mov	r2, r3
 8004082:	4b81      	ldr	r3, [pc, #516]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004084:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8004086:	4b81      	ldr	r3, [pc, #516]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	2b02      	cmp	r3, #2
 800408c:	d108      	bne.n	80040a0 <EM_ProcessEvent+0xcc>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 800408e:	2000      	movs	r0, #0
 8004090:	f000 fe42 	bl	8004d18 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8004094:	f000 fb52 	bl	800473c <FreqMainMenuEntryHandler>
 8004098:	4603      	mov	r3, r0
 800409a:	461a      	mov	r2, r3
 800409c:	4b7a      	ldr	r3, [pc, #488]	; (8004288 <EM_ProcessEvent+0x2b4>)
 800409e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 80040a0:	4b7a      	ldr	r3, [pc, #488]	; (800428c <EM_ProcessEvent+0x2b8>)
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	d108      	bne.n	80040ba <EM_ProcessEvent+0xe6>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80040a8:	2000      	movs	r0, #0
 80040aa:	f000 fe35 	bl	8004d18 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 80040ae:	f000 fd41 	bl	8004b34 <GainMainMenuEntryHandler>
 80040b2:	4603      	mov	r3, r0
 80040b4:	461a      	mov	r2, r3
 80040b6:	4b74      	ldr	r3, [pc, #464]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80040b8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 80040ba:	4b74      	ldr	r3, [pc, #464]	; (800428c <EM_ProcessEvent+0x2b8>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	2b04      	cmp	r3, #4
 80040c0:	f040 81bc 	bne.w	800443c <EM_ProcessEvent+0x468>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80040c4:	2000      	movs	r0, #0
 80040c6:	f000 fe27 	bl	8004d18 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 80040ca:	f7ff ff41 	bl	8003f50 <BiasMenuEntryHandler>
 80040ce:	4603      	mov	r3, r0
 80040d0:	461a      	mov	r2, r3
 80040d2:	4b6d      	ldr	r3, [pc, #436]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80040d4:	701a      	strb	r2, [r3, #0]
			}
			break;
 80040d6:	e1b1      	b.n	800443c <EM_ProcessEvent+0x468>

			#ifdef EVENT_MENU_DEBUG
			  printf("Toplevel_Input_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 80040d8:	4b6c      	ldr	r3, [pc, #432]	; (800428c <EM_ProcessEvent+0x2b8>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b06      	cmp	r3, #6
 80040de:	d105      	bne.n	80040ec <EM_ProcessEvent+0x118>
			{
				eNextState = ToplevelInputMenuExitHandler();
 80040e0:	f000 fe82 	bl	8004de8 <ToplevelInputMenuExitHandler>
 80040e4:	4603      	mov	r3, r0
 80040e6:	461a      	mov	r2, r3
 80040e8:	4b67      	ldr	r3, [pc, #412]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80040ea:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 80040ec:	4b67      	ldr	r3, [pc, #412]	; (800428c <EM_ProcessEvent+0x2b8>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d108      	bne.n	8004106 <EM_ProcessEvent+0x132>
			{
				eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 80040f4:	4b65      	ldr	r3, [pc, #404]	; (800428c <EM_ProcessEvent+0x2b8>)
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fe53 	bl	8004da4 <ToplevelInputMenuInputHandler>
 80040fe:	4603      	mov	r3, r0
 8004100:	461a      	mov	r2, r3
 8004102:	4b61      	ldr	r3, [pc, #388]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004104:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8004106:	4b61      	ldr	r3, [pc, #388]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	2b02      	cmp	r3, #2
 800410c:	f040 8198 	bne.w	8004440 <EM_ProcessEvent+0x46c>
			{

				eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 8004110:	4b5e      	ldr	r3, [pc, #376]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fe45 	bl	8004da4 <ToplevelInputMenuInputHandler>
 800411a:	4603      	mov	r3, r0
 800411c:	461a      	mov	r2, r3
 800411e:	4b5a      	ldr	r3, [pc, #360]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004120:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004122:	e18d      	b.n	8004440 <EM_ProcessEvent+0x46c>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8004124:	4b59      	ldr	r3, [pc, #356]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	2b06      	cmp	r3, #6
 800412a:	d105      	bne.n	8004138 <EM_ProcessEvent+0x164>
			{
				eNextState = FuncMainMenuExitHandler();
 800412c:	f000 fc1e 	bl	800496c <FuncMainMenuExitHandler>
 8004130:	4603      	mov	r3, r0
 8004132:	461a      	mov	r2, r3
 8004134:	4b54      	ldr	r3, [pc, #336]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004136:	701a      	strb	r2, [r3, #0]

			}
			if(eNewEvent == evBlueBtn)
 8004138:	4b54      	ldr	r3, [pc, #336]	; (800428c <EM_ProcessEvent+0x2b8>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d105      	bne.n	800414c <EM_ProcessEvent+0x178>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8004140:	f000 fc28 	bl	8004994 <FuncSignalMenuEntryHandler>
 8004144:	4603      	mov	r3, r0
 8004146:	461a      	mov	r2, r3
 8004148:	4b4f      	ldr	r3, [pc, #316]	; (8004288 <EM_ProcessEvent+0x2b4>)
 800414a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 800414c:	4b4f      	ldr	r3, [pc, #316]	; (800428c <EM_ProcessEvent+0x2b8>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b02      	cmp	r3, #2
 8004152:	f040 8177 	bne.w	8004444 <EM_ProcessEvent+0x470>
			{
				eNextState = FuncAuxMenuEntryHandler();
 8004156:	f000 fc61 	bl	8004a1c <FuncAuxMenuEntryHandler>
 800415a:	4603      	mov	r3, r0
 800415c:	461a      	mov	r2, r3
 800415e:	4b4a      	ldr	r3, [pc, #296]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004160:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004162:	e16f      	b.n	8004444 <EM_ProcessEvent+0x470>

			#ifdef EVENT_MENU_DEBUG
				  printf("Func_Signal_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8004164:	4b49      	ldr	r3, [pc, #292]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	2b05      	cmp	r3, #5
 800416a:	d105      	bne.n	8004178 <EM_ProcessEvent+0x1a4>
			{
				eNextState = FuncSignalMenuInputHandler();
 800416c:	f000 fc30 	bl	80049d0 <FuncSignalMenuInputHandler>
 8004170:	4603      	mov	r3, r0
 8004172:	461a      	mov	r2, r3
 8004174:	4b44      	ldr	r3, [pc, #272]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004176:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004178:	4b44      	ldr	r3, [pc, #272]	; (800428c <EM_ProcessEvent+0x2b8>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	2b06      	cmp	r3, #6
 800417e:	f040 8163 	bne.w	8004448 <EM_ProcessEvent+0x474>
			{
				eNextState = FuncSignalMenuExitHandler();
 8004182:	f000 fc37 	bl	80049f4 <FuncSignalMenuExitHandler>
 8004186:	4603      	mov	r3, r0
 8004188:	461a      	mov	r2, r3
 800418a:	4b3f      	ldr	r3, [pc, #252]	; (8004288 <EM_ProcessEvent+0x2b4>)
 800418c:	701a      	strb	r2, [r3, #0]
			}


			break;
 800418e:	e15b      	b.n	8004448 <EM_ProcessEvent+0x474>

			#ifdef EVENT_MENU_DEBUG
				  printf("Func_Aux_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8004190:	4b3e      	ldr	r3, [pc, #248]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b05      	cmp	r3, #5
 8004196:	d105      	bne.n	80041a4 <EM_ProcessEvent+0x1d0>
			{
				eNextState = FuncAuxMenuInputHandler();
 8004198:	f000 fc5e 	bl	8004a58 <FuncAuxMenuInputHandler>
 800419c:	4603      	mov	r3, r0
 800419e:	461a      	mov	r2, r3
 80041a0:	4b39      	ldr	r3, [pc, #228]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80041a2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80041a4:	4b39      	ldr	r3, [pc, #228]	; (800428c <EM_ProcessEvent+0x2b8>)
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	2b06      	cmp	r3, #6
 80041aa:	d105      	bne.n	80041b8 <EM_ProcessEvent+0x1e4>
			{
				eNextState = FuncAuxMenuExitHandler();
 80041ac:	f000 fca2 	bl	8004af4 <FuncAuxMenuExitHandler>
 80041b0:	4603      	mov	r3, r0
 80041b2:	461a      	mov	r2, r3
 80041b4:	4b34      	ldr	r3, [pc, #208]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80041b6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 80041b8:	4b34      	ldr	r3, [pc, #208]	; (800428c <EM_ProcessEvent+0x2b8>)
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b03      	cmp	r3, #3
 80041be:	f040 8145 	bne.w	800444c <EM_ProcessEvent+0x478>
			{
				eNextState = FuncAuxToggleDutyMode();
 80041c2:	f000 fc85 	bl	8004ad0 <FuncAuxToggleDutyMode>
 80041c6:	4603      	mov	r3, r0
 80041c8:	461a      	mov	r2, r3
 80041ca:	4b2f      	ldr	r3, [pc, #188]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80041cc:	701a      	strb	r2, [r3, #0]
			}

			break;
 80041ce:	e13d      	b.n	800444c <EM_ProcessEvent+0x478>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 80041d0:	4b2e      	ldr	r3, [pc, #184]	; (800428c <EM_ProcessEvent+0x2b8>)
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b06      	cmp	r3, #6
 80041d6:	d108      	bne.n	80041ea <EM_ProcessEvent+0x216>
			{
				eNextState = GainMainMenuExitHandler();
 80041d8:	f000 fcbe 	bl	8004b58 <GainMainMenuExitHandler>
 80041dc:	4603      	mov	r3, r0
 80041de:	461a      	mov	r2, r3
 80041e0:	4b29      	ldr	r3, [pc, #164]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80041e2:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 80041e4:	2002      	movs	r0, #2
 80041e6:	f000 fd97 	bl	8004d18 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 80041ea:	4b28      	ldr	r3, [pc, #160]	; (800428c <EM_ProcessEvent+0x2b8>)
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d105      	bne.n	80041fe <EM_ProcessEvent+0x22a>
			{
				eNextState = GainSignalMenuEntryHandler();
 80041f2:	f000 fcc3 	bl	8004b7c <GainSignalMenuEntryHandler>
 80041f6:	4603      	mov	r3, r0
 80041f8:	461a      	mov	r2, r3
 80041fa:	4b23      	ldr	r3, [pc, #140]	; (8004288 <EM_ProcessEvent+0x2b4>)
 80041fc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80041fe:	4b23      	ldr	r3, [pc, #140]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	2b02      	cmp	r3, #2
 8004204:	f040 8124 	bne.w	8004450 <EM_ProcessEvent+0x47c>
			{
				eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8004208:	2001      	movs	r0, #1
 800420a:	f002 f8c7 	bl	800639c <SM_GetOutputChannel>
 800420e:	4603      	mov	r3, r0
 8004210:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	71fb      	strb	r3, [r7, #7]
				if(aux_output_func != PWM_FUNC_MODE)
 8004218:	79fb      	ldrb	r3, [r7, #7]
 800421a:	2b06      	cmp	r3, #6
 800421c:	f000 8118 	beq.w	8004450 <EM_ProcessEvent+0x47c>
					eNextState = GainAuxMenuEntryHandler();
 8004220:	f000 fd1a 	bl	8004c58 <GainAuxMenuEntryHandler>
 8004224:	4603      	mov	r3, r0
 8004226:	461a      	mov	r2, r3
 8004228:	4b17      	ldr	r3, [pc, #92]	; (8004288 <EM_ProcessEvent+0x2b4>)
 800422a:	701a      	strb	r2, [r3, #0]
			}

			break;
 800422c:	e110      	b.n	8004450 <EM_ProcessEvent+0x47c>

			#ifdef EVENT_MENU_DEBUG
				  printf("Gain_Signal_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 800422e:	4b17      	ldr	r3, [pc, #92]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	2b05      	cmp	r3, #5
 8004234:	d105      	bne.n	8004242 <EM_ProcessEvent+0x26e>
			{
				eNextState = GainSignalMenuInputHandler();
 8004236:	f000 fcd3 	bl	8004be0 <GainSignalMenuInputHandler>
 800423a:	4603      	mov	r3, r0
 800423c:	461a      	mov	r2, r3
 800423e:	4b12      	ldr	r3, [pc, #72]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004240:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004242:	4b12      	ldr	r3, [pc, #72]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	2b06      	cmp	r3, #6
 8004248:	f040 8104 	bne.w	8004454 <EM_ProcessEvent+0x480>
			{
				eNextState = GainSignalMenuExitHandler();
 800424c:	f000 fcf2 	bl	8004c34 <GainSignalMenuExitHandler>
 8004250:	4603      	mov	r3, r0
 8004252:	461a      	mov	r2, r3
 8004254:	4b0c      	ldr	r3, [pc, #48]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004256:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004258:	e0fc      	b.n	8004454 <EM_ProcessEvent+0x480>

			#ifdef EVENT_MENU_DEBUG
				  printf("Gain_Aux_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 800425a:	4b0c      	ldr	r3, [pc, #48]	; (800428c <EM_ProcessEvent+0x2b8>)
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	2b05      	cmp	r3, #5
 8004260:	d105      	bne.n	800426e <EM_ProcessEvent+0x29a>
			{
				eNextState = GainAuxMenuInputHandler();
 8004262:	f000 fd29 	bl	8004cb8 <GainAuxMenuInputHandler>
 8004266:	4603      	mov	r3, r0
 8004268:	461a      	mov	r2, r3
 800426a:	4b07      	ldr	r3, [pc, #28]	; (8004288 <EM_ProcessEvent+0x2b4>)
 800426c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800426e:	4b07      	ldr	r3, [pc, #28]	; (800428c <EM_ProcessEvent+0x2b8>)
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	2b06      	cmp	r3, #6
 8004274:	f040 80f0 	bne.w	8004458 <EM_ProcessEvent+0x484>
			{
				eNextState = GainAuxMenuExitHandler();
 8004278:	f000 fd30 	bl	8004cdc <GainAuxMenuExitHandler>
 800427c:	4603      	mov	r3, r0
 800427e:	461a      	mov	r2, r3
 8004280:	4b01      	ldr	r3, [pc, #4]	; (8004288 <EM_ProcessEvent+0x2b4>)
 8004282:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004284:	e0e8      	b.n	8004458 <EM_ProcessEvent+0x484>
 8004286:	bf00      	nop
 8004288:	20001e56 	.word	0x20001e56
 800428c:	20001e57 	.word	0x20001e57

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Main_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8004290:	4b7a      	ldr	r3, [pc, #488]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b06      	cmp	r3, #6
 8004296:	d108      	bne.n	80042aa <EM_ProcessEvent+0x2d6>
			{
				eNextState = FreqMainMenuExitHandler();
 8004298:	f000 fa62 	bl	8004760 <FreqMainMenuExitHandler>
 800429c:	4603      	mov	r3, r0
 800429e:	461a      	mov	r2, r3
 80042a0:	4b77      	ldr	r3, [pc, #476]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80042a2:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 80042a4:	2002      	movs	r0, #2
 80042a6:	f000 fd37 	bl	8004d18 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 80042aa:	4b74      	ldr	r3, [pc, #464]	; (800447c <EM_ProcessEvent+0x4a8>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d105      	bne.n	80042be <EM_ProcessEvent+0x2ea>
			{
				eNextState = FreqPresetMenuEntryHandler();
 80042b2:	f000 fa6d 	bl	8004790 <FreqPresetMenuEntryHandler>
 80042b6:	4603      	mov	r3, r0
 80042b8:	461a      	mov	r2, r3
 80042ba:	4b71      	ldr	r3, [pc, #452]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80042bc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80042be:	4b6f      	ldr	r3, [pc, #444]	; (800447c <EM_ProcessEvent+0x4a8>)
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d105      	bne.n	80042d2 <EM_ProcessEvent+0x2fe>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 80042c6:	f000 fab3 	bl	8004830 <FreqAdjustMenuEntryHandler>
 80042ca:	4603      	mov	r3, r0
 80042cc:	461a      	mov	r2, r3
 80042ce:	4b6c      	ldr	r3, [pc, #432]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80042d0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 80042d2:	4b6a      	ldr	r3, [pc, #424]	; (800447c <EM_ProcessEvent+0x4a8>)
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	2b03      	cmp	r3, #3
 80042d8:	d105      	bne.n	80042e6 <EM_ProcessEvent+0x312>
			{
				eNextState = FreqSweepMenuEntryHandler();
 80042da:	f000 f8e3 	bl	80044a4 <FreqSweepMenuEntryHandler>
 80042de:	4603      	mov	r3, r0
 80042e0:	461a      	mov	r2, r3
 80042e2:	4b67      	ldr	r3, [pc, #412]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80042e4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 80042e6:	4b65      	ldr	r3, [pc, #404]	; (800447c <EM_ProcessEvent+0x4a8>)
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	f040 80b6 	bne.w	800445c <EM_ProcessEvent+0x488>
			{
				eNextState = FreqPrescalerMenuEntryHandler();
 80042f0:	f000 fad8 	bl	80048a4 <FreqPrescalerMenuEntryHandler>
 80042f4:	4603      	mov	r3, r0
 80042f6:	461a      	mov	r2, r3
 80042f8:	4b61      	ldr	r3, [pc, #388]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80042fa:	701a      	strb	r2, [r3, #0]
			}

			break;
 80042fc:	e0ae      	b.n	800445c <EM_ProcessEvent+0x488>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Preset_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 80042fe:	4b5f      	ldr	r3, [pc, #380]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	2b05      	cmp	r3, #5
 8004304:	d105      	bne.n	8004312 <EM_ProcessEvent+0x33e>
			{
				eNextState = FreqPresetMenuInputHandler();
 8004306:	f000 fa6f 	bl	80047e8 <FreqPresetMenuInputHandler>
 800430a:	4603      	mov	r3, r0
 800430c:	461a      	mov	r2, r3
 800430e:	4b5c      	ldr	r3, [pc, #368]	; (8004480 <EM_ProcessEvent+0x4ac>)
 8004310:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004312:	4b5a      	ldr	r3, [pc, #360]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	2b06      	cmp	r3, #6
 8004318:	f040 80a2 	bne.w	8004460 <EM_ProcessEvent+0x48c>
			{
				eNextState = FreqPresetMenuExitHandler();
 800431c:	f000 fa76 	bl	800480c <FreqPresetMenuExitHandler>
 8004320:	4603      	mov	r3, r0
 8004322:	461a      	mov	r2, r3
 8004324:	4b56      	ldr	r3, [pc, #344]	; (8004480 <EM_ProcessEvent+0x4ac>)
 8004326:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004328:	e09a      	b.n	8004460 <EM_ProcessEvent+0x48c>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Adjust_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 800432a:	4b54      	ldr	r3, [pc, #336]	; (800447c <EM_ProcessEvent+0x4a8>)
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b05      	cmp	r3, #5
 8004330:	d105      	bne.n	800433e <EM_ProcessEvent+0x36a>
			{
				eNextState = FreqAdjustMenuInputHandler();
 8004332:	f000 fa99 	bl	8004868 <FreqAdjustMenuInputHandler>
 8004336:	4603      	mov	r3, r0
 8004338:	461a      	mov	r2, r3
 800433a:	4b51      	ldr	r3, [pc, #324]	; (8004480 <EM_ProcessEvent+0x4ac>)
 800433c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800433e:	4b4f      	ldr	r3, [pc, #316]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	2b06      	cmp	r3, #6
 8004344:	f040 808e 	bne.w	8004464 <EM_ProcessEvent+0x490>
			{
				eNextState = FreqAdjustMenuExitHandler();
 8004348:	f000 fa9a 	bl	8004880 <FreqAdjustMenuExitHandler>
 800434c:	4603      	mov	r3, r0
 800434e:	461a      	mov	r2, r3
 8004350:	4b4b      	ldr	r3, [pc, #300]	; (8004480 <EM_ProcessEvent+0x4ac>)
 8004352:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004354:	e086      	b.n	8004464 <EM_ProcessEvent+0x490>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Prescaler_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8004356:	4b49      	ldr	r3, [pc, #292]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	2b05      	cmp	r3, #5
 800435c:	d105      	bne.n	800436a <EM_ProcessEvent+0x396>
			{
				eNextState = FreqPrescalerMenuInputHandler();
 800435e:	f000 fabd 	bl	80048dc <FreqPrescalerMenuInputHandler>
 8004362:	4603      	mov	r3, r0
 8004364:	461a      	mov	r2, r3
 8004366:	4b46      	ldr	r3, [pc, #280]	; (8004480 <EM_ProcessEvent+0x4ac>)
 8004368:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800436a:	4b44      	ldr	r3, [pc, #272]	; (800447c <EM_ProcessEvent+0x4a8>)
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	2b06      	cmp	r3, #6
 8004370:	d17a      	bne.n	8004468 <EM_ProcessEvent+0x494>
			{
				eNextState = FreqPrescalerMenuExitHandler();
 8004372:	f000 fabf 	bl	80048f4 <FreqPrescalerMenuExitHandler>
 8004376:	4603      	mov	r3, r0
 8004378:	461a      	mov	r2, r3
 800437a:	4b41      	ldr	r3, [pc, #260]	; (8004480 <EM_ProcessEvent+0x4ac>)
 800437c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800437e:	e073      	b.n	8004468 <EM_ProcessEvent+0x494>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Sweep_Menu_State\n");
			#endif

			if(eNewEvent == evBlueBtn)
 8004380:	4b3e      	ldr	r3, [pc, #248]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d106      	bne.n	8004396 <EM_ProcessEvent+0x3c2>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 8004388:	2007      	movs	r0, #7
 800438a:	f000 f8e1 	bl	8004550 <FreqSweepMenuInputHandler>
 800438e:	4603      	mov	r3, r0
 8004390:	461a      	mov	r2, r3
 8004392:	4b3b      	ldr	r3, [pc, #236]	; (8004480 <EM_ProcessEvent+0x4ac>)
 8004394:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8004396:	4b39      	ldr	r3, [pc, #228]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	2b02      	cmp	r3, #2
 800439c:	d106      	bne.n	80043ac <EM_ProcessEvent+0x3d8>
			{
				// direction
				eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 800439e:	2008      	movs	r0, #8
 80043a0:	f000 f8d6 	bl	8004550 <FreqSweepMenuInputHandler>
 80043a4:	4603      	mov	r3, r0
 80043a6:	461a      	mov	r2, r3
 80043a8:	4b35      	ldr	r3, [pc, #212]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80043aa:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 80043ac:	4b33      	ldr	r3, [pc, #204]	; (800447c <EM_ProcessEvent+0x4a8>)
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	2b03      	cmp	r3, #3
 80043b2:	d106      	bne.n	80043c2 <EM_ProcessEvent+0x3ee>
			{
				// set sweep speed
				eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 80043b4:	2009      	movs	r0, #9
 80043b6:	f000 f8cb 	bl	8004550 <FreqSweepMenuInputHandler>
 80043ba:	4603      	mov	r3, r0
 80043bc:	461a      	mov	r2, r3
 80043be:	4b30      	ldr	r3, [pc, #192]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80043c0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 80043c2:	4b2e      	ldr	r3, [pc, #184]	; (800447c <EM_ProcessEvent+0x4a8>)
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	2b04      	cmp	r3, #4
 80043c8:	d106      	bne.n	80043d8 <EM_ProcessEvent+0x404>
			{
				// set lower/upper sweep limit
				eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 80043ca:	200a      	movs	r0, #10
 80043cc:	f000 f8c0 	bl	8004550 <FreqSweepMenuInputHandler>
 80043d0:	4603      	mov	r3, r0
 80043d2:	461a      	mov	r2, r3
 80043d4:	4b2a      	ldr	r3, [pc, #168]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80043d6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderSet)
 80043d8:	4b28      	ldr	r3, [pc, #160]	; (800447c <EM_ProcessEvent+0x4a8>)
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	2b05      	cmp	r3, #5
 80043de:	d106      	bne.n	80043ee <EM_ProcessEvent+0x41a>
			{
				eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 80043e0:	200b      	movs	r0, #11
 80043e2:	f000 f8b5 	bl	8004550 <FreqSweepMenuInputHandler>
 80043e6:	4603      	mov	r3, r0
 80043e8:	461a      	mov	r2, r3
 80043ea:	4b25      	ldr	r3, [pc, #148]	; (8004480 <EM_ProcessEvent+0x4ac>)
 80043ec:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80043ee:	4b23      	ldr	r3, [pc, #140]	; (800447c <EM_ProcessEvent+0x4a8>)
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b06      	cmp	r3, #6
 80043f4:	d13a      	bne.n	800446c <EM_ProcessEvent+0x498>
			{
				eNextState = FreqSweepMenuExitHandler();
 80043f6:	f000 f981 	bl	80046fc <FreqSweepMenuExitHandler>
 80043fa:	4603      	mov	r3, r0
 80043fc:	461a      	mov	r2, r3
 80043fe:	4b20      	ldr	r3, [pc, #128]	; (8004480 <EM_ProcessEvent+0x4ac>)
 8004400:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004402:	e033      	b.n	800446c <EM_ProcessEvent+0x498>

			#ifdef EVENT_MENU_DEBUG
				  printf("Bias_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8004404:	4b1d      	ldr	r3, [pc, #116]	; (800447c <EM_ProcessEvent+0x4a8>)
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	2b05      	cmp	r3, #5
 800440a:	d105      	bne.n	8004418 <EM_ProcessEvent+0x444>
			{
				eNextState = BiasMenuInputHandler();
 800440c:	f7ff fdbe 	bl	8003f8c <BiasMenuInputHandler>
 8004410:	4603      	mov	r3, r0
 8004412:	461a      	mov	r2, r3
 8004414:	4b1a      	ldr	r3, [pc, #104]	; (8004480 <EM_ProcessEvent+0x4ac>)
 8004416:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004418:	4b18      	ldr	r3, [pc, #96]	; (800447c <EM_ProcessEvent+0x4a8>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b06      	cmp	r3, #6
 800441e:	d127      	bne.n	8004470 <EM_ProcessEvent+0x49c>
			{
				eNextState = BiasMenuExitHandler();
 8004420:	f7ff fdc6 	bl	8003fb0 <BiasMenuExitHandler>
 8004424:	4603      	mov	r3, r0
 8004426:	461a      	mov	r2, r3
 8004428:	4b15      	ldr	r3, [pc, #84]	; (8004480 <EM_ProcessEvent+0x4ac>)
 800442a:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800442c:	2002      	movs	r0, #2
 800442e:	f000 fc73 	bl	8004d18 <ToplevelMenu_setStatus>
			}

			break;
 8004432:	e01d      	b.n	8004470 <EM_ProcessEvent+0x49c>

		default:
			break;
 8004434:	bf00      	nop
 8004436:	e01c      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004438:	bf00      	nop
 800443a:	e01a      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 800443c:	bf00      	nop
 800443e:	e018      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004440:	bf00      	nop
 8004442:	e016      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004444:	bf00      	nop
 8004446:	e014      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004448:	bf00      	nop
 800444a:	e012      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 800444c:	bf00      	nop
 800444e:	e010      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004450:	bf00      	nop
 8004452:	e00e      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004454:	bf00      	nop
 8004456:	e00c      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004458:	bf00      	nop
 800445a:	e00a      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 800445c:	bf00      	nop
 800445e:	e008      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004460:	bf00      	nop
 8004462:	e006      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004464:	bf00      	nop
 8004466:	e004      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004468:	bf00      	nop
 800446a:	e002      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 800446c:	bf00      	nop
 800446e:	e000      	b.n	8004472 <EM_ProcessEvent+0x49e>
			break;
 8004470:	bf00      	nop
	}

}
 8004472:	bf00      	nop
 8004474:	3708      	adds	r7, #8
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	20001e57 	.word	0x20001e57
 8004480:	20001e56 	.word	0x20001e56

08004484 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	4603      	mov	r3, r0
 800448c:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 800448e:	4a04      	ldr	r2, [pc, #16]	; (80044a0 <EM_SetNewEvent+0x1c>)
 8004490:	79fb      	ldrb	r3, [r7, #7]
 8004492:	7013      	strb	r3, [r2, #0]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	20001e57 	.word	0x20001e57

080044a4 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuEntryHandler captured\n");
	#endif

	DM_RefreshScreen();
 80044a8:	f7fc fffe 	bl	80014a8 <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 80044ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80044b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b2:	ee07 3a90 	vmov	s15, r3
 80044b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044ba:	4b20      	ldr	r3, [pc, #128]	; (800453c <FreqSweepMenuEntryHandler+0x98>)
 80044bc:	edd3 7a00 	vldr	s15, [r3]
 80044c0:	eeb4 7a67 	vcmp.f32	s14, s15
 80044c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c8:	d009      	beq.n	80044de <FreqSweepMenuEntryHandler+0x3a>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 80044ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80044ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d0:	ee07 3a90 	vmov	s15, r3
 80044d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044d8:	4b18      	ldr	r3, [pc, #96]	; (800453c <FreqSweepMenuEntryHandler+0x98>)
 80044da:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 80044de:	4b17      	ldr	r3, [pc, #92]	; (800453c <FreqSweepMenuEntryHandler+0x98>)
 80044e0:	edd3 7a00 	vldr	s15, [r3]
 80044e4:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 80044e8:	eef4 7a47 	vcmp.f32	s15, s14
 80044ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044f0:	d101      	bne.n	80044f6 <FreqSweepMenuEntryHandler+0x52>
	{
		FS_SetSweepModeDown();
 80044f2:	f001 f869 	bl	80055c8 <FS_SetSweepModeDown>
	}

	FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 80044f6:	2000      	movs	r0, #0
 80044f8:	f001 f8bc 	bl	8005674 <FS_SetEncoderControlMode>
	FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 80044fc:	2000      	movs	r0, #0
 80044fe:	f001 f917 	bl	8005730 <FS_SetSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004502:	f001 f951 	bl	80057a8 <FS_GetCalculatedSweepFrequencyInHertz>
 8004506:	eef0 7a40 	vmov.f32	s15, s0
 800450a:	4b0d      	ldr	r3, [pc, #52]	; (8004540 <FreqSweepMenuEntryHandler+0x9c>)
 800450c:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 8004510:	4b0c      	ldr	r3, [pc, #48]	; (8004544 <FreqSweepMenuEntryHandler+0xa0>)
 8004512:	2200      	movs	r2, #0
 8004514:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004516:	2009      	movs	r0, #9
 8004518:	f000 f81a 	bl	8004550 <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 800451c:	4b09      	ldr	r3, [pc, #36]	; (8004544 <FreqSweepMenuEntryHandler+0xa0>)
 800451e:	f244 12a0 	movw	r2, #16800	; 0x41a0
 8004522:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 8004524:	4b07      	ldr	r3, [pc, #28]	; (8004544 <FreqSweepMenuEntryHandler+0xa0>)
 8004526:	2200      	movs	r2, #0
 8004528:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 800452a:	4b07      	ldr	r3, [pc, #28]	; (8004548 <FreqSweepMenuEntryHandler+0xa4>)
 800452c:	2204      	movs	r2, #4
 800452e:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 8004530:	4b06      	ldr	r3, [pc, #24]	; (800454c <FreqSweepMenuEntryHandler+0xa8>)
 8004532:	2200      	movs	r2, #0
 8004534:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004536:	230d      	movs	r3, #13
}
 8004538:	4618      	mov	r0, r3
 800453a:	bd80      	pop	{r7, pc}
 800453c:	20000124 	.word	0x20000124
 8004540:	2000226c 	.word	0x2000226c
 8004544:	40000c00 	.word	0x40000c00
 8004548:	20001e5a 	.word	0x20001e5a
 800454c:	20001e57 	.word	0x20001e57

08004550 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	4603      	mov	r3, r0
 8004558:	71fb      	strb	r3, [r7, #7]
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif



	switch(pEvent)
 800455a:	79fb      	ldrb	r3, [r7, #7]
 800455c:	3b07      	subs	r3, #7
 800455e:	2b04      	cmp	r3, #4
 8004560:	f200 80b2 	bhi.w	80046c8 <FreqSweepMenuInputHandler+0x178>
 8004564:	a201      	add	r2, pc, #4	; (adr r2, 800456c <FreqSweepMenuInputHandler+0x1c>)
 8004566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456a:	bf00      	nop
 800456c:	08004581 	.word	0x08004581
 8004570:	0800459b 	.word	0x0800459b
 8004574:	080046b9 	.word	0x080046b9
 8004578:	080046c1 	.word	0x080046c1
 800457c:	080045d5 	.word	0x080045d5
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepEnable captured\n");
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 8004580:	4b56      	ldr	r3, [pc, #344]	; (80046dc <FreqSweepMenuInputHandler+0x18c>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	4a55      	ldr	r2, [pc, #340]	; (80046dc <FreqSweepMenuInputHandler+0x18c>)
 8004586:	f083 0301 	eor.w	r3, r3, #1
 800458a:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 800458c:	4b53      	ldr	r3, [pc, #332]	; (80046dc <FreqSweepMenuInputHandler+0x18c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a52      	ldr	r2, [pc, #328]	; (80046dc <FreqSweepMenuInputHandler+0x18c>)
 8004592:	f083 0301 	eor.w	r3, r3, #1
 8004596:	6013      	str	r3, [r2, #0]
			break;
 8004598:	e097      	b.n	80046ca <FreqSweepMenuInputHandler+0x17a>
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepMode captured\n");
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 800459a:	4b51      	ldr	r3, [pc, #324]	; (80046e0 <FreqSweepMenuInputHandler+0x190>)
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	f083 0301 	eor.w	r3, r3, #1
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	4b4e      	ldr	r3, [pc, #312]	; (80046e0 <FreqSweepMenuInputHandler+0x190>)
 80045a6:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 80045a8:	4b4d      	ldr	r3, [pc, #308]	; (80046e0 <FreqSweepMenuInputHandler+0x190>)
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d004      	beq.n	80045ba <FreqSweepMenuInputHandler+0x6a>
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d008      	beq.n	80045c6 <FreqSweepMenuInputHandler+0x76>
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <FreqSweepMenuInputHandler+0x70>
 80045b8:	e006      	b.n	80045c8 <FreqSweepMenuInputHandler+0x78>
			{
				case SWEEP_MODE_DOWN:
					FS_SetSweepModeDown();
 80045ba:	f001 f805 	bl	80055c8 <FS_SetSweepModeDown>
					break;
 80045be:	e003      	b.n	80045c8 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_UP:
					FS_SetSweepModeUp();
 80045c0:	f001 f830 	bl	8005624 <FS_SetSweepModeUp>
					break;
 80045c4:	e000      	b.n	80045c8 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 80045c6:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			FS_SetEncoderControlMode(theCurrentEncoderSweepFunction);
 80045c8:	4b46      	ldr	r3, [pc, #280]	; (80046e4 <FreqSweepMenuInputHandler+0x194>)
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f001 f851 	bl	8005674 <FS_SetEncoderControlMode>

			break;
 80045d2:	e07a      	b.n	80046ca <FreqSweepMenuInputHandler+0x17a>

			#ifdef EVENT_MENU_DEBUG
				printf("evEncoderSweep captured\n");
			#endif

			switch(theCurrentEncoderSweepFunction)
 80045d4:	4b43      	ldr	r3, [pc, #268]	; (80046e4 <FreqSweepMenuInputHandler+0x194>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <FreqSweepMenuInputHandler+0x92>
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d00b      	beq.n	80045f8 <FreqSweepMenuInputHandler+0xa8>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 80045e0:	e073      	b.n	80046ca <FreqSweepMenuInputHandler+0x17a>
					FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 80045e2:	2000      	movs	r0, #0
 80045e4:	f001 f8a4 	bl	8005730 <FS_SetSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 80045e8:	f001 f8de 	bl	80057a8 <FS_GetCalculatedSweepFrequencyInHertz>
 80045ec:	eef0 7a40 	vmov.f32	s15, s0
 80045f0:	4b3d      	ldr	r3, [pc, #244]	; (80046e8 <FreqSweepMenuInputHandler+0x198>)
 80045f2:	edc3 7a00 	vstr	s15, [r3]
					break;
 80045f6:	e05e      	b.n	80046b6 <FreqSweepMenuInputHandler+0x166>
					switch(active_sweep_mode)
 80045f8:	4b39      	ldr	r3, [pc, #228]	; (80046e0 <FreqSweepMenuInputHandler+0x190>)
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d002      	beq.n	8004606 <FreqSweepMenuInputHandler+0xb6>
 8004600:	2b01      	cmp	r3, #1
 8004602:	d02a      	beq.n	800465a <FreqSweepMenuInputHandler+0x10a>
							break;
 8004604:	e056      	b.n	80046b4 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 8004606:	4b39      	ldr	r3, [pc, #228]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 8004608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460a:	2b0c      	cmp	r3, #12
 800460c:	d803      	bhi.n	8004616 <FreqSweepMenuInputHandler+0xc6>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 800460e:	4b37      	ldr	r3, [pc, #220]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 8004610:	220d      	movs	r2, #13
 8004612:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004614:	e04e      	b.n	80046b4 <FreqSweepMenuInputHandler+0x164>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004616:	4b35      	ldr	r3, [pc, #212]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004622:	4b33      	ldr	r3, [pc, #204]	; (80046f0 <FreqSweepMenuInputHandler+0x1a0>)
 8004624:	edd3 7a00 	vldr	s15, [r3]
 8004628:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800462c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004630:	dd09      	ble.n	8004646 <FreqSweepMenuInputHandler+0xf6>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 8004632:	4b2f      	ldr	r3, [pc, #188]	; (80046f0 <FreqSweepMenuInputHandler+0x1a0>)
 8004634:	edd3 7a00 	vldr	s15, [r3]
 8004638:	4b2c      	ldr	r3, [pc, #176]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 800463a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800463e:	ee17 2a90 	vmov	r2, s15
 8004642:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004644:	e036      	b.n	80046b4 <FreqSweepMenuInputHandler+0x164>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 8004646:	4b29      	ldr	r3, [pc, #164]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 8004648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464a:	ee07 3a90 	vmov	s15, r3
 800464e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004652:	4b28      	ldr	r3, [pc, #160]	; (80046f4 <FreqSweepMenuInputHandler+0x1a4>)
 8004654:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004658:	e02c      	b.n	80046b4 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 800465a:	4b24      	ldr	r3, [pc, #144]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 800465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004662:	4293      	cmp	r3, r2
 8004664:	d904      	bls.n	8004670 <FreqSweepMenuInputHandler+0x120>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004666:	4b21      	ldr	r3, [pc, #132]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 8004668:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800466c:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 800466e:	e020      	b.n	80046b2 <FreqSweepMenuInputHandler+0x162>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8004670:	4b1e      	ldr	r3, [pc, #120]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	ee07 3a90 	vmov	s15, r3
 8004678:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800467c:	4b1d      	ldr	r3, [pc, #116]	; (80046f4 <FreqSweepMenuInputHandler+0x1a4>)
 800467e:	edd3 7a00 	vldr	s15, [r3]
 8004682:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800468a:	d509      	bpl.n	80046a0 <FreqSweepMenuInputHandler+0x150>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 800468c:	4b19      	ldr	r3, [pc, #100]	; (80046f4 <FreqSweepMenuInputHandler+0x1a4>)
 800468e:	edd3 7a00 	vldr	s15, [r3]
 8004692:	4b16      	ldr	r3, [pc, #88]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 8004694:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004698:	ee17 2a90 	vmov	r2, s15
 800469c:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 800469e:	e008      	b.n	80046b2 <FreqSweepMenuInputHandler+0x162>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 80046a0:	4b12      	ldr	r3, [pc, #72]	; (80046ec <FreqSweepMenuInputHandler+0x19c>)
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	ee07 3a90 	vmov	s15, r3
 80046a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ac:	4b10      	ldr	r3, [pc, #64]	; (80046f0 <FreqSweepMenuInputHandler+0x1a0>)
 80046ae:	edc3 7a00 	vstr	s15, [r3]
							break;
 80046b2:	bf00      	nop
					break;
 80046b4:	bf00      	nop
			break;
 80046b6:	e008      	b.n	80046ca <FreqSweepMenuInputHandler+0x17a>

		// set sweep speed button
		case evSweepSpeedBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 80046b8:	2000      	movs	r0, #0
 80046ba:	f000 ffdb 	bl	8005674 <FS_SetEncoderControlMode>

			break;
 80046be:	e004      	b.n	80046ca <FreqSweepMenuInputHandler+0x17a>

		// set sweep limit button
		case evSweepLimitBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 80046c0:	2001      	movs	r0, #1
 80046c2:	f000 ffd7 	bl	8005674 <FS_SetEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 80046c6:	e000      	b.n	80046ca <FreqSweepMenuInputHandler+0x17a>

		default:
			break;
 80046c8:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 80046ca:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <FreqSweepMenuInputHandler+0x1a8>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 80046d0:	230d      	movs	r3, #13
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3708      	adds	r7, #8
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	40000c00 	.word	0x40000c00
 80046e0:	20001e58 	.word	0x20001e58
 80046e4:	20001e59 	.word	0x20001e59
 80046e8:	2000226c 	.word	0x2000226c
 80046ec:	40012c00 	.word	0x40012c00
 80046f0:	20000124 	.word	0x20000124
 80046f4:	20000120 	.word	0x20000120
 80046f8:	20001e57 	.word	0x20001e57

080046fc <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004700:	f7fc fed2 	bl	80014a8 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8004704:	4b0a      	ldr	r3, [pc, #40]	; (8004730 <FreqSweepMenuExitHandler+0x34>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	4a09      	ldr	r2, [pc, #36]	; (8004730 <FreqSweepMenuExitHandler+0x34>)
 800470a:	f023 0301 	bic.w	r3, r3, #1
 800470e:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 8004710:	4b07      	ldr	r3, [pc, #28]	; (8004730 <FreqSweepMenuExitHandler+0x34>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a06      	ldr	r2, [pc, #24]	; (8004730 <FreqSweepMenuExitHandler+0x34>)
 8004716:	f023 0301 	bic.w	r3, r3, #1
 800471a:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800471c:	4b05      	ldr	r3, [pc, #20]	; (8004734 <FreqSweepMenuExitHandler+0x38>)
 800471e:	2201      	movs	r2, #1
 8004720:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004722:	4b05      	ldr	r3, [pc, #20]	; (8004738 <FreqSweepMenuExitHandler+0x3c>)
 8004724:	2200      	movs	r2, #0
 8004726:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004728:	230a      	movs	r3, #10
}
 800472a:	4618      	mov	r0, r3
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	40000c00 	.word	0x40000c00
 8004734:	20001e5a 	.word	0x20001e5a
 8004738:	20001e57 	.word	0x20001e57

0800473c <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004740:	f7fc feb2 	bl	80014a8 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004744:	4b04      	ldr	r3, [pc, #16]	; (8004758 <FreqMainMenuEntryHandler+0x1c>)
 8004746:	2201      	movs	r2, #1
 8004748:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 800474a:	4b04      	ldr	r3, [pc, #16]	; (800475c <FreqMainMenuEntryHandler+0x20>)
 800474c:	2200      	movs	r2, #0
 800474e:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004750:	230a      	movs	r3, #10
}
 8004752:	4618      	mov	r0, r3
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	20001e5a 	.word	0x20001e5a
 800475c:	20001e57 	.word	0x20001e57

08004760 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
		printf("FreqMainMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8004764:	4b07      	ldr	r3, [pc, #28]	; (8004784 <FreqMainMenuExitHandler+0x24>)
 8004766:	2200      	movs	r2, #0
 8004768:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 800476a:	4b07      	ldr	r3, [pc, #28]	; (8004788 <FreqMainMenuExitHandler+0x28>)
 800476c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004770:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8004772:	f7fc fe99 	bl	80014a8 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004776:	4b05      	ldr	r3, [pc, #20]	; (800478c <FreqMainMenuExitHandler+0x2c>)
 8004778:	2200      	movs	r2, #0
 800477a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 800477c:	2301      	movs	r3, #1
}
 800477e:	4618      	mov	r0, r3
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	20001e5a 	.word	0x20001e5a
 8004788:	40012c00 	.word	0x40012c00
 800478c:	20001e57 	.word	0x20001e57

08004790 <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004796:	f7fc fe87 	bl	80014a8 <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 800479a:	f000 ff09 	bl	80055b0 <FreqO_ResetLastEncoderValue>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 800479e:	4b0e      	ldr	r3, [pc, #56]	; (80047d8 <FreqPresetMenuEntryHandler+0x48>)
 80047a0:	2202      	movs	r2, #2
 80047a2:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 80047a4:	f000 feb6 	bl	8005514 <FreqO_GetFPresetObject>
 80047a8:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d008      	beq.n	80047c2 <FreqPresetMenuEntryHandler+0x32>
	{
		// set rotary encoder limit to full scale and set centre starting position
		ENCODER_TIMER->CNT = 32768;
 80047b0:	4b0a      	ldr	r3, [pc, #40]	; (80047dc <FreqPresetMenuEntryHandler+0x4c>)
 80047b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80047b6:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 80047b8:	4b08      	ldr	r3, [pc, #32]	; (80047dc <FreqPresetMenuEntryHandler+0x4c>)
 80047ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80047be:	62da      	str	r2, [r3, #44]	; 0x2c
 80047c0:	e002      	b.n	80047c8 <FreqPresetMenuEntryHandler+0x38>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 80047c2:	4807      	ldr	r0, [pc, #28]	; (80047e0 <FreqPresetMenuEntryHandler+0x50>)
 80047c4:	f7fc feb6 	bl	8001534 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 80047c8:	4b06      	ldr	r3, [pc, #24]	; (80047e4 <FreqPresetMenuEntryHandler+0x54>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 80047ce:	230b      	movs	r3, #11
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	20001e5a 	.word	0x20001e5a
 80047dc:	40012c00 	.word	0x40012c00
 80047e0:	0801485c 	.word	0x0801485c
 80047e4:	20001e57 	.word	0x20001e57

080047e8 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuInputHandler Event captured\n");
	#endif

	FreqO_MapEncoderPositionCoarse(SM_GetEncoderValue(ENCODER_NORMAL));
 80047ec:	2000      	movs	r0, #0
 80047ee:	f002 f851 	bl	8006894 <SM_GetEncoderValue>
 80047f2:	4603      	mov	r3, r0
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 fd69 	bl	80052cc <FreqO_MapEncoderPositionCoarse>

	// stay in this state
	eNewEvent = evIdle;
 80047fa:	4b03      	ldr	r3, [pc, #12]	; (8004808 <FreqPresetMenuInputHandler+0x20>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004800:	230b      	movs	r3, #11
}
 8004802:	4618      	mov	r0, r3
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	20001e57 	.word	0x20001e57

0800480c <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 800480c:	b580      	push	{r7, lr}
 800480e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004810:	f7fc fe4a 	bl	80014a8 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004814:	4b04      	ldr	r3, [pc, #16]	; (8004828 <FreqPresetMenuExitHandler+0x1c>)
 8004816:	2201      	movs	r2, #1
 8004818:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 800481a:	4b04      	ldr	r3, [pc, #16]	; (800482c <FreqPresetMenuExitHandler+0x20>)
 800481c:	2200      	movs	r2, #0
 800481e:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004820:	230a      	movs	r3, #10
}
 8004822:	4618      	mov	r0, r3
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	20001e5a 	.word	0x20001e5a
 800482c:	20001e57 	.word	0x20001e57

08004830 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004834:	f7fc fe38 	bl	80014a8 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 8004838:	4b08      	ldr	r3, [pc, #32]	; (800485c <FreqAdjustMenuEntryHandler+0x2c>)
 800483a:	2203      	movs	r2, #3
 800483c:	701a      	strb	r2, [r3, #0]

	// set rotary encoder limit to full scale and set OUTPUT_TIMER "TOP" starting position
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 800483e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004842:	4a07      	ldr	r2, [pc, #28]	; (8004860 <FreqAdjustMenuEntryHandler+0x30>)
 8004844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004846:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004848:	4b05      	ldr	r3, [pc, #20]	; (8004860 <FreqAdjustMenuEntryHandler+0x30>)
 800484a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800484e:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004850:	4b04      	ldr	r3, [pc, #16]	; (8004864 <FreqAdjustMenuEntryHandler+0x34>)
 8004852:	2200      	movs	r2, #0
 8004854:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004856:	230c      	movs	r3, #12
}
 8004858:	4618      	mov	r0, r3
 800485a:	bd80      	pop	{r7, pc}
 800485c:	20001e5a 	.word	0x20001e5a
 8004860:	40012c00 	.word	0x40012c00
 8004864:	20001e57 	.word	0x20001e57

08004868 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustFreq();
 800486c:	f000 fdfe 	bl	800546c <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 8004870:	4b02      	ldr	r3, [pc, #8]	; (800487c <FreqAdjustMenuInputHandler+0x14>)
 8004872:	2200      	movs	r2, #0
 8004874:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004876:	230c      	movs	r3, #12
}
 8004878:	4618      	mov	r0, r3
 800487a:	bd80      	pop	{r7, pc}
 800487c:	20001e57 	.word	0x20001e57

08004880 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004884:	f7fc fe10 	bl	80014a8 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004888:	4b04      	ldr	r3, [pc, #16]	; (800489c <FreqAdjustMenuExitHandler+0x1c>)
 800488a:	2201      	movs	r2, #1
 800488c:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 800488e:	4b04      	ldr	r3, [pc, #16]	; (80048a0 <FreqAdjustMenuExitHandler+0x20>)
 8004890:	2200      	movs	r2, #0
 8004892:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004894:	230a      	movs	r3, #10
}
 8004896:	4618      	mov	r0, r3
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20001e5a 	.word	0x20001e5a
 80048a0:	20001e57 	.word	0x20001e57

080048a4 <FreqPrescalerMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuEntryHandler()
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80048a8:	f7fc fdfe 	bl	80014a8 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESCALER_MENU;
 80048ac:	4b08      	ldr	r3, [pc, #32]	; (80048d0 <FreqPrescalerMenuEntryHandler+0x2c>)
 80048ae:	2205      	movs	r2, #5
 80048b0:	701a      	strb	r2, [r3, #0]

	// set rotary encoder limit to full scale and midway starting position
	ENCODER_TIMER->CNT = 32768;
 80048b2:	4b08      	ldr	r3, [pc, #32]	; (80048d4 <FreqPrescalerMenuEntryHandler+0x30>)
 80048b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80048b8:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80048ba:	4b06      	ldr	r3, [pc, #24]	; (80048d4 <FreqPrescalerMenuEntryHandler+0x30>)
 80048bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048c0:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80048c2:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <FreqPrescalerMenuEntryHandler+0x34>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 80048c8:	230e      	movs	r3, #14
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	20001e5a 	.word	0x20001e5a
 80048d4:	40012c00 	.word	0x40012c00
 80048d8:	20001e57 	.word	0x20001e57

080048dc <FreqPrescalerMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuInputHandler()
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustPrescaler();
 80048e0:	f000 fdf0 	bl	80054c4 <FreqO_AdjustPrescaler>

	// stay in this state
	eNewEvent = evIdle;
 80048e4:	4b02      	ldr	r3, [pc, #8]	; (80048f0 <FreqPrescalerMenuInputHandler+0x14>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 80048ea:	230e      	movs	r3, #14
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	20001e57 	.word	0x20001e57

080048f4 <FreqPrescalerMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuExitHandler()
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80048f8:	f7fc fdd6 	bl	80014a8 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80048fc:	4b04      	ldr	r3, [pc, #16]	; (8004910 <FreqPrescalerMenuExitHandler+0x1c>)
 80048fe:	2201      	movs	r2, #1
 8004900:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004902:	4b04      	ldr	r3, [pc, #16]	; (8004914 <FreqPrescalerMenuExitHandler+0x20>)
 8004904:	2200      	movs	r2, #0
 8004906:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004908:	230a      	movs	r3, #10
}
 800490a:	4618      	mov	r0, r3
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20001e5a 	.word	0x20001e5a
 8004914:	20001e57 	.word	0x20001e57

08004918 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 800491c:	4b03      	ldr	r3, [pc, #12]	; (800492c <FreqMenu_getStatus+0x14>)
 800491e:	781b      	ldrb	r3, [r3, #0]
}
 8004920:	4618      	mov	r0, r3
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	20001e5a 	.word	0x20001e5a

08004930 <FuncMenu_getStatus>:
eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;



eFuncMenu_Status FuncMenu_getStatus()
{
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 8004934:	4b03      	ldr	r3, [pc, #12]	; (8004944 <FuncMenu_getStatus+0x14>)
 8004936:	781b      	ldrb	r3, [r3, #0]
}
 8004938:	4618      	mov	r0, r3
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	20001e5b 	.word	0x20001e5b

08004948 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800494c:	f7fc fdac 	bl	80014a8 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004950:	4b04      	ldr	r3, [pc, #16]	; (8004964 <FuncMainMenuEntryHandler+0x1c>)
 8004952:	2201      	movs	r2, #1
 8004954:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004956:	4b04      	ldr	r3, [pc, #16]	; (8004968 <FuncMainMenuEntryHandler+0x20>)
 8004958:	2200      	movs	r2, #0
 800495a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800495c:	2303      	movs	r3, #3
}
 800495e:	4618      	mov	r0, r3
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	20001e5b 	.word	0x20001e5b
 8004968:	20001e57 	.word	0x20001e57

0800496c <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuExitHandler Event captured\n");
	#endif

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 8004970:	4b06      	ldr	r3, [pc, #24]	; (800498c <FuncMainMenuExitHandler+0x20>)
 8004972:	2200      	movs	r2, #0
 8004974:	701a      	strb	r2, [r3, #0]

	// reset the encoder range
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004976:	2002      	movs	r0, #2
 8004978:	f000 f9ce 	bl	8004d18 <ToplevelMenu_setStatus>

	DM_RefreshScreen();
 800497c:	f7fc fd94 	bl	80014a8 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004980:	4b03      	ldr	r3, [pc, #12]	; (8004990 <FuncMainMenuExitHandler+0x24>)
 8004982:	2200      	movs	r2, #0
 8004984:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004986:	2301      	movs	r3, #1
}
 8004988:	4618      	mov	r0, r3
 800498a:	bd80      	pop	{r7, pc}
 800498c:	20001e5b 	.word	0x20001e5b
 8004990:	20001e57 	.word	0x20001e57

08004994 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004998:	f7fc fd86 	bl	80014a8 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 800499c:	f000 ff32 	bl	8005804 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 80049a0:	4b08      	ldr	r3, [pc, #32]	; (80049c4 <FuncSignalMenuEntryHandler+0x30>)
 80049a2:	2202      	movs	r2, #2
 80049a4:	701a      	strb	r2, [r3, #0]
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/

	ENCODER_TIMER->CNT = 32768;
 80049a6:	4b08      	ldr	r3, [pc, #32]	; (80049c8 <FuncSignalMenuEntryHandler+0x34>)
 80049a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80049ac:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80049ae:	4b06      	ldr	r3, [pc, #24]	; (80049c8 <FuncSignalMenuEntryHandler+0x34>)
 80049b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049b4:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 80049b6:	4b05      	ldr	r3, [pc, #20]	; (80049cc <FuncSignalMenuEntryHandler+0x38>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80049bc:	2304      	movs	r3, #4
}
 80049be:	4618      	mov	r0, r3
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20001e5b 	.word	0x20001e5b
 80049c8:	40012c00 	.word	0x40012c00
 80049cc:	20001e57 	.word	0x20001e57

080049d0 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuInputHandler Event captured\n");
	#endif


	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 80049d4:	2000      	movs	r0, #0
 80049d6:	f001 ff5d 	bl	8006894 <SM_GetEncoderValue>
 80049da:	4603      	mov	r3, r0
 80049dc:	4618      	mov	r0, r3
 80049de:	f000 ff1d 	bl	800581c <FuncO_MapEncoderPositionToSignalOutput>


	eNewEvent = evIdle;
 80049e2:	4b03      	ldr	r3, [pc, #12]	; (80049f0 <FuncSignalMenuInputHandler+0x20>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80049e8:	2304      	movs	r3, #4
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20001e57 	.word	0x20001e57

080049f4 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
		printf("FuncSignalMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80049f8:	4b06      	ldr	r3, [pc, #24]	; (8004a14 <FuncSignalMenuExitHandler+0x20>)
 80049fa:	2201      	movs	r2, #1
 80049fc:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 80049fe:	f7fc fd53 	bl	80014a8 <DM_RefreshScreen>
	SM_ResetFuncPwmDutyMode();
 8004a02:	f001 ffeb 	bl	80069dc <SM_ResetFuncPwmDutyMode>
	eNewEvent = evIdle;
 8004a06:	4b04      	ldr	r3, [pc, #16]	; (8004a18 <FuncSignalMenuExitHandler+0x24>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004a0c:	2303      	movs	r3, #3
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	20001e5b 	.word	0x20001e5b
 8004a18:	20001e57 	.word	0x20001e57

08004a1c <FuncAuxMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuEntryHandler(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004a20:	f7fc fd42 	bl	80014a8 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004a24:	f000 feee 	bl	8005804 <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_Aux_MENU;
 8004a28:	4b08      	ldr	r3, [pc, #32]	; (8004a4c <FuncAuxMenuEntryHandler+0x30>)
 8004a2a:	2203      	movs	r2, #3
 8004a2c:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
	*/
	ENCODER_TIMER->CNT = 32768;
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <FuncAuxMenuEntryHandler+0x34>)
 8004a30:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004a34:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004a36:	4b06      	ldr	r3, [pc, #24]	; (8004a50 <FuncAuxMenuEntryHandler+0x34>)
 8004a38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a3c:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 8004a3e:	4b05      	ldr	r3, [pc, #20]	; (8004a54 <FuncAuxMenuEntryHandler+0x38>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004a44:	2305      	movs	r3, #5
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	20001e5b 	.word	0x20001e5b
 8004a50:	40012c00 	.word	0x40012c00
 8004a54:	20001e57 	.word	0x20001e57

08004a58 <FuncAuxMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuInputHandler(void)
{
 8004a58:	b590      	push	{r4, r7, lr}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuInputHandler Event captured\n");
	#endif

	// PWM ADJUST
	if(SM_IsFuncPwmDutyMode())
 8004a5e:	f001 ffa1 	bl	80069a4 <SM_IsFuncPwmDutyMode>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d01a      	beq.n	8004a9e <FuncAuxMenuInputHandler+0x46>
	{
		uint16_t enc_value = SM_GetEncoderValue(ENCODER_NORMAL);
 8004a68:	2000      	movs	r0, #0
 8004a6a:	f001 ff13 	bl	8006894 <SM_GetEncoderValue>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	80fb      	strh	r3, [r7, #6]
		PWM_AUX_OUT_TIM->CCR1 = (pow(enc_value, 2));
 8004a72:	88fb      	ldrh	r3, [r7, #6]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7fb fd6d 	bl	8000554 <__aeabi_ui2d>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	460c      	mov	r4, r1
 8004a7e:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004ac0 <FuncAuxMenuInputHandler+0x68>
 8004a82:	ec44 3b10 	vmov	d0, r3, r4
 8004a86:	f00e f9cf 	bl	8012e28 <pow>
 8004a8a:	ec53 2b10 	vmov	r2, r3, d0
 8004a8e:	4c0e      	ldr	r4, [pc, #56]	; (8004ac8 <FuncAuxMenuInputHandler+0x70>)
 8004a90:	4610      	mov	r0, r2
 8004a92:	4619      	mov	r1, r3
 8004a94:	f7fc f8b0 	bl	8000bf8 <__aeabi_d2uiz>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	6363      	str	r3, [r4, #52]	; 0x34
 8004a9c:	e006      	b.n	8004aac <FuncAuxMenuInputHandler+0x54>
		//BO_SetPwmSignalOffsetForDuty(BO_GetOutputBias() + SM_GetEncoderValue(ENCODER_NORMAL));

	}
	else
	{
		FuncO_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	f001 fef8 	bl	8006894 <SM_GetEncoderValue>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 fef2 	bl	8005890 <FuncO_MapEncoderPositionToAuxOutput>
	}

	eNewEvent = evIdle;
 8004aac:	4b07      	ldr	r3, [pc, #28]	; (8004acc <FuncAuxMenuInputHandler+0x74>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004ab2:	2305      	movs	r3, #5
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd90      	pop	{r4, r7, pc}
 8004abc:	f3af 8000 	nop.w
 8004ac0:	00000000 	.word	0x00000000
 8004ac4:	40000000 	.word	0x40000000
 8004ac8:	40000400 	.word	0x40000400
 8004acc:	20001e57 	.word	0x20001e57

08004ad0 <FuncAuxToggleDutyMode>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FuncAuxToggleDutyMode()
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
	SM_ToggleFuncPwmDutyMode();
 8004ad4:	f001 ff72 	bl	80069bc <SM_ToggleFuncPwmDutyMode>
	ENCODER_TIMER->ARR = 16384;
 8004ad8:	4b04      	ldr	r3, [pc, #16]	; (8004aec <FuncAuxToggleDutyMode+0x1c>)
 8004ada:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004ade:	62da      	str	r2, [r3, #44]	; 0x2c
	eNewEvent = evIdle;
 8004ae0:	4b03      	ldr	r3, [pc, #12]	; (8004af0 <FuncAuxToggleDutyMode+0x20>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8004ae6:	2305      	movs	r3, #5
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40012c00 	.word	0x40012c00
 8004af0:	20001e57 	.word	0x20001e57

08004af4 <FuncAuxMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuExitHandler()
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0
		printf("FuncAuxMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004af8:	4b06      	ldr	r3, [pc, #24]	; (8004b14 <FuncAuxMenuExitHandler+0x20>)
 8004afa:	2201      	movs	r2, #1
 8004afc:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;
	SM_ResetFuncPwmDutyMode();
 8004afe:	f001 ff6d 	bl	80069dc <SM_ResetFuncPwmDutyMode>
	DM_RefreshScreen();
 8004b02:	f7fc fcd1 	bl	80014a8 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004b06:	4b04      	ldr	r3, [pc, #16]	; (8004b18 <FuncAuxMenuExitHandler+0x24>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004b0c:	2303      	movs	r3, #3
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	20001e5b 	.word	0x20001e5b
 8004b18:	20001e57 	.word	0x20001e57

08004b1c <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8004b20:	4b03      	ldr	r3, [pc, #12]	; (8004b30 <GainMenu_getStatus+0x14>)
 8004b22:	781b      	ldrb	r3, [r3, #0]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	20001e5c 	.word	0x20001e5c

08004b34 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004b38:	f7fc fcb6 	bl	80014a8 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004b3c:	4b04      	ldr	r3, [pc, #16]	; (8004b50 <GainMainMenuEntryHandler+0x1c>)
 8004b3e:	2201      	movs	r2, #1
 8004b40:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004b42:	4b04      	ldr	r3, [pc, #16]	; (8004b54 <GainMainMenuEntryHandler+0x20>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004b48:	2306      	movs	r3, #6
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	20001e5c 	.word	0x20001e5c
 8004b54:	20001e57 	.word	0x20001e57

08004b58 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004b5c:	4b05      	ldr	r3, [pc, #20]	; (8004b74 <GainMainMenuExitHandler+0x1c>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004b62:	f7fc fca1 	bl	80014a8 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004b66:	4b04      	ldr	r3, [pc, #16]	; (8004b78 <GainMainMenuExitHandler+0x20>)
 8004b68:	2200      	movs	r2, #0
 8004b6a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004b6c:	2301      	movs	r3, #1
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20001e5c 	.word	0x20001e5c
 8004b78:	20001e57 	.word	0x20001e57

08004b7c <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004b82:	f7fc fc91 	bl	80014a8 <DM_RefreshScreen>
	GO_ResetLastEncoderValue();
 8004b86:	f001 f87b 	bl	8005c80 <GO_ResetLastEncoderValue>
	VPP_ResetLastEncoderValue();
 8004b8a:	f001 ff33 	bl	80069f4 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 8004b8e:	4b10      	ldr	r3, [pc, #64]	; (8004bd0 <GainSignalMenuEntryHandler+0x54>)
 8004b90:	2202      	movs	r2, #2
 8004b92:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8004b94:	2000      	movs	r0, #0
 8004b96:	f001 fc01 	bl	800639c <SM_GetOutputChannel>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004ba0:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d008      	beq.n	8004bba <GainSignalMenuEntryHandler+0x3e>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 8004ba8:	4b0a      	ldr	r3, [pc, #40]	; (8004bd4 <GainSignalMenuEntryHandler+0x58>)
 8004baa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004bae:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004bb0:	4b08      	ldr	r3, [pc, #32]	; (8004bd4 <GainSignalMenuEntryHandler+0x58>)
 8004bb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bb6:	62da      	str	r2, [r3, #44]	; 0x2c
 8004bb8:	e002      	b.n	8004bc0 <GainSignalMenuEntryHandler+0x44>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004bba:	4807      	ldr	r0, [pc, #28]	; (8004bd8 <GainSignalMenuEntryHandler+0x5c>)
 8004bbc:	f7fc fcba 	bl	8001534 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004bc0:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <GainSignalMenuEntryHandler+0x60>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004bc6:	2307      	movs	r3, #7
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3708      	adds	r7, #8
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	20001e5c 	.word	0x20001e5c
 8004bd4:	40012c00 	.word	0x40012c00
 8004bd8:	08014898 	.word	0x08014898
 8004bdc:	20001e57 	.word	0x20001e57

08004be0 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuInputHandler Event captured\n");
	#endif

	FunctionProfile_t *tmpFuncProfile = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8004be6:	2000      	movs	r0, #0
 8004be8:	f001 fbd8 	bl	800639c <SM_GetOutputChannel>
 8004bec:	4603      	mov	r3, r0
 8004bee:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004bf2:	607b      	str	r3, [r7, #4]
	if(tmpFuncProfile)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d012      	beq.n	8004c20 <GainSignalMenuInputHandler+0x40>
	{
		if(tmpFuncProfile->func == PWM_FUNC_MODE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	2b06      	cmp	r3, #6
 8004c00:	d107      	bne.n	8004c12 <GainSignalMenuInputHandler+0x32>
		{
			GO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_INVERSE));
 8004c02:	2001      	movs	r0, #1
 8004c04:	f001 fe46 	bl	8006894 <SM_GetEncoderValue>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f001 f844 	bl	8005c98 <GO_MapEncoderPositionToSignalOutput>
 8004c10:	e006      	b.n	8004c20 <GainSignalMenuInputHandler+0x40>

		}
		else
		{
			VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004c12:	2000      	movs	r0, #0
 8004c14:	f001 fe3e 	bl	8006894 <SM_GetEncoderValue>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f002 f85c 	bl	8006cd8 <VPP_MapEncoderPositionToSignalOutput>
		}
	}
	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	//

	eNewEvent = evYellowBtn;
 8004c20:	4b03      	ldr	r3, [pc, #12]	; (8004c30 <GainSignalMenuInputHandler+0x50>)
 8004c22:	2203      	movs	r2, #3
 8004c24:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004c26:	2307      	movs	r3, #7
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	20001e57 	.word	0x20001e57

08004c34 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004c38:	4b05      	ldr	r3, [pc, #20]	; (8004c50 <GainSignalMenuExitHandler+0x1c>)
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004c3e:	f7fc fc33 	bl	80014a8 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004c42:	4b04      	ldr	r3, [pc, #16]	; (8004c54 <GainSignalMenuExitHandler+0x20>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004c48:	2306      	movs	r3, #6
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20001e5c 	.word	0x20001e5c
 8004c54:	20001e57 	.word	0x20001e57

08004c58 <GainAuxMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuEntryHandler()
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004c5e:	f7fc fc23 	bl	80014a8 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 8004c62:	f001 fec7 	bl	80069f4 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_Aux_MENU;
 8004c66:	4b10      	ldr	r3, [pc, #64]	; (8004ca8 <GainAuxMenuEntryHandler+0x50>)
 8004c68:	2203      	movs	r2, #3
 8004c6a:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile;
 8004c6c:	2001      	movs	r0, #1
 8004c6e:	f001 fb95 	bl	800639c <SM_GetOutputChannel>
 8004c72:	4603      	mov	r3, r0
 8004c74:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004c78:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <GainAuxMenuEntryHandler+0x3a>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 8004c80:	4b0a      	ldr	r3, [pc, #40]	; (8004cac <GainAuxMenuEntryHandler+0x54>)
 8004c82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004c86:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004c88:	4b08      	ldr	r3, [pc, #32]	; (8004cac <GainAuxMenuEntryHandler+0x54>)
 8004c8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004c8e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c90:	e002      	b.n	8004c98 <GainAuxMenuEntryHandler+0x40>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004c92:	4807      	ldr	r0, [pc, #28]	; (8004cb0 <GainAuxMenuEntryHandler+0x58>)
 8004c94:	f7fc fc4e 	bl	8001534 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004c98:	4b06      	ldr	r3, [pc, #24]	; (8004cb4 <GainAuxMenuEntryHandler+0x5c>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8004c9e:	2308      	movs	r3, #8
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3708      	adds	r7, #8
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	20001e5c 	.word	0x20001e5c
 8004cac:	40012c00 	.word	0x40012c00
 8004cb0:	08014898 	.word	0x08014898
 8004cb4:	20001e57 	.word	0x20001e57

08004cb8 <GainAuxMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuInputHandler()
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuInputHandler Event captured\n");
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	VPP_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	f001 fde9 	bl	8006894 <SM_GetEncoderValue>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f002 f841 	bl	8006d4c <VPP_MapEncoderPositionToAuxOutput>

	eNewEvent = evYellowBtn;
 8004cca:	4b03      	ldr	r3, [pc, #12]	; (8004cd8 <GainAuxMenuInputHandler+0x20>)
 8004ccc:	2203      	movs	r2, #3
 8004cce:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8004cd0:	2308      	movs	r3, #8
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	20001e57 	.word	0x20001e57

08004cdc <GainAuxMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuExitHandler()
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004ce0:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <GainAuxMenuExitHandler+0x1c>)
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004ce6:	f7fc fbdf 	bl	80014a8 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004cea:	4b04      	ldr	r3, [pc, #16]	; (8004cfc <GainAuxMenuExitHandler+0x20>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004cf0:	2306      	movs	r3, #6
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20001e5c 	.word	0x20001e5c
 8004cfc:	20001e57 	.word	0x20001e57

08004d00 <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8004d04:	4b03      	ldr	r3, [pc, #12]	; (8004d14 <ToplevelMenu_getStatus+0x14>)
 8004d06:	781b      	ldrb	r3, [r3, #0]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	20000000 	.word	0x20000000

08004d18 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8004d22:	4a04      	ldr	r2, [pc, #16]	; (8004d34 <ToplevelMenu_setStatus+0x1c>)
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	7013      	strb	r3, [r2, #0]
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	20000000 	.word	0x20000000

08004d38 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004d3c:	f7fc fbb4 	bl	80014a8 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 8004d40:	4b04      	ldr	r3, [pc, #16]	; (8004d54 <ToplevelOutputMenuEntryHandler+0x1c>)
 8004d42:	2202      	movs	r2, #2
 8004d44:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004d46:	4b04      	ldr	r3, [pc, #16]	; (8004d58 <ToplevelOutputMenuEntryHandler+0x20>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004d4c:	2301      	movs	r3, #1
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	20000000 	.word	0x20000000
 8004d58:	20001e57 	.word	0x20001e57

08004d5c <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004d60:	f7fc fba2 	bl	80014a8 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004d64:	4b04      	ldr	r3, [pc, #16]	; (8004d78 <ToplevelOutputMenuExitHandler+0x1c>)
 8004d66:	2201      	movs	r2, #1
 8004d68:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004d6a:	4b04      	ldr	r3, [pc, #16]	; (8004d7c <ToplevelOutputMenuExitHandler+0x20>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	20000000 	.word	0x20000000
 8004d7c:	20001e57 	.word	0x20001e57

08004d80 <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004d84:	f7fc fb90 	bl	80014a8 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 8004d88:	4b04      	ldr	r3, [pc, #16]	; (8004d9c <ToplevelInputMenuEntryHandler+0x1c>)
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004d8e:	4b04      	ldr	r3, [pc, #16]	; (8004da0 <ToplevelInputMenuEntryHandler+0x20>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004d94:	2302      	movs	r3, #2
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20000000 	.word	0x20000000
 8004da0:	20001e57 	.word	0x20001e57

08004da4 <ToplevelInputMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuInputHandler(eSystemEvent pEvent)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	4603      	mov	r3, r0
 8004dac:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuInputHandler Event captured\n");
	#endif


		switch(pEvent)
 8004dae:	79fb      	ldrb	r3, [r7, #7]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d002      	beq.n	8004dba <ToplevelInputMenuInputHandler+0x16>
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d003      	beq.n	8004dc0 <ToplevelInputMenuInputHandler+0x1c>
				// re-enable the trigger input for new mode
				ToplevelInputMenuInputHandler(evBlueBtn);
				break;

			default:
				break;
 8004db8:	e00b      	b.n	8004dd2 <ToplevelInputMenuInputHandler+0x2e>
				IT_ArbitrateInputTrigger();
 8004dba:	f001 f859 	bl	8005e70 <IT_ArbitrateInputTrigger>
				break;
 8004dbe:	e008      	b.n	8004dd2 <ToplevelInputMenuInputHandler+0x2e>
				IT_CycleInputTriggerMode();
 8004dc0:	f001 f94c 	bl	800605c <IT_CycleInputTriggerMode>
				ToplevelInputMenuInputHandler(evBlueBtn);
 8004dc4:	2001      	movs	r0, #1
 8004dc6:	f7ff ffed 	bl	8004da4 <ToplevelInputMenuInputHandler>
				ToplevelInputMenuInputHandler(evBlueBtn);
 8004dca:	2001      	movs	r0, #1
 8004dcc:	f7ff ffea 	bl	8004da4 <ToplevelInputMenuInputHandler>
				break;
 8004dd0:	bf00      	nop
		}
	// stay in this menu state
	eNewEvent = evIdle;
 8004dd2:	4b04      	ldr	r3, [pc, #16]	; (8004de4 <ToplevelInputMenuInputHandler+0x40>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004dd8:	2302      	movs	r3, #2
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3708      	adds	r7, #8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	20001e57 	.word	0x20001e57

08004de8 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004dec:	f7fc fb5c 	bl	80014a8 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004df0:	4b04      	ldr	r3, [pc, #16]	; (8004e04 <ToplevelInputMenuExitHandler+0x1c>)
 8004df2:	2201      	movs	r2, #1
 8004df4:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004df6:	4b04      	ldr	r3, [pc, #16]	; (8004e08 <ToplevelInputMenuExitHandler+0x20>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	20000000 	.word	0x20000000
 8004e08:	20001e57 	.word	0x20001e57

08004e0c <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004e14:	4b07      	ldr	r3, [pc, #28]	; (8004e34 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004e16:	695a      	ldr	r2, [r3, #20]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d101      	bne.n	8004e26 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004e22:	2301      	movs	r3, #1
 8004e24:	e000      	b.n	8004e28 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	40010400 	.word	0x40010400

08004e38 <IM_Init>:
uint16_t encbtn_last_interrupt_time = 0;
uint16_t encpos_last_interrupt_time = 0;


void IM_Init()
{
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004e3c:	4b05      	ldr	r3, [pc, #20]	; (8004e54 <IM_Init+0x1c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a04      	ldr	r2, [pc, #16]	; (8004e54 <IM_Init+0x1c>)
 8004e42:	f043 0301 	orr.w	r3, r3, #1
 8004e46:	6013      	str	r3, [r2, #0]
}
 8004e48:	bf00      	nop
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	40014400 	.word	0x40014400

08004e58 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 8004e58:	b480      	push	{r7}
 8004e5a:	af00      	add	r7, sp, #0
	#ifdef ENABLE_PWM_SWEEP
		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
	#endif	//ENABLE_PWM_SWEEP

		// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004e5c:	4b2a      	ldr	r3, [pc, #168]	; (8004f08 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb0>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0310 	and.w	r3, r3, #16
 8004e64:	2b10      	cmp	r3, #16
 8004e66:	d11f      	bne.n	8004ea8 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x50>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 8004e68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6e:	ee07 3a90 	vmov	s15, r3
 8004e72:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e76:	4b25      	ldr	r3, [pc, #148]	; (8004f0c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb4>)
 8004e78:	edd3 7a00 	vldr	s15, [r3]
 8004e7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e84:	db0a      	blt.n	8004e9c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x44>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 8004e86:	4b22      	ldr	r3, [pc, #136]	; (8004f10 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb8>)
 8004e88:	edd3 7a00 	vldr	s15, [r3]
 8004e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e94:	ee17 2a90 	vmov	r2, s15
 8004e98:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8004e9a:	e02f      	b.n	8004efc <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
			OUTPUT_TIMER->ARR++;
 8004e9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ea2:	3201      	adds	r2, #1
 8004ea4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ea6:	e029      	b.n	8004efc <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
		if(OUTPUT_TIMER->ARR == 0x1U)
 8004ea8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d105      	bne.n	8004ebe <IM_SWEEP_UPDATE_TIM_IRQHandler+0x66>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8004eb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004eb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004eba:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ebc:	e01e      	b.n	8004efc <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8004ebe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec4:	ee07 3a90 	vmov	s15, r3
 8004ec8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ecc:	4b10      	ldr	r3, [pc, #64]	; (8004f10 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb8>)
 8004ece:	edd3 7a00 	vldr	s15, [r3]
 8004ed2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eda:	d80a      	bhi.n	8004ef2 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x9a>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8004edc:	4b0b      	ldr	r3, [pc, #44]	; (8004f0c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb4>)
 8004ede:	edd3 7a00 	vldr	s15, [r3]
 8004ee2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ee6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eea:	ee17 2a90 	vmov	r2, s15
 8004eee:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ef0:	e004      	b.n	8004efc <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
				OUTPUT_TIMER->ARR--;
 8004ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ef8:	3a01      	subs	r2, #1
 8004efa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004efc:	bf00      	nop
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40000c00 	.word	0x40000c00
 8004f0c:	20000124 	.word	0x20000124
 8004f10:	20000120 	.word	0x20000120

08004f14 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004f1a:	4b0f      	ldr	r3, [pc, #60]	; (8004f58 <IM_BTN1_EXTI14_Handler+0x44>)
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004f20:	88fb      	ldrh	r3, [r7, #6]
 8004f22:	4a0e      	ldr	r2, [pc, #56]	; (8004f5c <IM_BTN1_EXTI14_Handler+0x48>)
 8004f24:	8812      	ldrh	r2, [r2, #0]
 8004f26:	1a9b      	subs	r3, r3, r2
 8004f28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f2c:	dd0c      	ble.n	8004f48 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004f2e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004f32:	f7ff ff6b 	bl	8004e0c <LL_EXTI_IsActiveFlag_0_31>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d005      	beq.n	8004f48 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004f3c:	2001      	movs	r0, #1
 8004f3e:	f7ff faa1 	bl	8004484 <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8004f42:	4807      	ldr	r0, [pc, #28]	; (8004f60 <IM_BTN1_EXTI14_Handler+0x4c>)
 8004f44:	f00b fe58 	bl	8010bf8 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 8004f48:	4a04      	ldr	r2, [pc, #16]	; (8004f5c <IM_BTN1_EXTI14_Handler+0x48>)
 8004f4a:	88fb      	ldrh	r3, [r7, #6]
 8004f4c:	8013      	strh	r3, [r2, #0]


}
 8004f4e:	bf00      	nop
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40014400 	.word	0x40014400
 8004f5c:	20001e5e 	.word	0x20001e5e
 8004f60:	080148d0 	.word	0x080148d0

08004f64 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004f6a:	4b0f      	ldr	r3, [pc, #60]	; (8004fa8 <IM_BTN2_EXTI15_Handler+0x44>)
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004f70:	88fb      	ldrh	r3, [r7, #6]
 8004f72:	4a0e      	ldr	r2, [pc, #56]	; (8004fac <IM_BTN2_EXTI15_Handler+0x48>)
 8004f74:	8812      	ldrh	r2, [r2, #0]
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f7c:	dd0c      	ble.n	8004f98 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004f7e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004f82:	f7ff ff43 	bl	8004e0c <LL_EXTI_IsActiveFlag_0_31>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d005      	beq.n	8004f98 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 8004f8c:	2003      	movs	r0, #3
 8004f8e:	f7ff fa79 	bl	8004484 <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004f92:	4807      	ldr	r0, [pc, #28]	; (8004fb0 <IM_BTN2_EXTI15_Handler+0x4c>)
 8004f94:	f00b fe30 	bl	8010bf8 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8004f98:	4a04      	ldr	r2, [pc, #16]	; (8004fac <IM_BTN2_EXTI15_Handler+0x48>)
 8004f9a:	88fb      	ldrh	r3, [r7, #6]
 8004f9c:	8013      	strh	r3, [r2, #0]


}
 8004f9e:	bf00      	nop
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	40014400 	.word	0x40014400
 8004fac:	20001e60 	.word	0x20001e60
 8004fb0:	080148e8 	.word	0x080148e8

08004fb4 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004fba:	4b0e      	ldr	r3, [pc, #56]	; (8004ff4 <IM_BTN3_EXTI0_Handler+0x40>)
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004fc0:	88fb      	ldrh	r3, [r7, #6]
 8004fc2:	4a0d      	ldr	r2, [pc, #52]	; (8004ff8 <IM_BTN3_EXTI0_Handler+0x44>)
 8004fc4:	8812      	ldrh	r2, [r2, #0]
 8004fc6:	1a9b      	subs	r3, r3, r2
 8004fc8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fcc:	dd0b      	ble.n	8004fe6 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8004fce:	2001      	movs	r0, #1
 8004fd0:	f7ff ff1c 	bl	8004e0c <LL_EXTI_IsActiveFlag_0_31>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d005      	beq.n	8004fe6 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8004fda:	2004      	movs	r0, #4
 8004fdc:	f7ff fa52 	bl	8004484 <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8004fe0:	4806      	ldr	r0, [pc, #24]	; (8004ffc <IM_BTN3_EXTI0_Handler+0x48>)
 8004fe2:	f00b fe09 	bl	8010bf8 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8004fe6:	4a04      	ldr	r2, [pc, #16]	; (8004ff8 <IM_BTN3_EXTI0_Handler+0x44>)
 8004fe8:	88fb      	ldrh	r3, [r7, #6]
 8004fea:	8013      	strh	r3, [r2, #0]


}
 8004fec:	bf00      	nop
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40014400 	.word	0x40014400
 8004ff8:	20001e62 	.word	0x20001e62
 8004ffc:	08014904 	.word	0x08014904

08005000 <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8005006:	4b0e      	ldr	r3, [pc, #56]	; (8005040 <IM_BTN4_EXTI1_Handler+0x40>)
 8005008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 800500c:	88fb      	ldrh	r3, [r7, #6]
 800500e:	4a0d      	ldr	r2, [pc, #52]	; (8005044 <IM_BTN4_EXTI1_Handler+0x44>)
 8005010:	8812      	ldrh	r2, [r2, #0]
 8005012:	1a9b      	subs	r3, r3, r2
 8005014:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005018:	dd0b      	ble.n	8005032 <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 800501a:	2002      	movs	r0, #2
 800501c:	f7ff fef6 	bl	8004e0c <LL_EXTI_IsActiveFlag_0_31>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8005026:	2002      	movs	r0, #2
 8005028:	f7ff fa2c 	bl	8004484 <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 800502c:	4806      	ldr	r0, [pc, #24]	; (8005048 <IM_BTN4_EXTI1_Handler+0x48>)
 800502e:	f00b fde3 	bl	8010bf8 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8005032:	4a04      	ldr	r2, [pc, #16]	; (8005044 <IM_BTN4_EXTI1_Handler+0x44>)
 8005034:	88fb      	ldrh	r3, [r7, #6]
 8005036:	8013      	strh	r3, [r2, #0]


}
 8005038:	bf00      	nop
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	40014400 	.word	0x40014400
 8005044:	20001e64 	.word	0x20001e64
 8005048:	0801491c 	.word	0x0801491c

0800504c <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8005052:	4b0e      	ldr	r3, [pc, #56]	; (800508c <IM_ENC_EXTI2_Handler+0x40>)
 8005054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005056:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005058:	88fb      	ldrh	r3, [r7, #6]
 800505a:	4a0d      	ldr	r2, [pc, #52]	; (8005090 <IM_ENC_EXTI2_Handler+0x44>)
 800505c:	8812      	ldrh	r2, [r2, #0]
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005064:	dd0b      	ble.n	800507e <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8005066:	2004      	movs	r0, #4
 8005068:	f7ff fed0 	bl	8004e0c <LL_EXTI_IsActiveFlag_0_31>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d005      	beq.n	800507e <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 8005072:	2006      	movs	r0, #6
 8005074:	f7ff fa06 	bl	8004484 <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8005078:	4806      	ldr	r0, [pc, #24]	; (8005094 <IM_ENC_EXTI2_Handler+0x48>)
 800507a:	f00b fdbd 	bl	8010bf8 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 800507e:	4a04      	ldr	r2, [pc, #16]	; (8005090 <IM_ENC_EXTI2_Handler+0x44>)
 8005080:	88fb      	ldrh	r3, [r7, #6]
 8005082:	8013      	strh	r3, [r2, #0]


}
 8005084:	bf00      	nop
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	40014400 	.word	0x40014400
 8005090:	20001e66 	.word	0x20001e66
 8005094:	08014934 	.word	0x08014934

08005098 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 800509e:	4b11      	ldr	r3, [pc, #68]	; (80050e4 <IM_ENC_DIRF_Handler+0x4c>)
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050aa:	d117      	bne.n	80050dc <IM_ENC_DIRF_Handler+0x44>
	{
		uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80050ac:	4b0e      	ldr	r3, [pc, #56]	; (80050e8 <IM_ENC_DIRF_Handler+0x50>)
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	80fb      	strh	r3, [r7, #6]
		if ((interrupt_time - encpos_last_interrupt_time) > 0)
 80050b2:	88fb      	ldrh	r3, [r7, #6]
 80050b4:	4a0d      	ldr	r2, [pc, #52]	; (80050ec <IM_ENC_DIRF_Handler+0x54>)
 80050b6:	8812      	ldrh	r2, [r2, #0]
 80050b8:	1a9b      	subs	r3, r3, r2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	dd0b      	ble.n	80050d6 <IM_ENC_DIRF_Handler+0x3e>
		{
			EM_SetNewEvent(evEncoderSet);
 80050be:	2005      	movs	r0, #5
 80050c0:	f7ff f9e0 	bl	8004484 <EM_SetNewEvent>
			printf("Encoder new direction\n");
 80050c4:	480a      	ldr	r0, [pc, #40]	; (80050f0 <IM_ENC_DIRF_Handler+0x58>)
 80050c6:	f00b fd97 	bl	8010bf8 <puts>
			TIM1->SR &= ~(TIM_SR_DIRF);
 80050ca:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <IM_ENC_DIRF_Handler+0x4c>)
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	4a05      	ldr	r2, [pc, #20]	; (80050e4 <IM_ENC_DIRF_Handler+0x4c>)
 80050d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80050d4:	6113      	str	r3, [r2, #16]
		}
		encpos_last_interrupt_time = interrupt_time;
 80050d6:	4a05      	ldr	r2, [pc, #20]	; (80050ec <IM_ENC_DIRF_Handler+0x54>)
 80050d8:	88fb      	ldrh	r3, [r7, #6]
 80050da:	8013      	strh	r3, [r2, #0]


	}


}
 80050dc:	bf00      	nop
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40012c00 	.word	0x40012c00
 80050e8:	40014400 	.word	0x40014400
 80050ec:	20001e68 	.word	0x20001e68
 80050f0:	08014950 	.word	0x08014950

080050f4 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 80050f4:	b480      	push	{r7}
 80050f6:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 80050f8:	4b03      	ldr	r3, [pc, #12]	; (8005108 <BO_GetBiasPolarity+0x14>)
 80050fa:	781b      	ldrb	r3, [r3, #0]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	20000001 	.word	0x20000001

0800510c <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8005110:	4b03      	ldr	r3, [pc, #12]	; (8005120 <BO_GetDcBiasEncoderValue+0x14>)
 8005112:	881b      	ldrh	r3, [r3, #0]
}
 8005114:	4618      	mov	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	20000002 	.word	0x20000002

08005124 <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	4603      	mov	r3, r0
 800512c:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_NORMAL);
 800512e:	2000      	movs	r0, #0
 8005130:	f001 fbb0 	bl	8006894 <SM_GetEncoderValue>
 8005134:	4603      	mov	r3, r0
 8005136:	461a      	mov	r2, r3
 8005138:	4b1b      	ldr	r3, [pc, #108]	; (80051a8 <BO_MapEncoderPositionToSignalOutput+0x84>)
 800513a:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 800513c:	88fb      	ldrh	r3, [r7, #6]
 800513e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005142:	d214      	bcs.n	800516e <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8005144:	4b19      	ldr	r3, [pc, #100]	; (80051ac <BO_MapEncoderPositionToSignalOutput+0x88>)
 8005146:	2200      	movs	r2, #0
 8005148:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8005150:	4613      	mov	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4413      	add	r3, r2
 8005156:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8005158:	2200      	movs	r2, #0
 800515a:	2110      	movs	r1, #16
 800515c:	4814      	ldr	r0, [pc, #80]	; (80051b0 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 800515e:	f005 fe99 	bl	800ae94 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 8005162:	2201      	movs	r2, #1
 8005164:	2108      	movs	r1, #8
 8005166:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800516a:	f006 fe55 	bl	800be18 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 800516e:	88fb      	ldrh	r3, [r7, #6]
 8005170:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005174:	d314      	bcc.n	80051a0 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8005176:	4b0d      	ldr	r3, [pc, #52]	; (80051ac <BO_MapEncoderPositionToSignalOutput+0x88>)
 8005178:	2201      	movs	r2, #1
 800517a:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 800517c:	88fb      	ldrh	r3, [r7, #6]
 800517e:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8005182:	4613      	mov	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	4413      	add	r3, r2
 8005188:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 800518a:	2200      	movs	r2, #0
 800518c:	2110      	movs	r1, #16
 800518e:	4808      	ldr	r0, [pc, #32]	; (80051b0 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8005190:	f005 fe80 	bl	800ae94 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 8005194:	2200      	movs	r2, #0
 8005196:	2108      	movs	r1, #8
 8005198:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800519c:	f006 fe3c 	bl	800be18 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_RESET);
	}
}
 80051a0:	bf00      	nop
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	20000002 	.word	0x20000002
 80051ac:	20000001 	.word	0x20000001
 80051b0:	20002a00 	.word	0x20002a00

080051b4 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 80051b8:	2110      	movs	r1, #16
 80051ba:	4803      	ldr	r0, [pc, #12]	; (80051c8 <BO_GetOutputBias+0x14>)
 80051bc:	f005 feb0 	bl	800af20 <HAL_DAC_GetValue>
 80051c0:	4603      	mov	r3, r0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	20002a00 	.word	0x20002a00

080051cc <FreqO_InitFreqProfiles>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_InitFreqProfiles()
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 80051d2:	2300      	movs	r3, #0
 80051d4:	607b      	str	r3, [r7, #4]
 80051d6:	e06b      	b.n	80052b0 <FreqO_InitFreqProfiles+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(theFreqProfiles[i].psc == 0)
 80051d8:	493a      	ldr	r1, [pc, #232]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	4613      	mov	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4413      	add	r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	3308      	adds	r3, #8
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d129      	bne.n	8005242 <FreqO_InitFreqProfiles+0x76>
			theFreqProfiles[i].arr = ((SM_MCLK / theFreqProfiles[i].hertz) / SM_FSAMP) * theFreqProfiles[i].error;
 80051ee:	4935      	ldr	r1, [pc, #212]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	4613      	mov	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	440b      	add	r3, r1
 80051fc:	3304      	adds	r3, #4
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a31      	ldr	r2, [pc, #196]	; (80052c8 <FreqO_InitFreqProfiles+0xfc>)
 8005202:	fbb2 f3f3 	udiv	r3, r2, r3
 8005206:	ee07 3a90 	vmov	s15, r3
 800520a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800520e:	492d      	ldr	r1, [pc, #180]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	4613      	mov	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4413      	add	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	440b      	add	r3, r1
 800521c:	3310      	adds	r3, #16
 800521e:	edd3 7a00 	vldr	s15, [r3]
 8005222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005226:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800522a:	ee17 0a90 	vmov	r0, s15
 800522e:	4925      	ldr	r1, [pc, #148]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4413      	add	r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	330c      	adds	r3, #12
 800523e:	6018      	str	r0, [r3, #0]
 8005240:	e033      	b.n	80052aa <FreqO_InitFreqProfiles+0xde>
		else
			theFreqProfiles[i].arr = (((SM_MCLK / theFreqProfiles[i].hertz) / theFreqProfiles[i].psc) / SM_FSAMP) * theFreqProfiles[i].error;
 8005242:	4920      	ldr	r1, [pc, #128]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	4613      	mov	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	440b      	add	r3, r1
 8005250:	3304      	adds	r3, #4
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a1c      	ldr	r2, [pc, #112]	; (80052c8 <FreqO_InitFreqProfiles+0xfc>)
 8005256:	fbb2 f1f3 	udiv	r1, r2, r3
 800525a:	481a      	ldr	r0, [pc, #104]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4403      	add	r3, r0
 8005268:	3308      	adds	r3, #8
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005270:	ee07 3a90 	vmov	s15, r3
 8005274:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005278:	4912      	ldr	r1, [pc, #72]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	4613      	mov	r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4413      	add	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	440b      	add	r3, r1
 8005286:	3310      	adds	r3, #16
 8005288:	edd3 7a00 	vldr	s15, [r3]
 800528c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005290:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005294:	ee17 0a90 	vmov	r0, s15
 8005298:	490a      	ldr	r1, [pc, #40]	; (80052c4 <FreqO_InitFreqProfiles+0xf8>)
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	4613      	mov	r3, r2
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	4413      	add	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	440b      	add	r3, r1
 80052a6:	330c      	adds	r3, #12
 80052a8:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3301      	adds	r3, #1
 80052ae:	607b      	str	r3, [r7, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b0d      	cmp	r3, #13
 80052b4:	dd90      	ble.n	80051d8 <FreqO_InitFreqProfiles+0xc>
	}
}
 80052b6:	bf00      	nop
 80052b8:	370c      	adds	r7, #12
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	20000004 	.word	0x20000004
 80052c8:	00155cc0 	.word	0x00155cc0

080052cc <FreqO_MapEncoderPositionCoarse>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionCoarse(uint16_t pEncValue)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	80fb      	strh	r3, [r7, #6]

	uint32_t tmpFreqIndex = freq_profile->index;
 80052d6:	4b1b      	ldr	r3, [pc, #108]	; (8005344 <FreqO_MapEncoderPositionCoarse+0x78>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	60fb      	str	r3, [r7, #12]
	if(pEncValue > freq_last_encoder_value)
 80052de:	4b1a      	ldr	r3, [pc, #104]	; (8005348 <FreqO_MapEncoderPositionCoarse+0x7c>)
 80052e0:	881b      	ldrh	r3, [r3, #0]
 80052e2:	88fa      	ldrh	r2, [r7, #6]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d910      	bls.n	800530a <FreqO_MapEncoderPositionCoarse+0x3e>
	{
		tmpFreqIndex++;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	3301      	adds	r3, #1
 80052ec:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2b0d      	cmp	r3, #13
 80052f2:	d901      	bls.n	80052f8 <FreqO_MapEncoderPositionCoarse+0x2c>
 80052f4:	230d      	movs	r3, #13
 80052f6:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f000 f945 	bl	8005588 <FreqO_GetProfileByIndex>
 80052fe:	4603      	mov	r3, r0
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	4618      	mov	r0, r3
 8005304:	f000 f872 	bl	80053ec <FreqO_ApplyProfile>
 8005308:	e014      	b.n	8005334 <FreqO_MapEncoderPositionCoarse+0x68>
	}
	else if (pEncValue < freq_last_encoder_value)
 800530a:	4b0f      	ldr	r3, [pc, #60]	; (8005348 <FreqO_MapEncoderPositionCoarse+0x7c>)
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	88fa      	ldrh	r2, [r7, #6]
 8005310:	429a      	cmp	r2, r3
 8005312:	d20f      	bcs.n	8005334 <FreqO_MapEncoderPositionCoarse+0x68>
	{
		tmpFreqIndex--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	3b01      	subs	r3, #1
 8005318:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2b0d      	cmp	r3, #13
 800531e:	d901      	bls.n	8005324 <FreqO_MapEncoderPositionCoarse+0x58>
 8005320:	2300      	movs	r3, #0
 8005322:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8005324:	68f8      	ldr	r0, [r7, #12]
 8005326:	f000 f92f 	bl	8005588 <FreqO_GetProfileByIndex>
 800532a:	4603      	mov	r3, r0
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4618      	mov	r0, r3
 8005330:	f000 f85c 	bl	80053ec <FreqO_ApplyProfile>
	}
	freq_last_encoder_value = pEncValue;
 8005334:	4a04      	ldr	r2, [pc, #16]	; (8005348 <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005336:	88fb      	ldrh	r3, [r7, #6]
 8005338:	8013      	strh	r3, [r2, #0]

}
 800533a:	bf00      	nop
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	2000011c 	.word	0x2000011c
 8005348:	20001e6a 	.word	0x20001e6a

0800534c <FreqO_MapEncoderPositionFine>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionFine(uint16_t pEncValue)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	4603      	mov	r3, r0
 8005354:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 8005356:	4b0f      	ldr	r3, [pc, #60]	; (8005394 <FreqO_MapEncoderPositionFine+0x48>)
 8005358:	881b      	ldrh	r3, [r3, #0]
 800535a:	88fa      	ldrh	r2, [r7, #6]
 800535c:	429a      	cmp	r2, r3
 800535e:	d905      	bls.n	800536c <FreqO_MapEncoderPositionFine+0x20>
	{
		OUTPUT_TIMER->ARR++;
 8005360:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005366:	3201      	adds	r2, #1
 8005368:	62da      	str	r2, [r3, #44]	; 0x2c
 800536a:	e009      	b.n	8005380 <FreqO_MapEncoderPositionFine+0x34>
//		tmpFreqIndex++;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	else if (pEncValue < freq_last_encoder_value)
 800536c:	4b09      	ldr	r3, [pc, #36]	; (8005394 <FreqO_MapEncoderPositionFine+0x48>)
 800536e:	881b      	ldrh	r3, [r3, #0]
 8005370:	88fa      	ldrh	r2, [r7, #6]
 8005372:	429a      	cmp	r2, r3
 8005374:	d204      	bcs.n	8005380 <FreqO_MapEncoderPositionFine+0x34>
	{
		OUTPUT_TIMER->ARR--;
 8005376:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800537a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537c:	3a01      	subs	r2, #1
 800537e:	62da      	str	r2, [r3, #44]	; 0x2c
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 8005380:	4a04      	ldr	r2, [pc, #16]	; (8005394 <FreqO_MapEncoderPositionFine+0x48>)
 8005382:	88fb      	ldrh	r3, [r7, #6]
 8005384:	8013      	strh	r3, [r2, #0]

}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	20001e6a 	.word	0x20001e6a

08005398 <FreqO_MapEncoderPositionToPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToPrescaler(uint16_t pEncValue)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	4603      	mov	r3, r0
 80053a0:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 80053a2:	4b11      	ldr	r3, [pc, #68]	; (80053e8 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 80053a4:	881b      	ldrh	r3, [r3, #0]
 80053a6:	88fa      	ldrh	r2, [r7, #6]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d905      	bls.n	80053b8 <FreqO_MapEncoderPositionToPrescaler+0x20>
	{
		OUTPUT_TIMER->PSC++;
 80053ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80053b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053b2:	3201      	adds	r2, #1
 80053b4:	629a      	str	r2, [r3, #40]	; 0x28
 80053b6:	e00e      	b.n	80053d6 <FreqO_MapEncoderPositionToPrescaler+0x3e>

	}
	else if (pEncValue < freq_last_encoder_value)
 80053b8:	4b0b      	ldr	r3, [pc, #44]	; (80053e8 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 80053ba:	881b      	ldrh	r3, [r3, #0]
 80053bc:	88fa      	ldrh	r2, [r7, #6]
 80053be:	429a      	cmp	r2, r3
 80053c0:	d209      	bcs.n	80053d6 <FreqO_MapEncoderPositionToPrescaler+0x3e>
	{
		if(OUTPUT_TIMER->PSC > 0)
 80053c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80053c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d004      	beq.n	80053d6 <FreqO_MapEncoderPositionToPrescaler+0x3e>
			OUTPUT_TIMER->PSC--;
 80053cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80053d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053d2:	3a01      	subs	r2, #1
 80053d4:	629a      	str	r2, [r3, #40]	; 0x28
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 80053d6:	4a04      	ldr	r2, [pc, #16]	; (80053e8 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 80053d8:	88fb      	ldrh	r3, [r7, #6]
 80053da:	8013      	strh	r3, [r2, #0]

}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr
 80053e8:	20001e6a 	.word	0x20001e6a

080053ec <FreqO_ApplyProfile>:
 *	@retval None
 *
 */

void FreqO_ApplyProfile(eFreqSettings_t pPresetEnum)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
//	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
	FreqProfile_t* tmpFreqProfile = FreqO_FindFPresetObject(pPresetEnum);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 f899 	bl	800552c <FreqO_FindFPresetObject>
 80053fa:	60f8      	str	r0, [r7, #12]
	if(tmpFreqProfile)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d026      	beq.n	8005450 <FreqO_ApplyProfile+0x64>
	{

		OUTPUT_TIMER->PSC = tmpFreqProfile->psc;
 8005402:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpFreqProfile->arr;
 800540c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005416:	2001      	movs	r0, #1
 8005418:	f000 ffc0 	bl	800639c <SM_GetOutputChannel>
 800541c:	4603      	mov	r3, r0
 800541e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	72fb      	strb	r3, [r7, #11]
		if(tmpOut == PWM_FUNC_MODE)
 8005426:	7afb      	ldrb	r3, [r7, #11]
 8005428:	2b06      	cmp	r3, #6
 800542a:	d10d      	bne.n	8005448 <FreqO_ApplyProfile+0x5c>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			PWM_AUX_OUT_TIM->PSC = 256;
 800542c:	4b0c      	ldr	r3, [pc, #48]	; (8005460 <FreqO_ApplyProfile+0x74>)
 800542e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005432:	629a      	str	r2, [r3, #40]	; 0x28
			PWM_AUX_OUT_TIM->ARR = tmpFreqProfile->arr/2;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	4a09      	ldr	r2, [pc, #36]	; (8005460 <FreqO_ApplyProfile+0x74>)
 800543a:	085b      	lsrs	r3, r3, #1
 800543c:	62d3      	str	r3, [r2, #44]	; 0x2c
			PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 800543e:	4b08      	ldr	r3, [pc, #32]	; (8005460 <FreqO_ApplyProfile+0x74>)
 8005440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005442:	4a07      	ldr	r2, [pc, #28]	; (8005460 <FreqO_ApplyProfile+0x74>)
 8005444:	085b      	lsrs	r3, r3, #1
 8005446:	6353      	str	r3, [r2, #52]	; 0x34
		}

		freq_profile = tmpFreqProfile;
 8005448:	4a06      	ldr	r2, [pc, #24]	; (8005464 <FreqO_ApplyProfile+0x78>)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6013      	str	r3, [r2, #0]
	}
	else
	{
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
	}
}
 800544e:	e002      	b.n	8005456 <FreqO_ApplyProfile+0x6a>
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
 8005450:	4805      	ldr	r0, [pc, #20]	; (8005468 <FreqO_ApplyProfile+0x7c>)
 8005452:	f7fc f86f 	bl	8001534 <DM_SetErrorDebugMsg>
}
 8005456:	bf00      	nop
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	40000400 	.word	0x40000400
 8005464:	2000011c 	.word	0x2000011c
 8005468:	08014968 	.word	0x08014968

0800546c <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionFine(SM_GetEncoderValue(ENCODER_NORMAL));
 8005472:	2000      	movs	r0, #0
 8005474:	f001 fa0e 	bl	8006894 <SM_GetEncoderValue>
 8005478:	4603      	mov	r3, r0
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff ff66 	bl	800534c <FreqO_MapEncoderPositionFine>


	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005480:	2001      	movs	r0, #1
 8005482:	f000 ff8b 	bl	800639c <SM_GetOutputChannel>
 8005486:	4603      	mov	r3, r0
 8005488:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 8005490:	79fb      	ldrb	r3, [r7, #7]
 8005492:	2b06      	cmp	r3, #6
 8005494:	d110      	bne.n	80054b8 <FreqO_AdjustFreq+0x4c>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		PWM_AUX_OUT_TIM->PSC = 256;
 8005496:	4b0a      	ldr	r3, [pc, #40]	; (80054c0 <FreqO_AdjustFreq+0x54>)
 8005498:	f44f 7280 	mov.w	r2, #256	; 0x100
 800549c:	629a      	str	r2, [r3, #40]	; 0x28
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 800549e:	2000      	movs	r0, #0
 80054a0:	f001 f9f8 	bl	8006894 <SM_GetEncoderValue>
 80054a4:	4603      	mov	r3, r0
 80054a6:	085b      	lsrs	r3, r3, #1
 80054a8:	b29a      	uxth	r2, r3
 80054aa:	4b05      	ldr	r3, [pc, #20]	; (80054c0 <FreqO_AdjustFreq+0x54>)
 80054ac:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 80054ae:	4b04      	ldr	r3, [pc, #16]	; (80054c0 <FreqO_AdjustFreq+0x54>)
 80054b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b2:	4a03      	ldr	r2, [pc, #12]	; (80054c0 <FreqO_AdjustFreq+0x54>)
 80054b4:	085b      	lsrs	r3, r3, #1
 80054b6:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 80054b8:	bf00      	nop
 80054ba:	3708      	adds	r7, #8
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	40000400 	.word	0x40000400

080054c4 <FreqO_AdjustPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustPrescaler()
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionToPrescaler(SM_GetEncoderValue(ENCODER_NORMAL));
 80054ca:	2000      	movs	r0, #0
 80054cc:	f001 f9e2 	bl	8006894 <SM_GetEncoderValue>
 80054d0:	4603      	mov	r3, r0
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7ff ff60 	bl	8005398 <FreqO_MapEncoderPositionToPrescaler>

	// not sure about this code?!?!
	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 80054d8:	2001      	movs	r0, #1
 80054da:	f000 ff5f 	bl	800639c <SM_GetOutputChannel>
 80054de:	4603      	mov	r3, r0
 80054e0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 80054e8:	79fb      	ldrb	r3, [r7, #7]
 80054ea:	2b06      	cmp	r3, #6
 80054ec:	d10c      	bne.n	8005508 <FreqO_AdjustPrescaler+0x44>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		//PWM_AUX_OUT_TIM->PSC = 256;
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 80054ee:	2000      	movs	r0, #0
 80054f0:	f001 f9d0 	bl	8006894 <SM_GetEncoderValue>
 80054f4:	4603      	mov	r3, r0
 80054f6:	085b      	lsrs	r3, r3, #1
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	4b05      	ldr	r3, [pc, #20]	; (8005510 <FreqO_AdjustPrescaler+0x4c>)
 80054fc:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 80054fe:	4b04      	ldr	r3, [pc, #16]	; (8005510 <FreqO_AdjustPrescaler+0x4c>)
 8005500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005502:	4a03      	ldr	r2, [pc, #12]	; (8005510 <FreqO_AdjustPrescaler+0x4c>)
 8005504:	085b      	lsrs	r3, r3, #1
 8005506:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 8005508:	bf00      	nop
 800550a:	3708      	adds	r7, #8
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	40000400 	.word	0x40000400

08005514 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005514:	b480      	push	{r7}
 8005516:	af00      	add	r7, sp, #0
	return freq_profile;
 8005518:	4b03      	ldr	r3, [pc, #12]	; (8005528 <FreqO_GetFPresetObject+0x14>)
 800551a:	681b      	ldr	r3, [r3, #0]
}
 800551c:	4618      	mov	r0, r3
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	2000011c 	.word	0x2000011c

0800552c <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005534:	2300      	movs	r3, #0
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	e016      	b.n	8005568 <FreqO_FindFPresetObject+0x3c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800553a:	4911      	ldr	r1, [pc, #68]	; (8005580 <FreqO_FindFPresetObject+0x54>)
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4613      	mov	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	3304      	adds	r3, #4
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	429a      	cmp	r2, r3
 8005550:	d107      	bne.n	8005562 <FreqO_FindFPresetObject+0x36>
		{
			return &theFreqProfiles[i];
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4613      	mov	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	4a08      	ldr	r2, [pc, #32]	; (8005580 <FreqO_FindFPresetObject+0x54>)
 800555e:	4413      	add	r3, r2
 8005560:	e009      	b.n	8005576 <FreqO_FindFPresetObject+0x4a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	3301      	adds	r3, #1
 8005566:	60fb      	str	r3, [r7, #12]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2b0d      	cmp	r3, #13
 800556c:	dde5      	ble.n	800553a <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 800556e:	4805      	ldr	r0, [pc, #20]	; (8005584 <FreqO_FindFPresetObject+0x58>)
 8005570:	f7fb ffe0 	bl	8001534 <DM_SetErrorDebugMsg>
	return 0;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	20000004 	.word	0x20000004
 8005584:	08014990 	.word	0x08014990

08005588 <FreqO_GetProfileByIndex>:
 *	@param pIndex
 *	@retval pointer to FreqProfile_t object
 *
 */
FreqProfile_t* FreqO_GetProfileByIndex(uint32_t pIndex)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
	return &theFreqProfiles[pIndex];
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	4613      	mov	r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4413      	add	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4a04      	ldr	r2, [pc, #16]	; (80055ac <FreqO_GetProfileByIndex+0x24>)
 800559c:	4413      	add	r3, r2
}
 800559e:	4618      	mov	r0, r3
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	20000004 	.word	0x20000004

080055b0 <FreqO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ResetLastEncoderValue()
{
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 80055b4:	4b03      	ldr	r3, [pc, #12]	; (80055c4 <FreqO_ResetLastEncoderValue+0x14>)
 80055b6:	2200      	movs	r2, #0
 80055b8:	801a      	strh	r2, [r3, #0]
}
 80055ba:	bf00      	nop
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	20001e6a 	.word	0x20001e6a

080055c8 <FS_SetSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeDown()
{
 80055c8:	b480      	push	{r7}
 80055ca:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 80055cc:	4b10      	ldr	r3, [pc, #64]	; (8005610 <FS_SetSweepModeDown+0x48>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a0f      	ldr	r2, [pc, #60]	; (8005610 <FS_SetSweepModeDown+0x48>)
 80055d2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80055d6:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 80055d8:	4b0d      	ldr	r3, [pc, #52]	; (8005610 <FS_SetSweepModeDown+0x48>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a0c      	ldr	r2, [pc, #48]	; (8005610 <FS_SetSweepModeDown+0x48>)
 80055de:	f043 0310 	orr.w	r3, r3, #16
 80055e2:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 80055e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ea:	ee07 3a90 	vmov	s15, r3
 80055ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055f2:	4b08      	ldr	r3, [pc, #32]	; (8005614 <FS_SetSweepModeDown+0x4c>)
 80055f4:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 80055f8:	4b07      	ldr	r3, [pc, #28]	; (8005618 <FS_SetSweepModeDown+0x50>)
 80055fa:	4a08      	ldr	r2, [pc, #32]	; (800561c <FS_SetSweepModeDown+0x54>)
 80055fc:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 80055fe:	4b08      	ldr	r3, [pc, #32]	; (8005620 <FS_SetSweepModeDown+0x58>)
 8005600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005604:	625a      	str	r2, [r3, #36]	; 0x24

}
 8005606:	bf00      	nop
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	40000c00 	.word	0x40000c00
 8005614:	20000120 	.word	0x20000120
 8005618:	20000124 	.word	0x20000124
 800561c:	477fff00 	.word	0x477fff00
 8005620:	40012c00 	.word	0x40012c00

08005624 <FS_SetSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeUp()
{
 8005624:	b480      	push	{r7}
 8005626:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005628:	4b0e      	ldr	r3, [pc, #56]	; (8005664 <FS_SetSweepModeUp+0x40>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a0d      	ldr	r2, [pc, #52]	; (8005664 <FS_SetSweepModeUp+0x40>)
 800562e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005632:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 8005634:	4b0b      	ldr	r3, [pc, #44]	; (8005664 <FS_SetSweepModeUp+0x40>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a0a      	ldr	r2, [pc, #40]	; (8005664 <FS_SetSweepModeUp+0x40>)
 800563a:	f023 0310 	bic.w	r3, r3, #16
 800563e:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8005640:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005646:	ee07 3a90 	vmov	s15, r3
 800564a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800564e:	4b06      	ldr	r3, [pc, #24]	; (8005668 <FS_SetSweepModeUp+0x44>)
 8005650:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 8005654:	4b05      	ldr	r3, [pc, #20]	; (800566c <FS_SetSweepModeUp+0x48>)
 8005656:	4a06      	ldr	r2, [pc, #24]	; (8005670 <FS_SetSweepModeUp+0x4c>)
 8005658:	601a      	str	r2, [r3, #0]


}
 800565a:	bf00      	nop
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	40000c00 	.word	0x40000c00
 8005668:	20000124 	.word	0x20000124
 800566c:	20000120 	.word	0x20000120
 8005670:	41500000 	.word	0x41500000

08005674 <FS_SetEncoderControlMode>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	4603      	mov	r3, r0
 800567c:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 800567e:	79fb      	ldrb	r3, [r7, #7]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d03a      	beq.n	80056fa <FS_SetEncoderControlMode+0x86>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8005684:	4a25      	ldr	r2, [pc, #148]	; (800571c <FS_SetEncoderControlMode+0xa8>)
 8005686:	79fb      	ldrb	r3, [r7, #7]
 8005688:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 800568a:	4b25      	ldr	r3, [pc, #148]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 800568c:	220d      	movs	r2, #13
 800568e:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 8005690:	4b23      	ldr	r3, [pc, #140]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 8005692:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005696:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 8005698:	4b22      	ldr	r3, [pc, #136]	; (8005724 <FS_SetEncoderControlMode+0xb0>)
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d002      	beq.n	80056a6 <FS_SetEncoderControlMode+0x32>
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d015      	beq.n	80056d0 <FS_SetEncoderControlMode+0x5c>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 80056a4:	e033      	b.n	800570e <FS_SetEncoderControlMode+0x9a>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 80056a6:	4b1e      	ldr	r3, [pc, #120]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 80056a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056aa:	ee07 3a90 	vmov	s15, r3
 80056ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056b2:	4b1d      	ldr	r3, [pc, #116]	; (8005728 <FS_SetEncoderControlMode+0xb4>)
 80056b4:	edd3 7a00 	vldr	s15, [r3]
 80056b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80056bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056c0:	dc00      	bgt.n	80056c4 <FS_SetEncoderControlMode+0x50>
				break;
 80056c2:	e024      	b.n	800570e <FS_SetEncoderControlMode+0x9a>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80056c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80056c8:	4a15      	ldr	r2, [pc, #84]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 80056ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056cc:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 80056ce:	e01e      	b.n	800570e <FS_SetEncoderControlMode+0x9a>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 80056d0:	4b13      	ldr	r3, [pc, #76]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 80056d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d4:	ee07 3a90 	vmov	s15, r3
 80056d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056dc:	4b13      	ldr	r3, [pc, #76]	; (800572c <FS_SetEncoderControlMode+0xb8>)
 80056de:	edd3 7a00 	vldr	s15, [r3]
 80056e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80056e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056ea:	d400      	bmi.n	80056ee <FS_SetEncoderControlMode+0x7a>
				break;
 80056ec:	e00f      	b.n	800570e <FS_SetEncoderControlMode+0x9a>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80056ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80056f2:	4a0b      	ldr	r2, [pc, #44]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 80056f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f6:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 80056f8:	e009      	b.n	800570e <FS_SetEncoderControlMode+0x9a>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 80056fa:	4a08      	ldr	r2, [pc, #32]	; (800571c <FS_SetEncoderControlMode+0xa8>)
 80056fc:	79fb      	ldrb	r3, [r7, #7]
 80056fe:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 8005700:	4b07      	ldr	r3, [pc, #28]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 8005702:	2201      	movs	r2, #1
 8005704:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 8005706:	4b06      	ldr	r3, [pc, #24]	; (8005720 <FS_SetEncoderControlMode+0xac>)
 8005708:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800570c:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 800570e:	bf00      	nop
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	20001e59 	.word	0x20001e59
 8005720:	40012c00 	.word	0x40012c00
 8005724:	20001e58 	.word	0x20001e58
 8005728:	20000124 	.word	0x20000124
 800572c:	20000120 	.word	0x20000120

08005730 <FS_SetSweepTimerAutoReloadForEncoderControl>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8005730:	b590      	push	{r4, r7, lr}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	4603      	mov	r3, r0
 8005738:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d122      	bne.n	8005786 <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8005740:	4b17      	ldr	r3, [pc, #92]	; (80057a0 <FS_SetSweepTimerAutoReloadForEncoderControl+0x70>)
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	4618      	mov	r0, r3
 8005746:	f7fa ff05 	bl	8000554 <__aeabi_ui2d>
 800574a:	4603      	mov	r3, r0
 800574c:	460c      	mov	r4, r1
 800574e:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8005790 <FS_SetSweepTimerAutoReloadForEncoderControl+0x60>
 8005752:	ec44 3b10 	vmov	d0, r3, r4
 8005756:	f00d fb67 	bl	8012e28 <pow>
 800575a:	ec51 0b10 	vmov	r0, r1, d0
 800575e:	a30e      	add	r3, pc, #56	; (adr r3, 8005798 <FS_SetSweepTimerAutoReloadForEncoderControl+0x68>)
 8005760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005764:	f7fa fdba 	bl	80002dc <__adddf3>
 8005768:	4603      	mov	r3, r0
 800576a:	460c      	mov	r4, r1
 800576c:	4618      	mov	r0, r3
 800576e:	4621      	mov	r1, r4
 8005770:	f7fb fa42 	bl	8000bf8 <__aeabi_d2uiz>
 8005774:	4603      	mov	r3, r0
 8005776:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800577e:	d002      	beq.n	8005786 <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8005780:	4a08      	ldr	r2, [pc, #32]	; (80057a4 <FS_SetSweepTimerAutoReloadForEncoderControl+0x74>)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 8005786:	bf00      	nop
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	bd90      	pop	{r4, r7, pc}
 800578e:	bf00      	nop
 8005790:	00000000 	.word	0x00000000
 8005794:	40080000 	.word	0x40080000
 8005798:	00000000 	.word	0x00000000
 800579c:	40d06800 	.word	0x40d06800
 80057a0:	40012c00 	.word	0x40012c00
 80057a4:	40000c00 	.word	0x40000c00

080057a8 <FS_GetCalculatedSweepFrequencyInHertz>:
 *	@param None
 *	@retval None
 *
 */
float FS_GetCalculatedSweepFrequencyInHertz()
{
 80057a8:	b480      	push	{r7}
 80057aa:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 80057ac:	4b13      	ldr	r3, [pc, #76]	; (80057fc <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80057ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10a      	bne.n	80057ca <FS_GetCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 80057b4:	4b11      	ldr	r3, [pc, #68]	; (80057fc <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80057b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b8:	ee07 3a90 	vmov	s15, r3
 80057bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80057c0:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8005800 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 80057c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057c8:	e011      	b.n	80057ee <FS_GetCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 80057ca:	4b0c      	ldr	r3, [pc, #48]	; (80057fc <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80057cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ce:	ee07 3a90 	vmov	s15, r3
 80057d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80057d6:	4b09      	ldr	r3, [pc, #36]	; (80057fc <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80057d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057da:	ee07 3a90 	vmov	s15, r3
 80057de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80057e6:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005800 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 80057ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 80057ee:	eeb0 0a67 	vmov.f32	s0, s15
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	40000c00 	.word	0x40000c00
 8005800:	4d2037a0 	.word	0x4d2037a0

08005804 <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 8005804:	b480      	push	{r7}
 8005806:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005808:	4b03      	ldr	r3, [pc, #12]	; (8005818 <FuncO_ResetLastEncoderValue+0x14>)
 800580a:	2200      	movs	r2, #0
 800580c:	801a      	strh	r2, [r3, #0]
}
 800580e:	bf00      	nop
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	20001e96 	.word	0x20001e96

0800581c <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	4603      	mov	r3, r0
 8005824:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 8005826:	2000      	movs	r0, #0
 8005828:	f000 fdb8 	bl	800639c <SM_GetOutputChannel>
 800582c:	4603      	mov	r3, r0
 800582e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005836:	4b15      	ldr	r3, [pc, #84]	; (800588c <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005838:	881b      	ldrh	r3, [r3, #0]
 800583a:	88fa      	ldrh	r2, [r7, #6]
 800583c:	429a      	cmp	r2, r3
 800583e:	d90c      	bls.n	800585a <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	3301      	adds	r3, #1
 8005844:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-2) tmpFunc = IMPULSE_FUNC_MODE;
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	2b05      	cmp	r3, #5
 800584a:	d901      	bls.n	8005850 <FuncO_MapEncoderPositionToSignalOutput+0x34>
 800584c:	2305      	movs	r3, #5
 800584e:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	4618      	mov	r0, r3
 8005854:	f000 f856 	bl	8005904 <FuncO_ApplyProfileToSignal>
 8005858:	e010      	b.n	800587c <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 800585a:	4b0c      	ldr	r3, [pc, #48]	; (800588c <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 800585c:	881b      	ldrh	r3, [r3, #0]
 800585e:	88fa      	ldrh	r2, [r7, #6]
 8005860:	429a      	cmp	r2, r3
 8005862:	d20b      	bcs.n	800587c <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 8005864:	7bfb      	ldrb	r3, [r7, #15]
 8005866:	3b01      	subs	r3, #1
 8005868:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 800586a:	7bfb      	ldrb	r3, [r7, #15]
 800586c:	2b06      	cmp	r3, #6
 800586e:	d901      	bls.n	8005874 <FuncO_MapEncoderPositionToSignalOutput+0x58>
 8005870:	2300      	movs	r3, #0
 8005872:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005874:	7bfb      	ldrb	r3, [r7, #15]
 8005876:	4618      	mov	r0, r3
 8005878:	f000 f844 	bl	8005904 <FuncO_ApplyProfileToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 800587c:	4a03      	ldr	r2, [pc, #12]	; (800588c <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 800587e:	88fb      	ldrh	r3, [r7, #6]
 8005880:	8013      	strh	r3, [r2, #0]
}
 8005882:	bf00      	nop
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	20001e96 	.word	0x20001e96

08005890 <FuncO_MapEncoderPositionToAuxOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 800589a:	2001      	movs	r0, #1
 800589c:	f000 fd7e 	bl	800639c <SM_GetOutputChannel>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 80058aa:	4b15      	ldr	r3, [pc, #84]	; (8005900 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 80058ac:	881b      	ldrh	r3, [r3, #0]
 80058ae:	88fa      	ldrh	r2, [r7, #6]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d90c      	bls.n	80058ce <FuncO_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpFunc++;
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	3301      	adds	r3, #1
 80058b8:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
 80058bc:	2b06      	cmp	r3, #6
 80058be:	d901      	bls.n	80058c4 <FuncO_MapEncoderPositionToAuxOutput+0x34>
 80058c0:	2306      	movs	r3, #6
 80058c2:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 80058c4:	7bfb      	ldrb	r3, [r7, #15]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f000 f882 	bl	80059d0 <FuncO_ApplyProfileToAux>
 80058cc:	e010      	b.n	80058f0 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 80058ce:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 80058d0:	881b      	ldrh	r3, [r3, #0]
 80058d2:	88fa      	ldrh	r2, [r7, #6]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d20b      	bcs.n	80058f0 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpFunc--;
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
 80058da:	3b01      	subs	r3, #1
 80058dc:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	2b06      	cmp	r3, #6
 80058e2:	d901      	bls.n	80058e8 <FuncO_MapEncoderPositionToAuxOutput+0x58>
 80058e4:	2300      	movs	r3, #0
 80058e6:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 f870 	bl	80059d0 <FuncO_ApplyProfileToAux>
//		if(tmpFunc == SINE_FUNC_MODE)
//			ENCODER_TIMER->CNT = 20;
	}
	func_last_encoder_value = pEncoderValue;
 80058f0:	4a03      	ldr	r2, [pc, #12]	; (8005900 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 80058f2:	88fb      	ldrh	r3, [r7, #6]
 80058f4:	8013      	strh	r3, [r2, #0]
}
 80058f6:	bf00      	nop
 80058f8:	3710      	adds	r7, #16
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	20001e96 	.word	0x20001e96

08005904 <FuncO_ApplyProfileToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToSignal(eOutput_mode pPresetEnum)
{
 8005904:	b590      	push	{r4, r7, lr}
 8005906:	b087      	sub	sp, #28
 8005908:	af02      	add	r7, sp, #8
 800590a:	4603      	mov	r3, r0
 800590c:	71fb      	strb	r3, [r7, #7]

		// set the next function output
		SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800590e:	79fc      	ldrb	r4, [r7, #7]
 8005910:	2000      	movs	r0, #0
 8005912:	f000 fd43 	bl	800639c <SM_GetOutputChannel>
 8005916:	4601      	mov	r1, r0
 8005918:	00e3      	lsls	r3, r4, #3
 800591a:	4a29      	ldr	r2, [pc, #164]	; (80059c0 <FuncO_ApplyProfileToSignal+0xbc>)
 800591c:	4413      	add	r3, r2
 800591e:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


		// copy the lookup table for the next output function in to SignalChannel object
		printf("SM_GetOutputChannel\n");
 8005922:	4828      	ldr	r0, [pc, #160]	; (80059c4 <FuncO_ApplyProfileToSignal+0xc0>)
 8005924:	f00b f968 	bl	8010bf8 <puts>
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005928:	79fc      	ldrb	r4, [r7, #7]
 800592a:	2000      	movs	r0, #0
 800592c:	f000 fd36 	bl	800639c <SM_GetOutputChannel>
 8005930:	4601      	mov	r1, r0
 8005932:	4a23      	ldr	r2, [pc, #140]	; (80059c0 <FuncO_ApplyProfileToSignal+0xbc>)
 8005934:	00e3      	lsls	r3, r4, #3
 8005936:	4413      	add	r3, r2
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	604b      	str	r3, [r1, #4]

		// set preset for PGA gain and dsp amplitude adjustment
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 800593c:	2000      	movs	r0, #0
 800593e:	f000 fd2d 	bl	800639c <SM_GetOutputChannel>
 8005942:	4603      	mov	r3, r0
 8005944:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 800594c:	7bfb      	ldrb	r3, [r7, #15]
 800594e:	4618      	mov	r0, r3
 8005950:	f001 f85c 	bl	8006a0c <VPP_ApplyProfileToSignal>

		// pause timer to reAux both outputs
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005954:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800595e:	f023 0301 	bic.w	r3, r3, #1
 8005962:	6013      	str	r3, [r2, #0]
		//HAL_TIM_Base_Stop(&htim8);

		// restart the DAC with the new data
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005964:	2100      	movs	r1, #0
 8005966:	4818      	ldr	r0, [pc, #96]	; (80059c8 <FuncO_ApplyProfileToSignal+0xc4>)
 8005968:	f005 fa3e 	bl	800ade8 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800596c:	2000      	movs	r0, #0
 800596e:	f000 fd15 	bl	800639c <SM_GetOutputChannel>
 8005972:	4603      	mov	r3, r0
 8005974:	f103 0208 	add.w	r2, r3, #8
 8005978:	2300      	movs	r3, #0
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	2378      	movs	r3, #120	; 0x78
 800597e:	2100      	movs	r1, #0
 8005980:	4811      	ldr	r0, [pc, #68]	; (80059c8 <FuncO_ApplyProfileToSignal+0xc4>)
 8005982:	f005 f96f 	bl	800ac64 <HAL_DAC_Start_DMA>

		// restart the the other DAC
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005986:	2100      	movs	r1, #0
 8005988:	4810      	ldr	r0, [pc, #64]	; (80059cc <FuncO_ApplyProfileToSignal+0xc8>)
 800598a:	f005 fa2d 	bl	800ade8 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800598e:	2001      	movs	r0, #1
 8005990:	f000 fd04 	bl	800639c <SM_GetOutputChannel>
 8005994:	4603      	mov	r3, r0
 8005996:	f103 0208 	add.w	r2, r3, #8
 800599a:	2300      	movs	r3, #0
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	2378      	movs	r3, #120	; 0x78
 80059a0:	2100      	movs	r1, #0
 80059a2:	480a      	ldr	r0, [pc, #40]	; (80059cc <FuncO_ApplyProfileToSignal+0xc8>)
 80059a4:	f005 f95e 	bl	800ac64 <HAL_DAC_Start_DMA>

		// resume timer to reAux both outputs
		//HAL_TIM_Base_Start(&htim8);
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80059a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80059b2:	f043 0301 	orr.w	r3, r3, #1
 80059b6:	6013      	str	r3, [r2, #0]



}
 80059b8:	bf00      	nop
 80059ba:	3714      	adds	r7, #20
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd90      	pop	{r4, r7, pc}
 80059c0:	20000128 	.word	0x20000128
 80059c4:	080149c0 	.word	0x080149c0
 80059c8:	20002a00 	.word	0x20002a00
 80059cc:	200029ec 	.word	0x200029ec

080059d0 <FuncO_ApplyProfileToAux>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToAux(eOutput_mode pPresetEnum)
{
 80059d0:	b590      	push	{r4, r7, lr}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af02      	add	r7, sp, #8
 80059d6:	4603      	mov	r3, r0
 80059d8:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;

	// set the next output function
	SM_GetOutputChannel(AUX_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 80059da:	79fc      	ldrb	r4, [r7, #7]
 80059dc:	2001      	movs	r0, #1
 80059de:	f000 fcdd 	bl	800639c <SM_GetOutputChannel>
 80059e2:	4601      	mov	r1, r0
 80059e4:	00e3      	lsls	r3, r4, #3
 80059e6:	4a96      	ldr	r2, [pc, #600]	; (8005c40 <FuncO_ApplyProfileToAux+0x270>)
 80059e8:	4413      	add	r3, r2
 80059ea:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	if(pPresetEnum == PWM_FUNC_MODE)
 80059ee:	79fb      	ldrb	r3, [r7, #7]
 80059f0:	2b06      	cmp	r3, #6
 80059f2:	d10a      	bne.n	8005a0a <FuncO_ApplyProfileToAux+0x3a>
	{
		printf("FuncO_ApplyProfileToAux PWM_FUNC_MODE\n");
 80059f4:	4893      	ldr	r0, [pc, #588]	; (8005c44 <FuncO_ApplyProfileToAux+0x274>)
 80059f6:	f00b f8ff 	bl	8010bf8 <puts>
		// switch output signal from DAC to PWM

		SM_DisableDacToAux();
 80059fa:	f000 ff37 	bl	800686c <SM_DisableDacToAux>
		SM_EnablePwmToAux();
 80059fe:	f000 fce3 	bl	80063c8 <SM_EnablePwmToAux>

		last_output_mode_was_pwm = 1;
 8005a02:	4b91      	ldr	r3, [pc, #580]	; (8005c48 <FuncO_ApplyProfileToAux+0x278>)
 8005a04:	2201      	movs	r2, #1
 8005a06:	701a      	strb	r2, [r3, #0]
		res = HAL_TIM_Base_Start(&htim2);
		printf("Result:%u\n",res);
		//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
	}

}
 8005a08:	e115      	b.n	8005c36 <FuncO_ApplyProfileToAux+0x266>
	else if(last_output_mode_was_pwm)
 8005a0a:	4b8f      	ldr	r3, [pc, #572]	; (8005c48 <FuncO_ApplyProfileToAux+0x278>)
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 808e 	beq.w	8005b30 <FuncO_ApplyProfileToAux+0x160>
		printf("FuncO_ApplyProfileToAux NOT PWM_FUNC_MODE\n");
 8005a14:	488d      	ldr	r0, [pc, #564]	; (8005c4c <FuncO_ApplyProfileToAux+0x27c>)
 8005a16:	f00b f8ef 	bl	8010bf8 <puts>
		SM_DisablePwmToAux();
 8005a1a:	f000 fe11 	bl	8006640 <SM_DisablePwmToAux>
		SM_EnableDacToAux();
 8005a1e:	f000 fe4b 	bl	80066b8 <SM_EnableDacToAux>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005a22:	488b      	ldr	r0, [pc, #556]	; (8005c50 <FuncO_ApplyProfileToAux+0x280>)
 8005a24:	f00b f8e8 	bl	8010bf8 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005a28:	79fc      	ldrb	r4, [r7, #7]
 8005a2a:	2001      	movs	r0, #1
 8005a2c:	f000 fcb6 	bl	800639c <SM_GetOutputChannel>
 8005a30:	4601      	mov	r1, r0
 8005a32:	4a83      	ldr	r2, [pc, #524]	; (8005c40 <FuncO_ApplyProfileToAux+0x270>)
 8005a34:	00e3      	lsls	r3, r4, #3
 8005a36:	4413      	add	r3, r2
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005a3c:	4884      	ldr	r0, [pc, #528]	; (8005c50 <FuncO_ApplyProfileToAux+0x280>)
 8005a3e:	f00b f8db 	bl	8010bf8 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005a42:	2001      	movs	r0, #1
 8005a44:	f000 fcaa 	bl	800639c <SM_GetOutputChannel>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	737b      	strb	r3, [r7, #13]
		printf("VPP_ApplyProfileToAux");
 8005a52:	4880      	ldr	r0, [pc, #512]	; (8005c54 <FuncO_ApplyProfileToAux+0x284>)
 8005a54:	f00b f85c 	bl	8010b10 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 8005a58:	7b7b      	ldrb	r3, [r7, #13]
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f001 f804 	bl	8006a68 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 8005a60:	487d      	ldr	r0, [pc, #500]	; (8005c58 <FuncO_ApplyProfileToAux+0x288>)
 8005a62:	f00b f8c9 	bl	8010bf8 <puts>
		res = HAL_TIM_Base_Stop(&htim2);
 8005a66:	487d      	ldr	r0, [pc, #500]	; (8005c5c <FuncO_ApplyProfileToAux+0x28c>)
 8005a68:	f007 fafe 	bl	800d068 <HAL_TIM_Base_Stop>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005a70:	7bbb      	ldrb	r3, [r7, #14]
 8005a72:	4619      	mov	r1, r3
 8005a74:	487a      	ldr	r0, [pc, #488]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005a76:	f00b f84b 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005a7a:	487a      	ldr	r0, [pc, #488]	; (8005c64 <FuncO_ApplyProfileToAux+0x294>)
 8005a7c:	f00b f8bc 	bl	8010bf8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005a80:	2100      	movs	r1, #0
 8005a82:	4879      	ldr	r0, [pc, #484]	; (8005c68 <FuncO_ApplyProfileToAux+0x298>)
 8005a84:	f005 f9b0 	bl	800ade8 <HAL_DAC_Stop_DMA>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005a8c:	7bbb      	ldrb	r3, [r7, #14]
 8005a8e:	4619      	mov	r1, r3
 8005a90:	4873      	ldr	r0, [pc, #460]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005a92:	f00b f83d 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005a96:	4875      	ldr	r0, [pc, #468]	; (8005c6c <FuncO_ApplyProfileToAux+0x29c>)
 8005a98:	f00b f8ae 	bl	8010bf8 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005a9c:	2001      	movs	r0, #1
 8005a9e:	f000 fc7d 	bl	800639c <SM_GetOutputChannel>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	f103 0208 	add.w	r2, r3, #8
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	2378      	movs	r3, #120	; 0x78
 8005aae:	2100      	movs	r1, #0
 8005ab0:	486d      	ldr	r0, [pc, #436]	; (8005c68 <FuncO_ApplyProfileToAux+0x298>)
 8005ab2:	f005 f8d7 	bl	800ac64 <HAL_DAC_Start_DMA>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005aba:	7bbb      	ldrb	r3, [r7, #14]
 8005abc:	4619      	mov	r1, r3
 8005abe:	4868      	ldr	r0, [pc, #416]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005ac0:	f00b f826 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005ac4:	486a      	ldr	r0, [pc, #424]	; (8005c70 <FuncO_ApplyProfileToAux+0x2a0>)
 8005ac6:	f00b f897 	bl	8010bf8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005aca:	2100      	movs	r1, #0
 8005acc:	4869      	ldr	r0, [pc, #420]	; (8005c74 <FuncO_ApplyProfileToAux+0x2a4>)
 8005ace:	f005 f98b 	bl	800ade8 <HAL_DAC_Stop_DMA>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005ad6:	7bbb      	ldrb	r3, [r7, #14]
 8005ad8:	4619      	mov	r1, r3
 8005ada:	4861      	ldr	r0, [pc, #388]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005adc:	f00b f818 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005ae0:	4865      	ldr	r0, [pc, #404]	; (8005c78 <FuncO_ApplyProfileToAux+0x2a8>)
 8005ae2:	f00b f889 	bl	8010bf8 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	f000 fc58 	bl	800639c <SM_GetOutputChannel>
 8005aec:	4603      	mov	r3, r0
 8005aee:	f103 0208 	add.w	r2, r3, #8
 8005af2:	2300      	movs	r3, #0
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	2378      	movs	r3, #120	; 0x78
 8005af8:	2100      	movs	r1, #0
 8005afa:	485e      	ldr	r0, [pc, #376]	; (8005c74 <FuncO_ApplyProfileToAux+0x2a4>)
 8005afc:	f005 f8b2 	bl	800ac64 <HAL_DAC_Start_DMA>
 8005b00:	4603      	mov	r3, r0
 8005b02:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005b04:	7bbb      	ldrb	r3, [r7, #14]
 8005b06:	4619      	mov	r1, r3
 8005b08:	4855      	ldr	r0, [pc, #340]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005b0a:	f00b f801 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8005b0e:	485b      	ldr	r0, [pc, #364]	; (8005c7c <FuncO_ApplyProfileToAux+0x2ac>)
 8005b10:	f00b f872 	bl	8010bf8 <puts>
		res = HAL_TIM_Base_Start(&htim2);
 8005b14:	4851      	ldr	r0, [pc, #324]	; (8005c5c <FuncO_ApplyProfileToAux+0x28c>)
 8005b16:	f007 fa79 	bl	800d00c <HAL_TIM_Base_Start>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005b1e:	7bbb      	ldrb	r3, [r7, #14]
 8005b20:	4619      	mov	r1, r3
 8005b22:	484f      	ldr	r0, [pc, #316]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005b24:	f00a fff4 	bl	8010b10 <iprintf>
		last_output_mode_was_pwm = 0;
 8005b28:	4b47      	ldr	r3, [pc, #284]	; (8005c48 <FuncO_ApplyProfileToAux+0x278>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	701a      	strb	r2, [r3, #0]
}
 8005b2e:	e082      	b.n	8005c36 <FuncO_ApplyProfileToAux+0x266>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005b30:	4847      	ldr	r0, [pc, #284]	; (8005c50 <FuncO_ApplyProfileToAux+0x280>)
 8005b32:	f00b f861 	bl	8010bf8 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005b36:	79fc      	ldrb	r4, [r7, #7]
 8005b38:	2001      	movs	r0, #1
 8005b3a:	f000 fc2f 	bl	800639c <SM_GetOutputChannel>
 8005b3e:	4601      	mov	r1, r0
 8005b40:	4a3f      	ldr	r2, [pc, #252]	; (8005c40 <FuncO_ApplyProfileToAux+0x270>)
 8005b42:	00e3      	lsls	r3, r4, #3
 8005b44:	4413      	add	r3, r2
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005b4a:	4841      	ldr	r0, [pc, #260]	; (8005c50 <FuncO_ApplyProfileToAux+0x280>)
 8005b4c:	f00b f854 	bl	8010bf8 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005b50:	2001      	movs	r0, #1
 8005b52:	f000 fc23 	bl	800639c <SM_GetOutputChannel>
 8005b56:	4603      	mov	r3, r0
 8005b58:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	73fb      	strb	r3, [r7, #15]
		printf("VPP_ApplyProfileToAux");
 8005b60:	483c      	ldr	r0, [pc, #240]	; (8005c54 <FuncO_ApplyProfileToAux+0x284>)
 8005b62:	f00a ffd5 	bl	8010b10 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 8005b66:	7bfb      	ldrb	r3, [r7, #15]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f000 ff7d 	bl	8006a68 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 8005b6e:	483a      	ldr	r0, [pc, #232]	; (8005c58 <FuncO_ApplyProfileToAux+0x288>)
 8005b70:	f00b f842 	bl	8010bf8 <puts>
		res = HAL_TIM_Base_Stop(&htim2);
 8005b74:	4839      	ldr	r0, [pc, #228]	; (8005c5c <FuncO_ApplyProfileToAux+0x28c>)
 8005b76:	f007 fa77 	bl	800d068 <HAL_TIM_Base_Stop>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005b7e:	7bbb      	ldrb	r3, [r7, #14]
 8005b80:	4619      	mov	r1, r3
 8005b82:	4837      	ldr	r0, [pc, #220]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005b84:	f00a ffc4 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005b88:	4836      	ldr	r0, [pc, #216]	; (8005c64 <FuncO_ApplyProfileToAux+0x294>)
 8005b8a:	f00b f835 	bl	8010bf8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005b8e:	2100      	movs	r1, #0
 8005b90:	4835      	ldr	r0, [pc, #212]	; (8005c68 <FuncO_ApplyProfileToAux+0x298>)
 8005b92:	f005 f929 	bl	800ade8 <HAL_DAC_Stop_DMA>
 8005b96:	4603      	mov	r3, r0
 8005b98:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005b9a:	7bbb      	ldrb	r3, [r7, #14]
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	4830      	ldr	r0, [pc, #192]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005ba0:	f00a ffb6 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005ba4:	4831      	ldr	r0, [pc, #196]	; (8005c6c <FuncO_ApplyProfileToAux+0x29c>)
 8005ba6:	f00b f827 	bl	8010bf8 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005baa:	2001      	movs	r0, #1
 8005bac:	f000 fbf6 	bl	800639c <SM_GetOutputChannel>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	f103 0208 	add.w	r2, r3, #8
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	9300      	str	r3, [sp, #0]
 8005bba:	2378      	movs	r3, #120	; 0x78
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	482a      	ldr	r0, [pc, #168]	; (8005c68 <FuncO_ApplyProfileToAux+0x298>)
 8005bc0:	f005 f850 	bl	800ac64 <HAL_DAC_Start_DMA>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005bc8:	7bbb      	ldrb	r3, [r7, #14]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	4824      	ldr	r0, [pc, #144]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005bce:	f00a ff9f 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005bd2:	4827      	ldr	r0, [pc, #156]	; (8005c70 <FuncO_ApplyProfileToAux+0x2a0>)
 8005bd4:	f00b f810 	bl	8010bf8 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005bd8:	2100      	movs	r1, #0
 8005bda:	4826      	ldr	r0, [pc, #152]	; (8005c74 <FuncO_ApplyProfileToAux+0x2a4>)
 8005bdc:	f005 f904 	bl	800ade8 <HAL_DAC_Stop_DMA>
 8005be0:	4603      	mov	r3, r0
 8005be2:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005be4:	7bbb      	ldrb	r3, [r7, #14]
 8005be6:	4619      	mov	r1, r3
 8005be8:	481d      	ldr	r0, [pc, #116]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005bea:	f00a ff91 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005bee:	4822      	ldr	r0, [pc, #136]	; (8005c78 <FuncO_ApplyProfileToAux+0x2a8>)
 8005bf0:	f00b f802 	bl	8010bf8 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005bf4:	2000      	movs	r0, #0
 8005bf6:	f000 fbd1 	bl	800639c <SM_GetOutputChannel>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	f103 0208 	add.w	r2, r3, #8
 8005c00:	2300      	movs	r3, #0
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	2378      	movs	r3, #120	; 0x78
 8005c06:	2100      	movs	r1, #0
 8005c08:	481a      	ldr	r0, [pc, #104]	; (8005c74 <FuncO_ApplyProfileToAux+0x2a4>)
 8005c0a:	f005 f82b 	bl	800ac64 <HAL_DAC_Start_DMA>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005c12:	7bbb      	ldrb	r3, [r7, #14]
 8005c14:	4619      	mov	r1, r3
 8005c16:	4812      	ldr	r0, [pc, #72]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005c18:	f00a ff7a 	bl	8010b10 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8005c1c:	4817      	ldr	r0, [pc, #92]	; (8005c7c <FuncO_ApplyProfileToAux+0x2ac>)
 8005c1e:	f00a ffeb 	bl	8010bf8 <puts>
		res = HAL_TIM_Base_Start(&htim2);
 8005c22:	480e      	ldr	r0, [pc, #56]	; (8005c5c <FuncO_ApplyProfileToAux+0x28c>)
 8005c24:	f007 f9f2 	bl	800d00c <HAL_TIM_Base_Start>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005c2c:	7bbb      	ldrb	r3, [r7, #14]
 8005c2e:	4619      	mov	r1, r3
 8005c30:	480b      	ldr	r0, [pc, #44]	; (8005c60 <FuncO_ApplyProfileToAux+0x290>)
 8005c32:	f00a ff6d 	bl	8010b10 <iprintf>
}
 8005c36:	bf00      	nop
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd90      	pop	{r4, r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	20000128 	.word	0x20000128
 8005c44:	080149d4 	.word	0x080149d4
 8005c48:	20001e94 	.word	0x20001e94
 8005c4c:	080149fc 	.word	0x080149fc
 8005c50:	08014a28 	.word	0x08014a28
 8005c54:	08014a54 	.word	0x08014a54
 8005c58:	08014a6c 	.word	0x08014a6c
 8005c5c:	20002c54 	.word	0x20002c54
 8005c60:	08014aa0 	.word	0x08014aa0
 8005c64:	08014aac 	.word	0x08014aac
 8005c68:	200029ec 	.word	0x200029ec
 8005c6c:	08014af0 	.word	0x08014af0
 8005c70:	08014b34 	.word	0x08014b34
 8005c74:	20002a00 	.word	0x20002a00
 8005c78:	08014b78 	.word	0x08014b78
 8005c7c:	08014bbc 	.word	0x08014bbc

08005c80 <GO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void GO_ResetLastEncoderValue()
{
 8005c80:	b480      	push	{r7}
 8005c82:	af00      	add	r7, sp, #0
	gain_last_encoder_value = 0;
 8005c84:	4b03      	ldr	r3, [pc, #12]	; (8005c94 <GO_ResetLastEncoderValue+0x14>)
 8005c86:	2200      	movs	r2, #0
 8005c88:	801a      	strh	r2, [r3, #0]
}
 8005c8a:	bf00      	nop
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	20001e98 	.word	0x20001e98

08005c98 <GO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void GO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	80fb      	strh	r3, [r7, #6]
	eGainSettings_t temp_gain = SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile->gain;
 8005ca2:	2000      	movs	r0, #0
 8005ca4:	f000 fb7a 	bl	800639c <SM_GetOutputChannel>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > gain_last_encoder_value)
 8005cb2:	4b15      	ldr	r3, [pc, #84]	; (8005d08 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8005cb4:	881b      	ldrh	r3, [r3, #0]
 8005cb6:	88fa      	ldrh	r2, [r7, #6]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d90c      	bls.n	8005cd6 <GO_MapEncoderPositionToSignalOutput+0x3e>
	{
		temp_gain++;
 8005cbc:	7bfb      	ldrb	r3, [r7, #15]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = SEVEN_GAIN;
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
 8005cc4:	2b07      	cmp	r3, #7
 8005cc6:	d901      	bls.n	8005ccc <GO_MapEncoderPositionToSignalOutput+0x34>
 8005cc8:	2307      	movs	r3, #7
 8005cca:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 f81c 	bl	8005d0c <GO_ApplyPresetToSignal>
 8005cd4:	e010      	b.n	8005cf8 <GO_MapEncoderPositionToSignalOutput+0x60>

	}
	else if (pEncoderValue < gain_last_encoder_value)
 8005cd6:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8005cd8:	881b      	ldrh	r3, [r3, #0]
 8005cda:	88fa      	ldrh	r2, [r7, #6]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d20b      	bcs.n	8005cf8 <GO_MapEncoderPositionToSignalOutput+0x60>
	{
		temp_gain--;
 8005ce0:	7bfb      	ldrb	r3, [r7, #15]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = ZERO_GAIN;
 8005ce6:	7bfb      	ldrb	r3, [r7, #15]
 8005ce8:	2b07      	cmp	r3, #7
 8005cea:	d901      	bls.n	8005cf0 <GO_MapEncoderPositionToSignalOutput+0x58>
 8005cec:	2300      	movs	r3, #0
 8005cee:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8005cf0:	7bfb      	ldrb	r3, [r7, #15]
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 f80a 	bl	8005d0c <GO_ApplyPresetToSignal>
	}
	gain_last_encoder_value = pEncoderValue;
 8005cf8:	4a03      	ldr	r2, [pc, #12]	; (8005d08 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8005cfa:	88fb      	ldrh	r3, [r7, #6]
 8005cfc:	8013      	strh	r3, [r2, #0]

	// artifically offset PWM signal above DC
	//BO_SetPwmSignalOffsetForGain(temp_gain);

}
 8005cfe:	bf00      	nop
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	20001e98 	.word	0x20001e98

08005d0c <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8005d0c:	b590      	push	{r4, r7, lr}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	71fb      	strb	r3, [r7, #7]




	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8005d16:	79fc      	ldrb	r4, [r7, #7]
 8005d18:	2000      	movs	r0, #0
 8005d1a:	f000 fb3f 	bl	800639c <SM_GetOutputChannel>
 8005d1e:	4601      	mov	r1, r0
 8005d20:	4623      	mov	r3, r4
 8005d22:	005b      	lsls	r3, r3, #1
 8005d24:	4423      	add	r3, r4
 8005d26:	4a4f      	ldr	r2, [pc, #316]	; (8005e64 <GO_ApplyPresetToSignal+0x158>)
 8005d28:	4413      	add	r3, r2
 8005d2a:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8005d2e:	79fb      	ldrb	r3, [r7, #7]
 8005d30:	2b07      	cmp	r3, #7
 8005d32:	f200 8093 	bhi.w	8005e5c <GO_ApplyPresetToSignal+0x150>
 8005d36:	a201      	add	r2, pc, #4	; (adr r2, 8005d3c <GO_ApplyPresetToSignal+0x30>)
 8005d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3c:	08005d5d 	.word	0x08005d5d
 8005d40:	08005d7d 	.word	0x08005d7d
 8005d44:	08005d9d 	.word	0x08005d9d
 8005d48:	08005dbd 	.word	0x08005dbd
 8005d4c:	08005ddd 	.word	0x08005ddd
 8005d50:	08005dfd 	.word	0x08005dfd
 8005d54:	08005e1d 	.word	0x08005e1d
 8005d58:	08005e3d 	.word	0x08005e3d
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	2101      	movs	r1, #1
 8005d60:	4841      	ldr	r0, [pc, #260]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005d62:	f006 f859 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005d66:	2200      	movs	r2, #0
 8005d68:	2120      	movs	r1, #32
 8005d6a:	4840      	ldr	r0, [pc, #256]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005d6c:	f006 f854 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005d70:	2200      	movs	r2, #0
 8005d72:	2110      	movs	r1, #16
 8005d74:	483d      	ldr	r0, [pc, #244]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005d76:	f006 f84f 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005d7a:	e06f      	b.n	8005e5c <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	2101      	movs	r1, #1
 8005d80:	4839      	ldr	r0, [pc, #228]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005d82:	f006 f849 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005d86:	2200      	movs	r2, #0
 8005d88:	2120      	movs	r1, #32
 8005d8a:	4838      	ldr	r0, [pc, #224]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005d8c:	f006 f844 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005d90:	2200      	movs	r2, #0
 8005d92:	2110      	movs	r1, #16
 8005d94:	4835      	ldr	r0, [pc, #212]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005d96:	f006 f83f 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005d9a:	e05f      	b.n	8005e5c <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	2101      	movs	r1, #1
 8005da0:	4831      	ldr	r0, [pc, #196]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005da2:	f006 f839 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005da6:	2201      	movs	r2, #1
 8005da8:	2120      	movs	r1, #32
 8005daa:	4830      	ldr	r0, [pc, #192]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005dac:	f006 f834 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005db0:	2200      	movs	r2, #0
 8005db2:	2110      	movs	r1, #16
 8005db4:	482d      	ldr	r0, [pc, #180]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005db6:	f006 f82f 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005dba:	e04f      	b.n	8005e5c <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	2101      	movs	r1, #1
 8005dc0:	4829      	ldr	r0, [pc, #164]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005dc2:	f006 f829 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	2120      	movs	r1, #32
 8005dca:	4828      	ldr	r0, [pc, #160]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005dcc:	f006 f824 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	2110      	movs	r1, #16
 8005dd4:	4825      	ldr	r0, [pc, #148]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005dd6:	f006 f81f 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005dda:	e03f      	b.n	8005e5c <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005ddc:	2200      	movs	r2, #0
 8005dde:	2101      	movs	r1, #1
 8005de0:	4821      	ldr	r0, [pc, #132]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005de2:	f006 f819 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005de6:	2200      	movs	r2, #0
 8005de8:	2120      	movs	r1, #32
 8005dea:	4820      	ldr	r0, [pc, #128]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005dec:	f006 f814 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005df0:	2201      	movs	r2, #1
 8005df2:	2110      	movs	r1, #16
 8005df4:	481d      	ldr	r0, [pc, #116]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005df6:	f006 f80f 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005dfa:	e02f      	b.n	8005e5c <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	2101      	movs	r1, #1
 8005e00:	4819      	ldr	r0, [pc, #100]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005e02:	f006 f809 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005e06:	2200      	movs	r2, #0
 8005e08:	2120      	movs	r1, #32
 8005e0a:	4818      	ldr	r0, [pc, #96]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005e0c:	f006 f804 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005e10:	2201      	movs	r2, #1
 8005e12:	2110      	movs	r1, #16
 8005e14:	4815      	ldr	r0, [pc, #84]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005e16:	f005 ffff 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005e1a:	e01f      	b.n	8005e5c <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	2101      	movs	r1, #1
 8005e20:	4811      	ldr	r0, [pc, #68]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005e22:	f005 fff9 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005e26:	2201      	movs	r2, #1
 8005e28:	2120      	movs	r1, #32
 8005e2a:	4810      	ldr	r0, [pc, #64]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005e2c:	f005 fff4 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005e30:	2201      	movs	r2, #1
 8005e32:	2110      	movs	r1, #16
 8005e34:	480d      	ldr	r0, [pc, #52]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005e36:	f005 ffef 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005e3a:	e00f      	b.n	8005e5c <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	2101      	movs	r1, #1
 8005e40:	4809      	ldr	r0, [pc, #36]	; (8005e68 <GO_ApplyPresetToSignal+0x15c>)
 8005e42:	f005 ffe9 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005e46:	2201      	movs	r2, #1
 8005e48:	2120      	movs	r1, #32
 8005e4a:	4808      	ldr	r0, [pc, #32]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005e4c:	f005 ffe4 	bl	800be18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005e50:	2201      	movs	r2, #1
 8005e52:	2110      	movs	r1, #16
 8005e54:	4805      	ldr	r0, [pc, #20]	; (8005e6c <GO_ApplyPresetToSignal+0x160>)
 8005e56:	f005 ffdf 	bl	800be18 <HAL_GPIO_WritePin>
			break;
 8005e5a:	bf00      	nop
	}

}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd90      	pop	{r4, r7, pc}
 8005e64:	20000160 	.word	0x20000160
 8005e68:	48000400 	.word	0x48000400
 8005e6c:	48000800 	.word	0x48000800

08005e70 <IT_ArbitrateInputTrigger>:
 *	@param None
 *	@retval None
 *
 */
void IT_ArbitrateInputTrigger()
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af02      	add	r7, sp, #8
	if(IT_GetTriggerStatus())
 8005e76:	f000 f927 	bl	80060c8 <IT_GetTriggerStatus>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d034      	beq.n	8005eea <IT_ArbitrateInputTrigger+0x7a>
	{
		// disable timer external clock source
		OUTPUT_TIMER->SMCR &= ~(TIM_SMCR_ECE);
 8005e80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e8e:	6093      	str	r3, [r2, #8]
		// disable timer enable "Filtered timer input 1" (tim_ti1fp1)
		OUTPUT_TIMER->SMCR &= ~(TIM_TS_TI1FP1);
 8005e90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e9a:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8005e9e:	6093      	str	r3, [r2, #8]
		// disable timer reset trigger mode
		OUTPUT_TIMER->SMCR &= ~(TIM_SMCR_SMS_2);
 8005ea0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005eaa:	f023 0304 	bic.w	r3, r3, #4
 8005eae:	6093      	str	r3, [r2, #8]
		// set status to disabled

		// disable the comparator
		HAL_COMP_Stop(&hcomp1);
 8005eb0:	4863      	ldr	r0, [pc, #396]	; (8006040 <IT_ArbitrateInputTrigger+0x1d0>)
 8005eb2:	f004 fc6d 	bl	800a790 <HAL_COMP_Stop>

		// stop the ADC
		HAL_ADC_Stop_DMA(&hadc1);
 8005eb6:	4863      	ldr	r0, [pc, #396]	; (8006044 <IT_ArbitrateInputTrigger+0x1d4>)
 8005eb8:	f003 fa10 	bl	80092dc <HAL_ADC_Stop_DMA>

		GPIOA->AFR[0] &= ~(GPIO_AF1_TIM2);
 8005ebc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005ec6:	f023 0301 	bic.w	r3, r3, #1
 8005eca:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(GPIO_AF8_COMP1);
 8005ecc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005ed6:	f023 0308 	bic.w	r3, r3, #8
 8005eda:	6213      	str	r3, [r2, #32]


		IT_SetTriggerStatus(DISABLE_TRIGGER_INPUT);
 8005edc:	2000      	movs	r0, #0
 8005ede:	f000 f8ff 	bl	80060e0 <IT_SetTriggerStatus>

		FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8005ee2:	2000      	movs	r0, #0
 8005ee4:	f7ff fd0e 	bl	8005904 <FuncO_ApplyProfileToSignal>
		}
		// set status to enabled
		IT_SetTriggerStatus(ENABLE_TRIGGER_INPUT);
	}

}
 8005ee8:	e0a6      	b.n	8006038 <IT_ArbitrateInputTrigger+0x1c8>
		switch(IT_GetActiveTriggerMode())
 8005eea:	f000 f8d1 	bl	8006090 <IT_GetActiveTriggerMode>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d04a      	beq.n	8005f8a <IT_ArbitrateInputTrigger+0x11a>
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	f000 8087 	beq.w	8006008 <IT_ArbitrateInputTrigger+0x198>
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d000      	beq.n	8005f00 <IT_ArbitrateInputTrigger+0x90>
				break;
 8005efe:	e098      	b.n	8006032 <IT_ArbitrateInputTrigger+0x1c2>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 8005f00:	2201      	movs	r2, #1
 8005f02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005f06:	4850      	ldr	r0, [pc, #320]	; (8006048 <IT_ArbitrateInputTrigger+0x1d8>)
 8005f08:	f005 ff86 	bl	800be18 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); 	// TS5A3357 Pin5
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005f12:	484d      	ldr	r0, [pc, #308]	; (8006048 <IT_ArbitrateInputTrigger+0x1d8>)
 8005f14:	f005 ff80 	bl	800be18 <HAL_GPIO_WritePin>
				GPIOA->MODER &= ~(GPIO_MODER_MODE0_0 | GPIO_MODER_MODE0_1);	// reset
 8005f18:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005f22:	f023 0303 	bic.w	r3, r3, #3
 8005f26:	6013      	str	r3, [r2, #0]
				GPIOA->MODER |= (GPIO_MODER_MODE0_1);	// set port mode to AF
 8005f28:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005f32:	f043 0302 	orr.w	r3, r3, #2
 8005f36:	6013      	str	r3, [r2, #0]
				GPIOA->AFR[0] &= ~((1 << 0x04) | (1 << 0x03) | (1 << 0x02) | (1 << 0x01));	// reset
 8005f38:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005f42:	f023 031e 	bic.w	r3, r3, #30
 8005f46:	6213      	str	r3, [r2, #32]
				GPIOA->AFR[0] |= GPIO_AF1_TIM2;	// set alt pin function to TIM2 CH1
 8005f48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005f52:	f043 0301 	orr.w	r3, r3, #1
 8005f56:	6213      	str	r3, [r2, #32]
				OUTPUT_TIMER->SMCR |= (TIM_SMCR_ECE);		// enable timer external clock source
 8005f58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005f62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f66:	6093      	str	r3, [r2, #8]
				OUTPUT_TIMER->SMCR |= (TIM_TS_TI1FP1);		// enable timer "Filtered timer input 1" (tim_ti1fp1)
 8005f68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005f72:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8005f76:	6093      	str	r3, [r2, #8]
				OUTPUT_TIMER->SMCR |= (TIM_SMCR_SMS_2);		// enable timer reset trigger mode
 8005f78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005f82:	f043 0304 	orr.w	r3, r3, #4
 8005f86:	6093      	str	r3, [r2, #8]
				break;
 8005f88:	e053      	b.n	8006032 <IT_ArbitrateInputTrigger+0x1c2>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005f90:	482d      	ldr	r0, [pc, #180]	; (8006048 <IT_ArbitrateInputTrigger+0x1d8>)
 8005f92:	f005 ff41 	bl	800be18 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET); 		// TS5A3357 Pin5
 8005f96:	2201      	movs	r2, #1
 8005f98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005f9c:	482a      	ldr	r0, [pc, #168]	; (8006048 <IT_ArbitrateInputTrigger+0x1d8>)
 8005f9e:	f005 ff3b 	bl	800be18 <HAL_GPIO_WritePin>
				COMP1->CSR |= COMP_CSR_EN;
 8005fa2:	4b2a      	ldr	r3, [pc, #168]	; (800604c <IT_ArbitrateInputTrigger+0x1dc>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a29      	ldr	r2, [pc, #164]	; (800604c <IT_ArbitrateInputTrigger+0x1dc>)
 8005fa8:	f043 0301 	orr.w	r3, r3, #1
 8005fac:	6013      	str	r3, [r2, #0]
				GPIOA->AFR[0] &= ~((1 << 0x04) | (1 << 0x03) | (1 << 0x02) | (1 << 0x01));	// reset
 8005fae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005fb2:	6a1b      	ldr	r3, [r3, #32]
 8005fb4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005fb8:	f023 031e 	bic.w	r3, r3, #30
 8005fbc:	6213      	str	r3, [r2, #32]
				GPIOA->AFR[0] |= (GPIO_AF8_COMP1);
 8005fbe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005fc8:	f043 0308 	orr.w	r3, r3, #8
 8005fcc:	6213      	str	r3, [r2, #32]
				OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005fce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005fd8:	f023 0301 	bic.w	r3, r3, #1
 8005fdc:	6013      	str	r3, [r2, #0]
				HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005fde:	2100      	movs	r1, #0
 8005fe0:	481b      	ldr	r0, [pc, #108]	; (8006050 <IT_ArbitrateInputTrigger+0x1e0>)
 8005fe2:	f004 ff01 	bl	800ade8 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, comp1_output_value, 1, DAC_ALIGN_12B_R);
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	9300      	str	r3, [sp, #0]
 8005fea:	2301      	movs	r3, #1
 8005fec:	4a19      	ldr	r2, [pc, #100]	; (8006054 <IT_ArbitrateInputTrigger+0x1e4>)
 8005fee:	2100      	movs	r1, #0
 8005ff0:	4817      	ldr	r0, [pc, #92]	; (8006050 <IT_ArbitrateInputTrigger+0x1e0>)
 8005ff2:	f004 fe37 	bl	800ac64 <HAL_DAC_Start_DMA>
				OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005ff6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006000:	f043 0301 	orr.w	r3, r3, #1
 8006004:	6013      	str	r3, [r2, #0]
				break;
 8006006:	e014      	b.n	8006032 <IT_ArbitrateInputTrigger+0x1c2>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 8006008:	2201      	movs	r2, #1
 800600a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800600e:	480e      	ldr	r0, [pc, #56]	; (8006048 <IT_ArbitrateInputTrigger+0x1d8>)
 8006010:	f005 ff02 	bl	800be18 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET);		// TS5A3357 Pin5
 8006014:	2201      	movs	r2, #1
 8006016:	f44f 7100 	mov.w	r1, #512	; 0x200
 800601a:	480b      	ldr	r0, [pc, #44]	; (8006048 <IT_ArbitrateInputTrigger+0x1d8>)
 800601c:	f005 fefc 	bl	800be18 <HAL_GPIO_WritePin>
				HAL_ADC_Start_DMA(&hadc1, trigger_input, TRIGGER_DATA_SIZE);
 8006020:	22f0      	movs	r2, #240	; 0xf0
 8006022:	490d      	ldr	r1, [pc, #52]	; (8006058 <IT_ArbitrateInputTrigger+0x1e8>)
 8006024:	4807      	ldr	r0, [pc, #28]	; (8006044 <IT_ArbitrateInputTrigger+0x1d4>)
 8006026:	f003 f88b 	bl	8009140 <HAL_ADC_Start_DMA>
				FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 800602a:	2000      	movs	r0, #0
 800602c:	f7ff fc6a 	bl	8005904 <FuncO_ApplyProfileToSignal>
				break;
 8006030:	bf00      	nop
		IT_SetTriggerStatus(ENABLE_TRIGGER_INPUT);
 8006032:	2001      	movs	r0, #1
 8006034:	f000 f854 	bl	80060e0 <IT_SetTriggerStatus>
}
 8006038:	bf00      	nop
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	200029c8 	.word	0x200029c8
 8006044:	200028fc 	.word	0x200028fc
 8006048:	48000800 	.word	0x48000800
 800604c:	40010200 	.word	0x40010200
 8006050:	20002a00 	.word	0x20002a00
 8006054:	2000232c 	.word	0x2000232c
 8006058:	20001e9c 	.word	0x20001e9c

0800605c <IT_CycleInputTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_CycleInputTriggerMode()
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0
	// change the trigger input mode
	switch(IT_GetActiveTriggerMode())
 8006060:	f000 f816 	bl	8006090 <IT_GetActiveTriggerMode>
 8006064:	4603      	mov	r3, r0
 8006066:	2b01      	cmp	r3, #1
 8006068:	d008      	beq.n	800607c <IT_CycleInputTriggerMode+0x20>
 800606a:	2b02      	cmp	r3, #2
 800606c:	d00a      	beq.n	8006084 <IT_CycleInputTriggerMode+0x28>
 800606e:	2b00      	cmp	r3, #0
 8006070:	d000      	beq.n	8006074 <IT_CycleInputTriggerMode+0x18>
		case INPUT_TRIGGER_ADC:
			IT_SetActiveTriggerMode(INPUT_TRIGGER_TIM);
			break;

		default:
			break;
 8006072:	e00b      	b.n	800608c <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_COMP);
 8006074:	2001      	movs	r0, #1
 8006076:	f000 f817 	bl	80060a8 <IT_SetActiveTriggerMode>
			break;
 800607a:	e007      	b.n	800608c <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_ADC);
 800607c:	2002      	movs	r0, #2
 800607e:	f000 f813 	bl	80060a8 <IT_SetActiveTriggerMode>
			break;
 8006082:	e003      	b.n	800608c <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_TIM);
 8006084:	2000      	movs	r0, #0
 8006086:	f000 f80f 	bl	80060a8 <IT_SetActiveTriggerMode>
			break;
 800608a:	bf00      	nop
	}
}
 800608c:	bf00      	nop
 800608e:	bd80      	pop	{r7, pc}

08006090 <IT_GetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInputMode IT_GetActiveTriggerMode()
{
 8006090:	b480      	push	{r7}
 8006092:	af00      	add	r7, sp, #0
	return activeInputerTriggerMode;
 8006094:	4b03      	ldr	r3, [pc, #12]	; (80060a4 <IT_GetActiveTriggerMode+0x14>)
 8006096:	781b      	ldrb	r3, [r3, #0]
}
 8006098:	4618      	mov	r0, r3
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	20000178 	.word	0x20000178

080060a8 <IT_SetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetActiveTriggerMode(eTriggerInputMode newTriggerMode)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	4603      	mov	r3, r0
 80060b0:	71fb      	strb	r3, [r7, #7]
	activeInputerTriggerMode = newTriggerMode;
 80060b2:	4a04      	ldr	r2, [pc, #16]	; (80060c4 <IT_SetActiveTriggerMode+0x1c>)
 80060b4:	79fb      	ldrb	r3, [r7, #7]
 80060b6:	7013      	strb	r3, [r2, #0]
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	20000178 	.word	0x20000178

080060c8 <IT_GetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInput IT_GetTriggerStatus()
{
 80060c8:	b480      	push	{r7}
 80060ca:	af00      	add	r7, sp, #0
	return isTriggerInputEnabled;
 80060cc:	4b03      	ldr	r3, [pc, #12]	; (80060dc <IT_GetTriggerStatus+0x14>)
 80060ce:	781b      	ldrb	r3, [r3, #0]
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	20001e9a 	.word	0x20001e9a

080060e0 <IT_SetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetTriggerStatus(eTriggerInput newTriggerStatus)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	71fb      	strb	r3, [r7, #7]
	isTriggerInputEnabled = newTriggerStatus;
 80060ea:	4a04      	ldr	r2, [pc, #16]	; (80060fc <IT_SetTriggerStatus+0x1c>)
 80060ec:	79fb      	ldrb	r3, [r7, #7]
 80060ee:	7013      	strb	r3, [r2, #0]
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	20001e9a 	.word	0x20001e9a

08006100 <HAL_COMP_TriggerCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b082      	sub	sp, #8
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
	if(HAL_COMP_GetOutputLevel(&hcomp1))
 8006108:	4808      	ldr	r0, [pc, #32]	; (800612c <HAL_COMP_TriggerCallback+0x2c>)
 800610a:	f004 fbe7 	bl	800a8dc <HAL_COMP_GetOutputLevel>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d004      	beq.n	800611e <HAL_COMP_TriggerCallback+0x1e>
	{
		comp1_output_value[0] = 4095;
 8006114:	4b06      	ldr	r3, [pc, #24]	; (8006130 <HAL_COMP_TriggerCallback+0x30>)
 8006116:	f640 72ff 	movw	r2, #4095	; 0xfff
 800611a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		comp1_output_value[0] = 0;
	}
}
 800611c:	e002      	b.n	8006124 <HAL_COMP_TriggerCallback+0x24>
		comp1_output_value[0] = 0;
 800611e:	4b04      	ldr	r3, [pc, #16]	; (8006130 <HAL_COMP_TriggerCallback+0x30>)
 8006120:	2200      	movs	r2, #0
 8006122:	601a      	str	r2, [r3, #0]
}
 8006124:	bf00      	nop
 8006126:	3708      	adds	r7, #8
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	200029c8 	.word	0x200029c8
 8006130:	2000232c 	.word	0x2000232c

08006134 <HAL_ADC_ConvCpltCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
	if(trigger_input[0] == 0)
 800613c:	4b0b      	ldr	r3, [pc, #44]	; (800616c <HAL_ADC_ConvCpltCallback+0x38>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d104      	bne.n	800614e <HAL_ADC_ConvCpltCallback+0x1a>
		OUTPUT_TIMER->ARR = 1;
 8006144:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006148:	2201      	movs	r2, #1
 800614a:	62da      	str	r2, [r3, #44]	; 0x2c
 800614c:	e004      	b.n	8006158 <HAL_ADC_ConvCpltCallback+0x24>
	else
		OUTPUT_TIMER->ARR = trigger_input[0];
 800614e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006152:	4b06      	ldr	r3, [pc, #24]	; (800616c <HAL_ADC_ConvCpltCallback+0x38>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	62d3      	str	r3, [r2, #44]	; 0x2c
	printf("%lu\n", trigger_input[0]);
 8006158:	4b04      	ldr	r3, [pc, #16]	; (800616c <HAL_ADC_ConvCpltCallback+0x38>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4619      	mov	r1, r3
 800615e:	4804      	ldr	r0, [pc, #16]	; (8006170 <HAL_ADC_ConvCpltCallback+0x3c>)
 8006160:	f00a fcd6 	bl	8010b10 <iprintf>
}
 8006164:	bf00      	nop
 8006166:	3708      	adds	r7, #8
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	20001e9c 	.word	0x20001e9c
 8006170:	08014c20 	.word	0x08014c20

08006174 <SM_Init>:
void _InitOutputChannels();
void _InitAmpProfiles();
void _InitGainInDecibels();

void SM_Init()
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0

	FreqO_InitFreqProfiles();
 8006178:	f7ff f828 	bl	80051cc <FreqO_InitFreqProfiles>

	_InitOutputChannels();
 800617c:	f000 f8ae 	bl	80062dc <_InitOutputChannels>
	_InitAmpProfiles();
 8006180:	f000 f824 	bl	80061cc <_InitAmpProfiles>

	// Start OFFSET DAC and set to positive
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8006184:	2110      	movs	r1, #16
 8006186:	4810      	ldr	r0, [pc, #64]	; (80061c8 <SM_Init+0x54>)
 8006188:	f004 fd19 	bl	800abbe <HAL_DAC_Start>
	HAL_GPIO_WritePin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin, GPIO_PIN_SET);
 800618c:	2201      	movs	r2, #1
 800618e:	2108      	movs	r1, #8
 8006190:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006194:	f005 fe40 	bl	800be18 <HAL_GPIO_WritePin>

	// send trigger input out to dac
	//HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

	// Start DAC trigger timer
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8006198:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80061a2:	f043 0301 	orr.w	r3, r3, #1
 80061a6:	6013      	str	r3, [r2, #0]

	// Set the SIGNAL function and amplitude
	FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 80061a8:	2000      	movs	r0, #0
 80061aa:	f7ff fbab 	bl	8005904 <FuncO_ApplyProfileToSignal>
	VPP_ApplyProfileToSignal(eDefaultVppPreset);
 80061ae:	2059      	movs	r0, #89	; 0x59
 80061b0:	f000 fc2c 	bl	8006a0c <VPP_ApplyProfileToSignal>

	// set the AUX function
	FuncO_ApplyProfileToAux(eDefaultFuncPreset);
 80061b4:	2000      	movs	r0, #0
 80061b6:	f7ff fc0b 	bl	80059d0 <FuncO_ApplyProfileToAux>

	// set freq for both SIGNAL and AUX
	FreqO_ApplyProfile(eDefaultFreqPreset);
 80061ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061be:	f7ff f915 	bl	80053ec <FreqO_ApplyProfile>

}
 80061c2:	bf00      	nop
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	20002a00 	.word	0x20002a00

080061cc <_InitAmpProfiles>:

void _InitAmpProfiles()
{
 80061cc:	b590      	push	{r4, r7, lr}
 80061ce:	b08b      	sub	sp, #44	; 0x2c
 80061d0:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 80061d2:	2300      	movs	r3, #0
 80061d4:	627b      	str	r3, [r7, #36]	; 0x24
 80061d6:	e033      	b.n	8006240 <_InitAmpProfiles+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 80061d8:	493c      	ldr	r1, [pc, #240]	; (80062cc <_InitAmpProfiles+0x100>)
 80061da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061dc:	4613      	mov	r3, r2
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	440b      	add	r3, r1
 80061e6:	3304      	adds	r3, #4
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 80061ec:	4b38      	ldr	r3, [pc, #224]	; (80062d0 <_InitAmpProfiles+0x104>)
 80061ee:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 80061f0:	4936      	ldr	r1, [pc, #216]	; (80062cc <_InitAmpProfiles+0x100>)
 80061f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f4:	4613      	mov	r3, r2
 80061f6:	00db      	lsls	r3, r3, #3
 80061f8:	1a9b      	subs	r3, r3, r2
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	440b      	add	r3, r1
 80061fe:	3308      	adds	r3, #8
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	ee07 3a90 	vmov	s15, r3
 8006206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800620a:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 800620e:	ed97 7a04 	vldr	s14, [r7, #16]
 8006212:	edd7 7a03 	vldr	s15, [r7, #12]
 8006216:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800621a:	ed97 7a02 	vldr	s14, [r7, #8]
 800621e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006222:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 8006226:	4929      	ldr	r1, [pc, #164]	; (80062cc <_InitAmpProfiles+0x100>)
 8006228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800622a:	4613      	mov	r3, r2
 800622c:	00db      	lsls	r3, r3, #3
 800622e:	1a9b      	subs	r3, r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	440b      	add	r3, r1
 8006234:	3310      	adds	r3, #16
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800623a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623c:	3301      	adds	r3, #1
 800623e:	627b      	str	r3, [r7, #36]	; 0x24
 8006240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006242:	2b61      	cmp	r3, #97	; 0x61
 8006244:	ddc8      	ble.n	80061d8 <_InitAmpProfiles+0xc>
	}

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8006246:	2300      	movs	r3, #0
 8006248:	623b      	str	r3, [r7, #32]
 800624a:	e037      	b.n	80062bc <_InitAmpProfiles+0xf0>
	{
		float decibel_mvolt_ref = 0.001;
 800624c:	4b21      	ldr	r3, [pc, #132]	; (80062d4 <_InitAmpProfiles+0x108>)
 800624e:	61fb      	str	r3, [r7, #28]
		float this_amp_value = theAmpProfiles[i].amp_value;
 8006250:	491e      	ldr	r1, [pc, #120]	; (80062cc <_InitAmpProfiles+0x100>)
 8006252:	6a3a      	ldr	r2, [r7, #32]
 8006254:	4613      	mov	r3, r2
 8006256:	00db      	lsls	r3, r3, #3
 8006258:	1a9b      	subs	r3, r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	440b      	add	r3, r1
 800625e:	3304      	adds	r3, #4
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	61bb      	str	r3, [r7, #24]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 8006264:	ed97 7a06 	vldr	s14, [r7, #24]
 8006268:	edd7 7a07 	vldr	s15, [r7, #28]
 800626c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006270:	ee16 0a90 	vmov	r0, s13
 8006274:	f7fa f990 	bl	8000598 <__aeabi_f2d>
 8006278:	4603      	mov	r3, r0
 800627a:	460c      	mov	r4, r1
 800627c:	ec44 3b10 	vmov	d0, r3, r4
 8006280:	f00c fd52 	bl	8012d28 <log10>
 8006284:	ec51 0b10 	vmov	r0, r1, d0
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	4b12      	ldr	r3, [pc, #72]	; (80062d8 <_InitAmpProfiles+0x10c>)
 800628e:	f7fa f9db 	bl	8000648 <__aeabi_dmul>
 8006292:	4603      	mov	r3, r0
 8006294:	460c      	mov	r4, r1
 8006296:	4618      	mov	r0, r3
 8006298:	4621      	mov	r1, r4
 800629a:	f7fa fccd 	bl	8000c38 <__aeabi_d2f>
 800629e:	4603      	mov	r3, r0
 80062a0:	617b      	str	r3, [r7, #20]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 80062a2:	490a      	ldr	r1, [pc, #40]	; (80062cc <_InitAmpProfiles+0x100>)
 80062a4:	6a3a      	ldr	r2, [r7, #32]
 80062a6:	4613      	mov	r3, r2
 80062a8:	00db      	lsls	r3, r3, #3
 80062aa:	1a9b      	subs	r3, r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	440b      	add	r3, r1
 80062b0:	330c      	adds	r3, #12
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	3301      	adds	r3, #1
 80062ba:	623b      	str	r3, [r7, #32]
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	2b61      	cmp	r3, #97	; 0x61
 80062c0:	ddc4      	ble.n	800624c <_InitAmpProfiles+0x80>

	}
}
 80062c2:	bf00      	nop
 80062c4:	372c      	adds	r7, #44	; 0x2c
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd90      	pop	{r4, r7, pc}
 80062ca:	bf00      	nop
 80062cc:	2000017c 	.word	0x2000017c
 80062d0:	402ccccd 	.word	0x402ccccd
 80062d4:	3a83126f 	.word	0x3a83126f
 80062d8:	40340000 	.word	0x40340000

080062dc <_InitOutputChannels>:

void _InitOutputChannels()
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 80062e2:	4b28      	ldr	r3, [pc, #160]	; (8006384 <_InitOutputChannels+0xa8>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 80062e8:	4b27      	ldr	r3, [pc, #156]	; (8006388 <_InitOutputChannels+0xac>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	4a25      	ldr	r2, [pc, #148]	; (8006384 <_InitOutputChannels+0xa8>)
 80062ee:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 80062f0:	4b24      	ldr	r3, [pc, #144]	; (8006384 <_InitOutputChannels+0xa8>)
 80062f2:	4a25      	ldr	r2, [pc, #148]	; (8006388 <_InitOutputChannels+0xac>)
 80062f4:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80062f8:	2300      	movs	r3, #0
 80062fa:	607b      	str	r3, [r7, #4]
 80062fc:	e00b      	b.n	8006316 <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 80062fe:	4a23      	ldr	r2, [pc, #140]	; (800638c <_InitOutputChannels+0xb0>)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006306:	491f      	ldr	r1, [pc, #124]	; (8006384 <_InitOutputChannels+0xa8>)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	3302      	adds	r3, #2
 800630c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	3301      	adds	r3, #1
 8006314:	607b      	str	r3, [r7, #4]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b77      	cmp	r3, #119	; 0x77
 800631a:	ddf0      	ble.n	80062fe <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 800631c:	4b19      	ldr	r3, [pc, #100]	; (8006384 <_InitOutputChannels+0xa8>)
 800631e:	4a1c      	ldr	r2, [pc, #112]	; (8006390 <_InitOutputChannels+0xb4>)
 8006320:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8006324:	4b17      	ldr	r3, [pc, #92]	; (8006384 <_InitOutputChannels+0xa8>)
 8006326:	4a1b      	ldr	r2, [pc, #108]	; (8006394 <_InitOutputChannels+0xb8>)
 8006328:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the Aux output channel
	AuxChannel.channel = AUX_CHANNEL;
 800632c:	4b1a      	ldr	r3, [pc, #104]	; (8006398 <_InitOutputChannels+0xbc>)
 800632e:	2201      	movs	r2, #1
 8006330:	701a      	strb	r2, [r3, #0]
	AuxChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8006332:	4b15      	ldr	r3, [pc, #84]	; (8006388 <_InitOutputChannels+0xac>)
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	4a18      	ldr	r2, [pc, #96]	; (8006398 <_InitOutputChannels+0xbc>)
 8006338:	6053      	str	r3, [r2, #4]
	AuxChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 800633a:	4b17      	ldr	r3, [pc, #92]	; (8006398 <_InitOutputChannels+0xbc>)
 800633c:	4a12      	ldr	r2, [pc, #72]	; (8006388 <_InitOutputChannels+0xac>)
 800633e:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006342:	2300      	movs	r3, #0
 8006344:	603b      	str	r3, [r7, #0]
 8006346:	e00b      	b.n	8006360 <_InitOutputChannels+0x84>
		AuxChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8006348:	4a10      	ldr	r2, [pc, #64]	; (800638c <_InitOutputChannels+0xb0>)
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006350:	4911      	ldr	r1, [pc, #68]	; (8006398 <_InitOutputChannels+0xbc>)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	3302      	adds	r3, #2
 8006356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	3301      	adds	r3, #1
 800635e:	603b      	str	r3, [r7, #0]
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	2b77      	cmp	r3, #119	; 0x77
 8006364:	ddf0      	ble.n	8006348 <_InitOutputChannels+0x6c>

	AuxChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8006366:	4b0c      	ldr	r3, [pc, #48]	; (8006398 <_InitOutputChannels+0xbc>)
 8006368:	4a09      	ldr	r2, [pc, #36]	; (8006390 <_InitOutputChannels+0xb4>)
 800636a:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	AuxChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 800636e:	4b0a      	ldr	r3, [pc, #40]	; (8006398 <_InitOutputChannels+0xbc>)
 8006370:	4a08      	ldr	r2, [pc, #32]	; (8006394 <_InitOutputChannels+0xb8>)
 8006372:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0


}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20002334 	.word	0x20002334
 8006388:	20000128 	.word	0x20000128
 800638c:	200014b8 	.word	0x200014b8
 8006390:	20000b38 	.word	0x20000b38
 8006394:	20000175 	.word	0x20000175
 8006398:	20002528 	.word	0x20002528

0800639c <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	4603      	mov	r3, r0
 80063a4:	71fb      	strb	r3, [r7, #7]

	if(!pChannel)
 80063a6:	79fb      	ldrb	r3, [r7, #7]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d101      	bne.n	80063b0 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 80063ac:	4b04      	ldr	r3, [pc, #16]	; (80063c0 <SM_GetOutputChannel+0x24>)
 80063ae:	e000      	b.n	80063b2 <SM_GetOutputChannel+0x16>
	else
		return &AuxChannel;
 80063b0:	4b04      	ldr	r3, [pc, #16]	; (80063c4 <SM_GetOutputChannel+0x28>)
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	20002334 	.word	0x20002334
 80063c4:	20002528 	.word	0x20002528

080063c8 <SM_EnablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToAux()
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b096      	sub	sp, #88	; 0x58
 80063cc:	af00      	add	r7, sp, #0
	printf("SM_EnablePwmToAux\n");
 80063ce:	4889      	ldr	r0, [pc, #548]	; (80065f4 <SM_EnablePwmToAux+0x22c>)
 80063d0:	f00a fc12 	bl	8010bf8 <puts>

	HAL_StatusTypeDef res = 0;
 80063d4:	2300      	movs	r3, #0
 80063d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80063da:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80063de:	2200      	movs	r2, #0
 80063e0:	601a      	str	r2, [r3, #0]
 80063e2:	605a      	str	r2, [r3, #4]
 80063e4:	609a      	str	r2, [r3, #8]
 80063e6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063e8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80063ec:	2200      	movs	r2, #0
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	605a      	str	r2, [r3, #4]
 80063f2:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80063f4:	f107 031c 	add.w	r3, r7, #28
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	605a      	str	r2, [r3, #4]
 80063fe:	609a      	str	r2, [r3, #8]
 8006400:	60da      	str	r2, [r3, #12]
 8006402:	611a      	str	r2, [r3, #16]
 8006404:	615a      	str	r2, [r3, #20]
 8006406:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006408:	f107 0308 	add.w	r3, r7, #8
 800640c:	2200      	movs	r2, #0
 800640e:	601a      	str	r2, [r3, #0]
 8006410:	605a      	str	r2, [r3, #4]
 8006412:	609a      	str	r2, [r3, #8]
 8006414:	60da      	str	r2, [r3, #12]
 8006416:	611a      	str	r2, [r3, #16]


	htim3.Instance = PWM_AUX_OUT_TIM;
 8006418:	4b77      	ldr	r3, [pc, #476]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 800641a:	4a78      	ldr	r2, [pc, #480]	; (80065fc <SM_EnablePwmToAux+0x234>)
 800641c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 800641e:	4b76      	ldr	r3, [pc, #472]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 8006420:	2200      	movs	r2, #0
 8006422:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8006424:	4b74      	ldr	r3, [pc, #464]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 8006426:	2210      	movs	r2, #16
 8006428:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 800642a:	4b73      	ldr	r3, [pc, #460]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 800642c:	2201      	movs	r2, #1
 800642e:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8006430:	4b71      	ldr	r3, [pc, #452]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 8006432:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006436:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006438:	4b6f      	ldr	r3, [pc, #444]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 800643a:	2280      	movs	r2, #128	; 0x80
 800643c:	619a      	str	r2, [r3, #24]
	if ((res == HAL_TIM_Base_Init(&htim3)) != HAL_OK)
 800643e:	486e      	ldr	r0, [pc, #440]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 8006440:	f006 fd8c 	bl	800cf5c <HAL_TIM_Base_Init>
 8006444:	4603      	mov	r3, r0
 8006446:	461a      	mov	r2, r3
 8006448:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800644c:	4293      	cmp	r3, r2
 800644e:	d107      	bne.n	8006460 <SM_EnablePwmToAux+0x98>
	{
		printf("SM_EnablePwmToAux HAL_TIM_Base_Init() Result:%u\n",res);
 8006450:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006454:	4619      	mov	r1, r3
 8006456:	486a      	ldr	r0, [pc, #424]	; (8006600 <SM_EnablePwmToAux+0x238>)
 8006458:	f00a fb5a 	bl	8010b10 <iprintf>
		Error_Handler();
 800645c:	f001 fb94 	bl	8007b88 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006464:	647b      	str	r3, [r7, #68]	; 0x44
	if ((res == HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig)) != HAL_OK)
 8006466:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800646a:	4619      	mov	r1, r3
 800646c:	4862      	ldr	r0, [pc, #392]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 800646e:	f007 fb95 	bl	800db9c <HAL_TIM_ConfigClockSource>
 8006472:	4603      	mov	r3, r0
 8006474:	461a      	mov	r2, r3
 8006476:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800647a:	4293      	cmp	r3, r2
 800647c:	d107      	bne.n	800648e <SM_EnablePwmToAux+0xc6>
	{
		printf("SM_EnablePwmToAux HAL_TIM_ConfigClockSource() Result:%u\n",res);
 800647e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006482:	4619      	mov	r1, r3
 8006484:	485f      	ldr	r0, [pc, #380]	; (8006604 <SM_EnablePwmToAux+0x23c>)
 8006486:	f00a fb43 	bl	8010b10 <iprintf>
		Error_Handler();
 800648a:	f001 fb7d 	bl	8007b88 <Error_Handler>
	}
	if ((res == HAL_TIM_PWM_Init(&htim3)) != HAL_OK)
 800648e:	485a      	ldr	r0, [pc, #360]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 8006490:	f006 fe77 	bl	800d182 <HAL_TIM_PWM_Init>
 8006494:	4603      	mov	r3, r0
 8006496:	461a      	mov	r2, r3
 8006498:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800649c:	4293      	cmp	r3, r2
 800649e:	d107      	bne.n	80064b0 <SM_EnablePwmToAux+0xe8>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Init() Result:%u\n",res);
 80064a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80064a4:	4619      	mov	r1, r3
 80064a6:	4858      	ldr	r0, [pc, #352]	; (8006608 <SM_EnablePwmToAux+0x240>)
 80064a8:	f00a fb32 	bl	8010b10 <iprintf>
		Error_Handler();
 80064ac:	f001 fb6c 	bl	8007b88 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80064b0:	2320      	movs	r3, #32
 80064b2:	63bb      	str	r3, [r7, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064b4:	2300      	movs	r3, #0
 80064b6:	643b      	str	r3, [r7, #64]	; 0x40
	if ((res == HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)) != HAL_OK)
 80064b8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80064bc:	4619      	mov	r1, r3
 80064be:	484e      	ldr	r0, [pc, #312]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 80064c0:	f008 f922 	bl	800e708 <HAL_TIMEx_MasterConfigSynchronization>
 80064c4:	4603      	mov	r3, r0
 80064c6:	461a      	mov	r2, r3
 80064c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d107      	bne.n	80064e0 <SM_EnablePwmToAux+0x118>
	{
		printf("SM_EnablePwmToAux HAL_TIMEx_MasterConfigSynchronization() Result:%u\n",res);
 80064d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80064d4:	4619      	mov	r1, r3
 80064d6:	484d      	ldr	r0, [pc, #308]	; (800660c <SM_EnablePwmToAux+0x244>)
 80064d8:	f00a fb1a 	bl	8010b10 <iprintf>
		Error_Handler();
 80064dc:	f001 fb54 	bl	8007b88 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80064e0:	2360      	movs	r3, #96	; 0x60
 80064e2:	61fb      	str	r3, [r7, #28]
	sConfigOC.Pulse = 0;
 80064e4:	2300      	movs	r3, #0
 80064e6:	623b      	str	r3, [r7, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80064e8:	2300      	movs	r3, #0
 80064ea:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80064ec:	2300      	movs	r3, #0
 80064ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)) != HAL_OK)
 80064f0:	f107 031c 	add.w	r3, r7, #28
 80064f4:	2200      	movs	r2, #0
 80064f6:	4619      	mov	r1, r3
 80064f8:	483f      	ldr	r0, [pc, #252]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 80064fa:	f007 fa3f 	bl	800d97c <HAL_TIM_PWM_ConfigChannel>
 80064fe:	4603      	mov	r3, r0
 8006500:	461a      	mov	r2, r3
 8006502:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006506:	4293      	cmp	r3, r2
 8006508:	d107      	bne.n	800651a <SM_EnablePwmToAux+0x152>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_ConfigChannel() Result:%u\n",res);
 800650a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800650e:	4619      	mov	r1, r3
 8006510:	483f      	ldr	r0, [pc, #252]	; (8006610 <SM_EnablePwmToAux+0x248>)
 8006512:	f00a fafd 	bl	8010b10 <iprintf>
		Error_Handler();
 8006516:	f001 fb37 	bl	8007b88 <Error_Handler>
	}


	// Timer Post Initialization
	printf("SM_EnablePwmToAux: __HAL_RCC_GPIOA_CLK_ENABLE\n");
 800651a:	483e      	ldr	r0, [pc, #248]	; (8006614 <SM_EnablePwmToAux+0x24c>)
 800651c:	f00a fb6c 	bl	8010bf8 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006520:	4b3d      	ldr	r3, [pc, #244]	; (8006618 <SM_EnablePwmToAux+0x250>)
 8006522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006524:	4a3c      	ldr	r2, [pc, #240]	; (8006618 <SM_EnablePwmToAux+0x250>)
 8006526:	f043 0301 	orr.w	r3, r3, #1
 800652a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800652c:	4b3a      	ldr	r3, [pc, #232]	; (8006618 <SM_EnablePwmToAux+0x250>)
 800652e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	607b      	str	r3, [r7, #4]
 8006536:	687b      	ldr	r3, [r7, #4]
	/**PWM_AUX_OUT_TIM GPIO Configuration
	PA4     ------> PWM_AUX_OUT_TIM_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006538:	2340      	movs	r3, #64	; 0x40
 800653a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800653c:	2302      	movs	r3, #2
 800653e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006540:	2300      	movs	r3, #0
 8006542:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006548:	2302      	movs	r3, #2
 800654a:	61bb      	str	r3, [r7, #24]
	printf("SM_EnablePwmToAux: HAL_GPIO_Init\n");
 800654c:	4833      	ldr	r0, [pc, #204]	; (800661c <SM_EnablePwmToAux+0x254>)
 800654e:	f00a fb53 	bl	8010bf8 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006552:	f107 0308 	add.w	r3, r7, #8
 8006556:	4619      	mov	r1, r3
 8006558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800655c:	f005 f9f8 	bl	800b950 <HAL_GPIO_Init>


	// PWM_AUX_OUT_TIM_MspInit 0

	/* PWM_AUX_OUT_TIM clock enable */
	printf("SM_EnablePwmToAux: __HAL_RCC_PWM_AUX_OUT_TIM_CLK_ENABLE\n");
 8006560:	482f      	ldr	r0, [pc, #188]	; (8006620 <SM_EnablePwmToAux+0x258>)
 8006562:	f00a fb49 	bl	8010bf8 <puts>
	__HAL_RCC_TIM3_CLK_ENABLE();
 8006566:	4b2c      	ldr	r3, [pc, #176]	; (8006618 <SM_EnablePwmToAux+0x250>)
 8006568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800656a:	4a2b      	ldr	r2, [pc, #172]	; (8006618 <SM_EnablePwmToAux+0x250>)
 800656c:	f043 0302 	orr.w	r3, r3, #2
 8006570:	6593      	str	r3, [r2, #88]	; 0x58
 8006572:	4b29      	ldr	r3, [pc, #164]	; (8006618 <SM_EnablePwmToAux+0x250>)
 8006574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006576:	f003 0302 	and.w	r3, r3, #2
 800657a:	603b      	str	r3, [r7, #0]
 800657c:	683b      	ldr	r3, [r7, #0]

	/* PWM_AUX_OUT_TIM interrupt Init */
	printf("SM_EnablePwmToAux: HAL_NVIC_SetPriority\n");
 800657e:	4829      	ldr	r0, [pc, #164]	; (8006624 <SM_EnablePwmToAux+0x25c>)
 8006580:	f00a fb3a 	bl	8010bf8 <puts>
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006584:	2200      	movs	r2, #0
 8006586:	2100      	movs	r1, #0
 8006588:	201d      	movs	r0, #29
 800658a:	f004 fab4 	bl	800aaf6 <HAL_NVIC_SetPriority>
	printf("SM_EnablePwmToAux: HAL_NVIC_EnableIRQ\n");
 800658e:	4826      	ldr	r0, [pc, #152]	; (8006628 <SM_EnablePwmToAux+0x260>)
 8006590:	f00a fb32 	bl	8010bf8 <puts>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006594:	201d      	movs	r0, #29
 8006596:	f004 fac8 	bl	800ab2a <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspInit 1 */
	printf("SM_EnablePwmToAux: HAL_TIM_PWM_Start\n");
 800659a:	4824      	ldr	r0, [pc, #144]	; (800662c <SM_EnablePwmToAux+0x264>)
 800659c:	f00a fb2c 	bl	8010bf8 <puts>
	if ((res == HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 80065a0:	2100      	movs	r1, #0
 80065a2:	4815      	ldr	r0, [pc, #84]	; (80065f8 <SM_EnablePwmToAux+0x230>)
 80065a4:	f006 fe4e 	bl	800d244 <HAL_TIM_PWM_Start>
 80065a8:	4603      	mov	r3, r0
 80065aa:	461a      	mov	r2, r3
 80065ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d107      	bne.n	80065c4 <SM_EnablePwmToAux+0x1fc>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Start() Result:%u\n",res);
 80065b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80065b8:	4619      	mov	r1, r3
 80065ba:	481d      	ldr	r0, [pc, #116]	; (8006630 <SM_EnablePwmToAux+0x268>)
 80065bc:	f00a faa8 	bl	8010b10 <iprintf>
		Error_Handler();
 80065c0:	f001 fae2 	bl	8007b88 <Error_Handler>
	}

	printf("SM_EnablePwmToAux: GO_ApplyPresetToSignal\n");
 80065c4:	481b      	ldr	r0, [pc, #108]	; (8006634 <SM_EnablePwmToAux+0x26c>)
 80065c6:	f00a fb17 	bl	8010bf8 <puts>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 80065ca:	2007      	movs	r0, #7
 80065cc:	f7ff fb9e 	bl	8005d0c <GO_ApplyPresetToSignal>

	// 50% duty cycle
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->CCR1 = 32768\n");
 80065d0:	4819      	ldr	r0, [pc, #100]	; (8006638 <SM_EnablePwmToAux+0x270>)
 80065d2:	f00a fb11 	bl	8010bf8 <puts>
	PWM_AUX_OUT_TIM->CCR1 = 32768;
 80065d6:	4b09      	ldr	r3, [pc, #36]	; (80065fc <SM_EnablePwmToAux+0x234>)
 80065d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80065dc:	635a      	str	r2, [r3, #52]	; 0x34
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->ARR = 65535\n");
 80065de:	4817      	ldr	r0, [pc, #92]	; (800663c <SM_EnablePwmToAux+0x274>)
 80065e0:	f00a fb0a 	bl	8010bf8 <puts>
	PWM_AUX_OUT_TIM->ARR = 65535;
 80065e4:	4b05      	ldr	r3, [pc, #20]	; (80065fc <SM_EnablePwmToAux+0x234>)
 80065e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80065ea:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80065ec:	bf00      	nop
 80065ee:	3758      	adds	r7, #88	; 0x58
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	08014c70 	.word	0x08014c70
 80065f8:	200022dc 	.word	0x200022dc
 80065fc:	40000400 	.word	0x40000400
 8006600:	08014c84 	.word	0x08014c84
 8006604:	08014cb8 	.word	0x08014cb8
 8006608:	08014cf4 	.word	0x08014cf4
 800660c:	08014d24 	.word	0x08014d24
 8006610:	08014d6c 	.word	0x08014d6c
 8006614:	08014da8 	.word	0x08014da8
 8006618:	40021000 	.word	0x40021000
 800661c:	08014dd8 	.word	0x08014dd8
 8006620:	08014dfc 	.word	0x08014dfc
 8006624:	08014e34 	.word	0x08014e34
 8006628:	08014e5c 	.word	0x08014e5c
 800662c:	08014e84 	.word	0x08014e84
 8006630:	08014eac 	.word	0x08014eac
 8006634:	08014ee0 	.word	0x08014ee0
 8006638:	08014f0c 	.word	0x08014f0c
 800663c:	08014f40 	.word	0x08014f40

08006640 <SM_DisablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisablePwmToAux()
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
	printf("SM_DisablePwmToAux");
 8006646:	4815      	ldr	r0, [pc, #84]	; (800669c <SM_DisablePwmToAux+0x5c>)
 8006648:	f00a fa62 	bl	8010b10 <iprintf>

	HAL_StatusTypeDef res = 0;
 800664c:	2300      	movs	r3, #0
 800664e:	71fb      	strb	r3, [r7, #7]


	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 0 */
	printf("SM_DisablePwmToAux: HAL_TIM_PWM_Stop\n");
 8006650:	4813      	ldr	r0, [pc, #76]	; (80066a0 <SM_DisablePwmToAux+0x60>)
 8006652:	f00a fad1 	bl	8010bf8 <puts>
	if ((res == HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 8006656:	2100      	movs	r1, #0
 8006658:	4812      	ldr	r0, [pc, #72]	; (80066a4 <SM_DisablePwmToAux+0x64>)
 800665a:	f006 fecd 	bl	800d3f8 <HAL_TIM_PWM_Stop>
 800665e:	4603      	mov	r3, r0
 8006660:	461a      	mov	r2, r3
 8006662:	79fb      	ldrb	r3, [r7, #7]
 8006664:	4293      	cmp	r3, r2
 8006666:	d106      	bne.n	8006676 <SM_DisablePwmToAux+0x36>
	{
		printf("SM_DisablePwmToAux HAL_TIM_PWM_Stop() Result:%u\n",res);
 8006668:	79fb      	ldrb	r3, [r7, #7]
 800666a:	4619      	mov	r1, r3
 800666c:	480e      	ldr	r0, [pc, #56]	; (80066a8 <SM_DisablePwmToAux+0x68>)
 800666e:	f00a fa4f 	bl	8010b10 <iprintf>
		Error_Handler();
 8006672:	f001 fa89 	bl	8007b88 <Error_Handler>
	}
	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 0 */
	/* Peripheral clock disable */
	printf("SM_DisablePwmToAux __HAL_RCC_PWM_AUX_OUT_TIM_CLK_DISABLE\n");
 8006676:	480d      	ldr	r0, [pc, #52]	; (80066ac <SM_DisablePwmToAux+0x6c>)
 8006678:	f00a fabe 	bl	8010bf8 <puts>
	__HAL_RCC_TIM3_CLK_DISABLE();
 800667c:	4b0c      	ldr	r3, [pc, #48]	; (80066b0 <SM_DisablePwmToAux+0x70>)
 800667e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006680:	4a0b      	ldr	r2, [pc, #44]	; (80066b0 <SM_DisablePwmToAux+0x70>)
 8006682:	f023 0302 	bic.w	r3, r3, #2
 8006686:	6593      	str	r3, [r2, #88]	; 0x58

	/* PWM_AUX_OUT_TIM interrupt Deinit */
	printf("SM_DisablePwmToAux HAL_NVIC_DisableIRQ\n");
 8006688:	480a      	ldr	r0, [pc, #40]	; (80066b4 <SM_DisablePwmToAux+0x74>)
 800668a:	f00a fab5 	bl	8010bf8 <puts>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 800668e:	201d      	movs	r0, #29
 8006690:	f004 fa59 	bl	800ab46 <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 1 */
}
 8006694:	bf00      	nop
 8006696:	3708      	adds	r7, #8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	08014f70 	.word	0x08014f70
 80066a0:	08014f84 	.word	0x08014f84
 80066a4:	200022dc 	.word	0x200022dc
 80066a8:	08014fac 	.word	0x08014fac
 80066ac:	08014fe0 	.word	0x08014fe0
 80066b0:	40021000 	.word	0x40021000
 80066b4:	0801501c 	.word	0x0801501c

080066b8 <SM_EnableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToAux()
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b0b2      	sub	sp, #200	; 0xc8
 80066bc:	af00      	add	r7, sp, #0
	printf("SM_EnableDacToAux");
 80066be:	4860      	ldr	r0, [pc, #384]	; (8006840 <SM_EnableDacToAux+0x188>)
 80066c0:	f00a fa26 	bl	8010b10 <iprintf>

	HAL_StatusTypeDef res = 0;
 80066c4:	2300      	movs	r3, #0
 80066c6:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	DAC_ChannelConfTypeDef sConfig = {0};
 80066ca:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80066ce:	2230      	movs	r2, #48	; 0x30
 80066d0:	2100      	movs	r1, #0
 80066d2:	4618      	mov	r0, r3
 80066d4:	f009 fdb8 	bl	8010248 <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066d8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80066dc:	2200      	movs	r2, #0
 80066de:	601a      	str	r2, [r3, #0]
 80066e0:	605a      	str	r2, [r3, #4]
 80066e2:	609a      	str	r2, [r3, #8]
 80066e4:	60da      	str	r2, [r3, #12]
 80066e6:	611a      	str	r2, [r3, #16]
	DAC_HandleTypeDef hdac2;
	DMA_HandleTypeDef hdma_dac2_ch1;
	/** DAC Initialization
	*/
	hdac2.Instance = DAC2;
 80066e8:	4b56      	ldr	r3, [pc, #344]	; (8006844 <SM_EnableDacToAux+0x18c>)
 80066ea:	66fb      	str	r3, [r7, #108]	; 0x6c
	if ((res == HAL_DAC_Init(&hdac2)) != HAL_OK)
 80066ec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80066f0:	4618      	mov	r0, r3
 80066f2:	f004 fa42 	bl	800ab7a <HAL_DAC_Init>
 80066f6:	4603      	mov	r3, r0
 80066f8:	461a      	mov	r2, r3
 80066fa:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 80066fe:	4293      	cmp	r3, r2
 8006700:	d107      	bne.n	8006712 <SM_EnableDacToAux+0x5a>
	{
		printf("SM_EnableDacToAux HAL_DAC_Init() Result:%u\n",res);
 8006702:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006706:	4619      	mov	r1, r3
 8006708:	484f      	ldr	r0, [pc, #316]	; (8006848 <SM_EnableDacToAux+0x190>)
 800670a:	f00a fa01 	bl	8010b10 <iprintf>
		Error_Handler();
 800670e:	f001 fa3b 	bl	8007b88 <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006712:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006716:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 800671a:	2300      	movs	r3, #0
 800671c:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	sConfig.DAC_SignedFormat = DISABLE;
 8006720:	2300      	movs	r3, #0
 8006722:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006726:	2300      	movs	r3, #0
 8006728:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	sConfig.DAC_Trigger = DAC_TRIGGER_TRGO;
 800672c:	2312      	movs	r3, #18
 800672e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006732:	2300      	movs	r3, #0
 8006734:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006738:	2300      	movs	r3, #0
 800673a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800673e:	2301      	movs	r3, #1
 8006740:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006744:	2300      	movs	r3, #0
 8006746:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	if ((res == HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1)) != HAL_OK)
 800674a:	f107 0194 	add.w	r1, r7, #148	; 0x94
 800674e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006752:	2200      	movs	r2, #0
 8006754:	4618      	mov	r0, r3
 8006756:	f004 fbf9 	bl	800af4c <HAL_DAC_ConfigChannel>
 800675a:	4603      	mov	r3, r0
 800675c:	461a      	mov	r2, r3
 800675e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006762:	4293      	cmp	r3, r2
 8006764:	d107      	bne.n	8006776 <SM_EnableDacToAux+0xbe>
	{
		printf("SM_EnableDacToAux HAL_DAC_ConfigChannel() Result:%u\n",res);
 8006766:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800676a:	4619      	mov	r1, r3
 800676c:	4837      	ldr	r0, [pc, #220]	; (800684c <SM_EnableDacToAux+0x194>)
 800676e:	f00a f9cf 	bl	8010b10 <iprintf>
		Error_Handler();
 8006772:	f001 fa09 	bl	8007b88 <Error_Handler>

	/* USER CODE BEGIN DAC2_MspInit 0 */

	/* USER CODE END DAC2_MspInit 0 */
	/* DAC2 clock enable */
	printf("SM_EnableDacToAux __HAL_RCC_DAC2_CLK_ENABLE()\n");
 8006776:	4836      	ldr	r0, [pc, #216]	; (8006850 <SM_EnableDacToAux+0x198>)
 8006778:	f00a fa3e 	bl	8010bf8 <puts>
	__HAL_RCC_DAC2_CLK_ENABLE();
 800677c:	4b35      	ldr	r3, [pc, #212]	; (8006854 <SM_EnableDacToAux+0x19c>)
 800677e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006780:	4a34      	ldr	r2, [pc, #208]	; (8006854 <SM_EnableDacToAux+0x19c>)
 8006782:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006786:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006788:	4b32      	ldr	r3, [pc, #200]	; (8006854 <SM_EnableDacToAux+0x19c>)
 800678a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800678c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006790:	60bb      	str	r3, [r7, #8]
 8006792:	68bb      	ldr	r3, [r7, #8]

	printf("SM_EnableDacToAux __HAL_RCC_GPIOA_CLK_ENABLE()\n");
 8006794:	4830      	ldr	r0, [pc, #192]	; (8006858 <SM_EnableDacToAux+0x1a0>)
 8006796:	f00a fa2f 	bl	8010bf8 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800679a:	4b2e      	ldr	r3, [pc, #184]	; (8006854 <SM_EnableDacToAux+0x19c>)
 800679c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800679e:	4a2d      	ldr	r2, [pc, #180]	; (8006854 <SM_EnableDacToAux+0x19c>)
 80067a0:	f043 0301 	orr.w	r3, r3, #1
 80067a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80067a6:	4b2b      	ldr	r3, [pc, #172]	; (8006854 <SM_EnableDacToAux+0x19c>)
 80067a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	607b      	str	r3, [r7, #4]
 80067b0:	687b      	ldr	r3, [r7, #4]
	/**DAC2 GPIO Configuration
	PA6     ------> DAC2_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80067b2:	2340      	movs	r3, #64	; 0x40
 80067b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067b8:	2303      	movs	r3, #3
 80067ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067be:	2300      	movs	r3, #0
 80067c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	printf("SM_EnableDacToAux HAL_GPIO_Init()\n");
 80067c4:	4825      	ldr	r0, [pc, #148]	; (800685c <SM_EnableDacToAux+0x1a4>)
 80067c6:	f00a fa17 	bl	8010bf8 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067ca:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80067ce:	4619      	mov	r1, r3
 80067d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80067d4:	f005 f8bc 	bl	800b950 <HAL_GPIO_Init>

	/* DAC2 DMA Init */
	/* DAC2_CH1 Init */
	hdma_dac2_ch1.Instance = DMA1_Channel3;
 80067d8:	4b21      	ldr	r3, [pc, #132]	; (8006860 <SM_EnableDacToAux+0x1a8>)
 80067da:	60fb      	str	r3, [r7, #12]
	hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 80067dc:	2329      	movs	r3, #41	; 0x29
 80067de:	613b      	str	r3, [r7, #16]
	hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80067e0:	2310      	movs	r3, #16
 80067e2:	617b      	str	r3, [r7, #20]
	hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80067e4:	2300      	movs	r3, #0
 80067e6:	61bb      	str	r3, [r7, #24]
	hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80067e8:	2380      	movs	r3, #128	; 0x80
 80067ea:	61fb      	str	r3, [r7, #28]
	hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80067ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067f0:	623b      	str	r3, [r7, #32]
	hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80067f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80067f6:	627b      	str	r3, [r7, #36]	; 0x24
	hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80067f8:	2320      	movs	r3, #32
 80067fa:	62bb      	str	r3, [r7, #40]	; 0x28
	hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80067fc:	2300      	movs	r3, #0
 80067fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_DMA_Init(&hdma_dac2_ch1)) != HAL_OK)
 8006800:	f107 030c 	add.w	r3, r7, #12
 8006804:	4618      	mov	r0, r3
 8006806:	f004 fdd7 	bl	800b3b8 <HAL_DMA_Init>
 800680a:	4603      	mov	r3, r0
 800680c:	461a      	mov	r2, r3
 800680e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006812:	4293      	cmp	r3, r2
 8006814:	d107      	bne.n	8006826 <SM_EnableDacToAux+0x16e>
	{
		printf("SM_EnableDacToAux HAL_DMA_Init() Result:%u\n",res);
 8006816:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800681a:	4619      	mov	r1, r3
 800681c:	4811      	ldr	r0, [pc, #68]	; (8006864 <SM_EnableDacToAux+0x1ac>)
 800681e:	f00a f977 	bl	8010b10 <iprintf>
		Error_Handler();
 8006822:	f001 f9b1 	bl	8007b88 <Error_Handler>
	}

	printf("SM_EnableDacToAux __HAL_LINKDMA()\n");
 8006826:	4810      	ldr	r0, [pc, #64]	; (8006868 <SM_EnableDacToAux+0x1b0>)
 8006828:	f00a f9e6 	bl	8010bf8 <puts>
	__HAL_LINKDMA(&hdac2,DMA_Handle1,hdma_dac2_ch1);
 800682c:	f107 030c 	add.w	r3, r7, #12
 8006830:	677b      	str	r3, [r7, #116]	; 0x74
 8006832:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006836:	637b      	str	r3, [r7, #52]	; 0x34

    //GO_ApplyPresetToAux(eDefaultGainPreset);
}
 8006838:	bf00      	nop
 800683a:	37c8      	adds	r7, #200	; 0xc8
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}
 8006840:	08015044 	.word	0x08015044
 8006844:	50000c00 	.word	0x50000c00
 8006848:	08015058 	.word	0x08015058
 800684c:	08015084 	.word	0x08015084
 8006850:	080150bc 	.word	0x080150bc
 8006854:	40021000 	.word	0x40021000
 8006858:	080150ec 	.word	0x080150ec
 800685c:	0801511c 	.word	0x0801511c
 8006860:	40020030 	.word	0x40020030
 8006864:	08015140 	.word	0x08015140
 8006868:	0801516c 	.word	0x0801516c

0800686c <SM_DisableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToAux()
{
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0


	printf("SM_DisableDacToAux\n");
 8006870:	4806      	ldr	r0, [pc, #24]	; (800688c <SM_DisableDacToAux+0x20>)
 8006872:	f00a f9c1 	bl	8010bf8 <puts>
    //__HAL_RCC_DAC2_CLK_DISABLE();

    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
	printf("SM_DisableDacToAux HAL_GPIO_DeInit\n");
 8006876:	4806      	ldr	r0, [pc, #24]	; (8006890 <SM_DisableDacToAux+0x24>)
 8006878:	f00a f9be 	bl	8010bf8 <puts>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 800687c:	2140      	movs	r1, #64	; 0x40
 800687e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006882:	f005 f9e7 	bl	800bc54 <HAL_GPIO_DeInit>

}
 8006886:	bf00      	nop
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	08015190 	.word	0x08015190
 8006890:	080151a4 	.word	0x080151a4

08006894 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Inversion direction)
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	4603      	mov	r3, r0
 800689c:	71fb      	strb	r3, [r7, #7]
	if(direction)
 800689e:	79fb      	ldrb	r3, [r7, #7]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d008      	beq.n	80068b6 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 80068a4:	4b08      	ldr	r3, [pc, #32]	; (80068c8 <SM_GetEncoderValue+0x34>)
 80068a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	4b07      	ldr	r3, [pc, #28]	; (80068c8 <SM_GetEncoderValue+0x34>)
 80068ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	e002      	b.n	80068bc <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 80068b6:	4b04      	ldr	r3, [pc, #16]	; (80068c8 <SM_GetEncoderValue+0x34>)
 80068b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ba:	b29b      	uxth	r3, r3
	}
}
 80068bc:	4618      	mov	r0, r3
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr
 80068c8:	40012c00 	.word	0x40012c00

080068cc <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 80068d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d103      	bne.n	80068e4 <SM_GetOutputInHertz+0x18>
 80068dc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80068e0:	60bb      	str	r3, [r7, #8]
 80068e2:	e008      	b.n	80068f6 <SM_GetOutputInHertz+0x2a>
 80068e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ea:	ee07 3a90 	vmov	s15, r3
 80068ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068f2:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 80068f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d103      	bne.n	8006908 <SM_GetOutputInHertz+0x3c>
 8006900:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006904:	607b      	str	r3, [r7, #4]
 8006906:	e008      	b.n	800691a <SM_GetOutputInHertz+0x4e>
 8006908:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800690c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800690e:	ee07 3a90 	vmov	s15, r3
 8006912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006916:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 800691a:	ed97 7a02 	vldr	s14, [r7, #8]
 800691e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006926:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8006950 <SM_GetOutputInHertz+0x84>
 800692a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800692e:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 8006932:	edd7 7a03 	vldr	s15, [r7, #12]
 8006936:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8006954 <SM_GetOutputInHertz+0x88>
 800693a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800693e:	eef0 7a66 	vmov.f32	s15, s13
}
 8006942:	eeb0 0a67 	vmov.f32	s0, s15
 8006946:	3714      	adds	r7, #20
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr
 8006950:	4d2037a0 	.word	0x4d2037a0
 8006954:	42f00000 	.word	0x42f00000

08006958 <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	460b      	mov	r3, r1
 8006962:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8006964:	887b      	ldrh	r3, [r7, #2]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <SM_ConvertPeriodToHertz+0x16>
 800696a:	2301      	movs	r3, #1
 800696c:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 800696e:	887b      	ldrh	r3, [r7, #2]
 8006970:	ee07 3a90 	vmov	s15, r3
 8006974:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	ee07 3a90 	vmov	s15, r3
 800697e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006986:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80069a0 <SM_ConvertPeriodToHertz+0x48>
 800698a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800698e:	eef0 7a66 	vmov.f32	s15, s13
}
 8006992:	eeb0 0a67 	vmov.f32	s0, s15
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	4d2037a0 	.word	0x4d2037a0

080069a4 <SM_IsFuncPwmDutyMode>:
	return (SM_MCLK / hertz) / psc;
}


uint8_t SM_IsFuncPwmDutyMode()
{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 80069a8:	4b03      	ldr	r3, [pc, #12]	; (80069b8 <SM_IsFuncPwmDutyMode+0x14>)
 80069aa:	781b      	ldrb	r3, [r3, #0]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	2000225c 	.word	0x2000225c

080069bc <SM_ToggleFuncPwmDutyMode>:

void SM_ToggleFuncPwmDutyMode()
{
 80069bc:	b480      	push	{r7}
 80069be:	af00      	add	r7, sp, #0
	duty_adjust_mode ^= 1;
 80069c0:	4b05      	ldr	r3, [pc, #20]	; (80069d8 <SM_ToggleFuncPwmDutyMode+0x1c>)
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	f083 0301 	eor.w	r3, r3, #1
 80069c8:	b2da      	uxtb	r2, r3
 80069ca:	4b03      	ldr	r3, [pc, #12]	; (80069d8 <SM_ToggleFuncPwmDutyMode+0x1c>)
 80069cc:	701a      	strb	r2, [r3, #0]
}
 80069ce:	bf00      	nop
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr
 80069d8:	2000225c 	.word	0x2000225c

080069dc <SM_ResetFuncPwmDutyMode>:

void SM_ResetFuncPwmDutyMode()
{
 80069dc:	b480      	push	{r7}
 80069de:	af00      	add	r7, sp, #0
	duty_adjust_mode = 0;
 80069e0:	4b03      	ldr	r3, [pc, #12]	; (80069f0 <SM_ResetFuncPwmDutyMode+0x14>)
 80069e2:	2200      	movs	r2, #0
 80069e4:	701a      	strb	r2, [r3, #0]

}
 80069e6:	bf00      	nop
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr
 80069f0:	2000225c 	.word	0x2000225c

080069f4 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 80069f4:	b480      	push	{r7}
 80069f6:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 80069f8:	4b03      	ldr	r3, [pc, #12]	; (8006a08 <VPP_ResetLastEncoderValue+0x14>)
 80069fa:	2200      	movs	r2, #0
 80069fc:	801a      	strh	r2, [r3, #0]
}
 80069fe:	bf00      	nop
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr
 8006a08:	2000225e 	.word	0x2000225e

08006a0c <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	4603      	mov	r3, r0
 8006a14:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006a16:	79fa      	ldrb	r2, [r7, #7]
 8006a18:	4613      	mov	r3, r2
 8006a1a:	00db      	lsls	r3, r3, #3
 8006a1c:	1a9b      	subs	r3, r3, r2
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4a10      	ldr	r2, [pc, #64]	; (8006a64 <VPP_ApplyProfileToSignal+0x58>)
 8006a22:	4413      	add	r3, r2
 8006a24:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 8006a26:	2000      	movs	r0, #0
 8006a28:	f7ff fcb8 	bl	800639c <SM_GetOutputChannel>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	7a1b      	ldrb	r3, [r3, #8]
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f7ff f967 	bl	8005d0c <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	edd3 7a04 	vldr	s15, [r3, #16]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	ed93 7a05 	vldr	s14, [r3, #20]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	8b1b      	ldrh	r3, [r3, #24]
 8006a4e:	4618      	mov	r0, r3
 8006a50:	eef0 0a47 	vmov.f32	s1, s14
 8006a54:	eeb0 0a67 	vmov.f32	s0, s15
 8006a58:	f000 f830 	bl	8006abc <_ProcessSignalDataTable>


}
 8006a5c:	bf00      	nop
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	2000017c 	.word	0x2000017c

08006a68 <VPP_ApplyProfileToAux>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToAux(eAmpSettings_t pPresetEnum)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	4603      	mov	r3, r0
 8006a70:	71fb      	strb	r3, [r7, #7]

	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006a72:	79fa      	ldrb	r2, [r7, #7]
 8006a74:	4613      	mov	r3, r2
 8006a76:	00db      	lsls	r3, r3, #3
 8006a78:	1a9b      	subs	r3, r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	4a0e      	ldr	r2, [pc, #56]	; (8006ab8 <VPP_ApplyProfileToAux+0x50>)
 8006a7e:	4413      	add	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the AuxChannel object
	SM_GetOutputChannel(AUX_CHANNEL)->amp_profile = pNextEncPreset;
 8006a82:	2001      	movs	r0, #1
 8006a84:	f7ff fc8a 	bl	800639c <SM_GetOutputChannel>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	//GO_ApplyPresetToAux(pNextEncPreset->gain_preset);

	// Apply the next amplitude setting to the AuxChannel object
	_ProcessAuxDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	edd3 7a04 	vldr	s15, [r3, #16]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	ed93 7a05 	vldr	s14, [r3, #20]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8b1b      	ldrh	r3, [r3, #24]
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	eef0 0a47 	vmov.f32	s1, s14
 8006aa6:	eeb0 0a67 	vmov.f32	s0, s15
 8006aaa:	f000 f88d 	bl	8006bc8 <_ProcessAuxDataTable>



}
 8006aae:	bf00      	nop
 8006ab0:	3710      	adds	r7, #16
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	2000017c 	.word	0x2000017c

08006abc <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b08a      	sub	sp, #40	; 0x28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	ed87 0a03 	vstr	s0, [r7, #12]
 8006ac6:	edc7 0a02 	vstr	s1, [r7, #8]
 8006aca:	4603      	mov	r3, r0
 8006acc:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 8006ace:	2000      	movs	r0, #0
 8006ad0:	f7ff fc64 	bl	800639c <SM_GetOutputChannel>
 8006ad4:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	2b06      	cmp	r3, #6
 8006ae0:	d06b      	beq.n	8006bba <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ae6:	e00c      	b.n	8006b02 <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	685a      	ldr	r2, [r3, #4]
 8006aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	4413      	add	r3, r2
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	4933      	ldr	r1, [pc, #204]	; (8006bc4 <_ProcessSignalDataTable+0x108>)
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afe:	3301      	adds	r3, #1
 8006b00:	627b      	str	r3, [r7, #36]	; 0x24
 8006b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b04:	2b77      	cmp	r3, #119	; 0x77
 8006b06:	ddef      	ble.n	8006ae8 <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006b08:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006b0c:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 8006b0e:	88fb      	ldrh	r3, [r7, #6]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d008      	beq.n	8006b26 <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006b14:	88fb      	ldrh	r3, [r7, #6]
 8006b16:	089b      	lsrs	r3, r3, #2
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	ee07 3a90 	vmov	s15, r3
 8006b1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b22:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006b26:	2300      	movs	r3, #0
 8006b28:	61fb      	str	r3, [r7, #28]
 8006b2a:	e02e      	b.n	8006b8a <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006b2c:	4a25      	ldr	r2, [pc, #148]	; (8006bc4 <_ProcessSignalDataTable+0x108>)
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b34:	ee07 3a90 	vmov	s15, r3
 8006b38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006b3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b48:	ee17 1a90 	vmov	r1, s15
 8006b4c:	4a1d      	ldr	r2, [pc, #116]	; (8006bc4 <_ProcessSignalDataTable+0x108>)
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006b54:	4a1b      	ldr	r2, [pc, #108]	; (8006bc4 <_ProcessSignalDataTable+0x108>)
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b5c:	ee07 3a90 	vmov	s15, r3
 8006b60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006b64:	edd7 7a08 	vldr	s15, [r7, #32]
 8006b68:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006b6c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b78:	ee17 1a90 	vmov	r1, s15
 8006b7c:	4a11      	ldr	r2, [pc, #68]	; (8006bc4 <_ProcessSignalDataTable+0x108>)
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	3301      	adds	r3, #1
 8006b88:	61fb      	str	r3, [r7, #28]
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	2b77      	cmp	r3, #119	; 0x77
 8006b8e:	ddcd      	ble.n	8006b2c <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006b90:	2300      	movs	r3, #0
 8006b92:	61bb      	str	r3, [r7, #24]
 8006b94:	e00e      	b.n	8006bb4 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8006b96:	2000      	movs	r0, #0
 8006b98:	f7ff fc00 	bl	800639c <SM_GetOutputChannel>
 8006b9c:	4601      	mov	r1, r0
 8006b9e:	4a09      	ldr	r2, [pc, #36]	; (8006bc4 <_ProcessSignalDataTable+0x108>)
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	3302      	adds	r3, #2
 8006baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	61bb      	str	r3, [r7, #24]
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	2b77      	cmp	r3, #119	; 0x77
 8006bb8:	dded      	ble.n	8006b96 <_ProcessSignalDataTable+0xda>
		}
	}

}
 8006bba:	bf00      	nop
 8006bbc:	3728      	adds	r7, #40	; 0x28
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	2000271c 	.word	0x2000271c

08006bc8 <_ProcessAuxDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessAuxDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b088      	sub	sp, #32
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	ed87 0a03 	vstr	s0, [r7, #12]
 8006bd2:	edc7 0a02 	vstr	s1, [r7, #8]
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 8006bda:	2001      	movs	r0, #1
 8006bdc:	f7ff fbde 	bl	800639c <SM_GetOutputChannel>
 8006be0:	4603      	mov	r3, r0
 8006be2:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	2b06      	cmp	r3, #6
 8006bea:	d059      	beq.n	8006ca0 <_ProcessAuxDataTable+0xd8>
	{
		// copy refer lookup datat table from AuxChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006bec:	2300      	movs	r3, #0
 8006bee:	61fb      	str	r3, [r7, #28]
 8006bf0:	e00f      	b.n	8006c12 <_ProcessAuxDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data[i];
 8006bf2:	2001      	movs	r0, #1
 8006bf4:	f7ff fbd2 	bl	800639c <SM_GetOutputChannel>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	685a      	ldr	r2, [r3, #4]
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	4413      	add	r3, r2
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	4933      	ldr	r1, [pc, #204]	; (8006cd4 <_ProcessAuxDataTable+0x10c>)
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	61fb      	str	r3, [r7, #28]
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	2b77      	cmp	r3, #119	; 0x77
 8006c16:	ddec      	ble.n	8006bf2 <_ProcessAuxDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006c18:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006c1c:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 8006c1e:	88fb      	ldrh	r3, [r7, #6]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d008      	beq.n	8006c36 <_ProcessAuxDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006c24:	88fb      	ldrh	r3, [r7, #6]
 8006c26:	089b      	lsrs	r3, r3, #2
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	ee07 3a90 	vmov	s15, r3
 8006c2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c32:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006c36:	2300      	movs	r3, #0
 8006c38:	617b      	str	r3, [r7, #20]
 8006c3a:	e02e      	b.n	8006c9a <_ProcessAuxDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006c3c:	4a25      	ldr	r2, [pc, #148]	; (8006cd4 <_ProcessAuxDataTable+0x10c>)
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c44:	ee07 3a90 	vmov	s15, r3
 8006c48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006c4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c58:	ee17 1a90 	vmov	r1, s15
 8006c5c:	4a1d      	ldr	r2, [pc, #116]	; (8006cd4 <_ProcessAuxDataTable+0x10c>)
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006c64:	4a1b      	ldr	r2, [pc, #108]	; (8006cd4 <_ProcessAuxDataTable+0x10c>)
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c6c:	ee07 3a90 	vmov	s15, r3
 8006c70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006c74:	edd7 7a06 	vldr	s15, [r7, #24]
 8006c78:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006c7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006c80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c88:	ee17 1a90 	vmov	r1, s15
 8006c8c:	4a11      	ldr	r2, [pc, #68]	; (8006cd4 <_ProcessAuxDataTable+0x10c>)
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	3301      	adds	r3, #1
 8006c98:	617b      	str	r3, [r7, #20]
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	2b77      	cmp	r3, #119	; 0x77
 8006c9e:	ddcd      	ble.n	8006c3c <_ProcessAuxDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	613b      	str	r3, [r7, #16]
 8006ca4:	e00e      	b.n	8006cc4 <_ProcessAuxDataTable+0xfc>
	{
		SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8006ca6:	2001      	movs	r0, #1
 8006ca8:	f7ff fb78 	bl	800639c <SM_GetOutputChannel>
 8006cac:	4601      	mov	r1, r0
 8006cae:	4a09      	ldr	r2, [pc, #36]	; (8006cd4 <_ProcessAuxDataTable+0x10c>)
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	3302      	adds	r3, #2
 8006cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	613b      	str	r3, [r7, #16]
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	2b77      	cmp	r3, #119	; 0x77
 8006cc8:	dded      	ble.n	8006ca6 <_ProcessAuxDataTable+0xde>
	}
}
 8006cca:	bf00      	nop
 8006ccc:	3720      	adds	r7, #32
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	2000271c 	.word	0x2000271c

08006cd8 <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	4603      	mov	r3, r0
 8006ce0:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8006ce2:	2000      	movs	r0, #0
 8006ce4:	f7ff fb5a 	bl	800639c <SM_GetOutputChannel>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8006cf2:	4b15      	ldr	r3, [pc, #84]	; (8006d48 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006cf4:	881b      	ldrh	r3, [r3, #0]
 8006cf6:	88fa      	ldrh	r2, [r7, #6]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d90c      	bls.n	8006d16 <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 8006cfc:	7bfb      	ldrb	r3, [r7, #15]
 8006cfe:	3301      	adds	r3, #1
 8006d00:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8006d02:	7bfb      	ldrb	r3, [r7, #15]
 8006d04:	2b61      	cmp	r3, #97	; 0x61
 8006d06:	d901      	bls.n	8006d0c <VPP_MapEncoderPositionToSignalOutput+0x34>
 8006d08:	2361      	movs	r3, #97	; 0x61
 8006d0a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8006d0c:	7bfb      	ldrb	r3, [r7, #15]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7ff fe7c 	bl	8006a0c <VPP_ApplyProfileToSignal>
 8006d14:	e010      	b.n	8006d38 <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8006d16:	4b0c      	ldr	r3, [pc, #48]	; (8006d48 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006d18:	881b      	ldrh	r3, [r3, #0]
 8006d1a:	88fa      	ldrh	r2, [r7, #6]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d20b      	bcs.n	8006d38 <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 8006d20:	7bfb      	ldrb	r3, [r7, #15]
 8006d22:	3b01      	subs	r3, #1
 8006d24:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8006d26:	7bfb      	ldrb	r3, [r7, #15]
 8006d28:	2b61      	cmp	r3, #97	; 0x61
 8006d2a:	d901      	bls.n	8006d30 <VPP_MapEncoderPositionToSignalOutput+0x58>
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8006d30:	7bfb      	ldrb	r3, [r7, #15]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff fe6a 	bl	8006a0c <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 8006d38:	4a03      	ldr	r2, [pc, #12]	; (8006d48 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006d3a:	88fb      	ldrh	r3, [r7, #6]
 8006d3c:	8013      	strh	r3, [r2, #0]

}
 8006d3e:	bf00      	nop
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	2000225e 	.word	0x2000225e

08006d4c <VPP_MapEncoderPositionToAuxOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b084      	sub	sp, #16
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	4603      	mov	r3, r0
 8006d54:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8006d56:	2001      	movs	r0, #1
 8006d58:	f7ff fb20 	bl	800639c <SM_GetOutputChannel>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8006d66:	4b15      	ldr	r3, [pc, #84]	; (8006dbc <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006d68:	881b      	ldrh	r3, [r3, #0]
 8006d6a:	88fa      	ldrh	r2, [r7, #6]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d90c      	bls.n	8006d8a <VPP_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpAmp++;
 8006d70:	7bfb      	ldrb	r3, [r7, #15]
 8006d72:	3301      	adds	r3, #1
 8006d74:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8006d76:	7bfb      	ldrb	r3, [r7, #15]
 8006d78:	2b61      	cmp	r3, #97	; 0x61
 8006d7a:	d901      	bls.n	8006d80 <VPP_MapEncoderPositionToAuxOutput+0x34>
 8006d7c:	2361      	movs	r3, #97	; 0x61
 8006d7e:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7ff fe70 	bl	8006a68 <VPP_ApplyProfileToAux>
 8006d88:	e010      	b.n	8006dac <VPP_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8006d8a:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006d8c:	881b      	ldrh	r3, [r3, #0]
 8006d8e:	88fa      	ldrh	r2, [r7, #6]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d20b      	bcs.n	8006dac <VPP_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpAmp--;
 8006d94:	7bfb      	ldrb	r3, [r7, #15]
 8006d96:	3b01      	subs	r3, #1
 8006d98:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8006d9a:	7bfb      	ldrb	r3, [r7, #15]
 8006d9c:	2b61      	cmp	r3, #97	; 0x61
 8006d9e:	d901      	bls.n	8006da4 <VPP_MapEncoderPositionToAuxOutput+0x58>
 8006da0:	2300      	movs	r3, #0
 8006da2:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8006da4:	7bfb      	ldrb	r3, [r7, #15]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff fe5e 	bl	8006a68 <VPP_ApplyProfileToAux>
	}
	amp_last_encoder_value = pEncoderValue;
 8006dac:	4a03      	ldr	r2, [pc, #12]	; (8006dbc <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006dae:	88fb      	ldrh	r3, [r7, #6]
 8006db0:	8013      	strh	r3, [r2, #0]

}
 8006db2:	bf00      	nop
 8006db4:	3710      	adds	r7, #16
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	2000225e 	.word	0x2000225e

08006dc0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b08c      	sub	sp, #48	; 0x30
 8006dc4:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8006dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006dca:	2200      	movs	r2, #0
 8006dcc:	601a      	str	r2, [r3, #0]
 8006dce:	605a      	str	r2, [r3, #4]
 8006dd0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006dd2:	1d3b      	adds	r3, r7, #4
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	2100      	movs	r1, #0
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f009 fa35 	bl	8010248 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006dde:	4b32      	ldr	r3, [pc, #200]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006de0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006de4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8006de6:	4b30      	ldr	r3, [pc, #192]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006de8:	2200      	movs	r2, #0
 8006dea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006dec:	4b2e      	ldr	r3, [pc, #184]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006df2:	4b2d      	ldr	r3, [pc, #180]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006df4:	2200      	movs	r2, #0
 8006df6:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8006df8:	4b2b      	ldr	r3, [pc, #172]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006dfe:	4b2a      	ldr	r3, [pc, #168]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e00:	2200      	movs	r2, #0
 8006e02:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006e04:	4b28      	ldr	r3, [pc, #160]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e06:	2204      	movs	r2, #4
 8006e08:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006e0a:	4b27      	ldr	r3, [pc, #156]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006e10:	4b25      	ldr	r3, [pc, #148]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e12:	2201      	movs	r2, #1
 8006e14:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006e16:	4b24      	ldr	r3, [pc, #144]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e18:	2201      	movs	r2, #1
 8006e1a:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006e1c:	4b22      	ldr	r3, [pc, #136]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006e24:	4b20      	ldr	r3, [pc, #128]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e26:	2200      	movs	r2, #0
 8006e28:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006e2a:	4b1f      	ldr	r3, [pc, #124]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006e30:	4b1d      	ldr	r3, [pc, #116]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006e38:	4b1b      	ldr	r3, [pc, #108]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006e3e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8006e40:	4b19      	ldr	r3, [pc, #100]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006e48:	4817      	ldr	r0, [pc, #92]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e4a:	f001 ffb9 	bl	8008dc0 <HAL_ADC_Init>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d001      	beq.n	8006e58 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8006e54:	f000 fe98 	bl	8007b88 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006e60:	4619      	mov	r1, r3
 8006e62:	4811      	ldr	r0, [pc, #68]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e64:	f003 f880 	bl	8009f68 <HAL_ADCEx_MultiModeConfigChannel>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8006e6e:	f000 fe8b 	bl	8007b88 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006e72:	4b0e      	ldr	r3, [pc, #56]	; (8006eac <MX_ADC1_Init+0xec>)
 8006e74:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006e76:	2306      	movs	r3, #6
 8006e78:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006e7e:	237f      	movs	r3, #127	; 0x7f
 8006e80:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006e82:	2304      	movs	r3, #4
 8006e84:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8006e86:	2300      	movs	r3, #0
 8006e88:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006e8a:	1d3b      	adds	r3, r7, #4
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	4806      	ldr	r0, [pc, #24]	; (8006ea8 <MX_ADC1_Init+0xe8>)
 8006e90:	f002 fa9a 	bl	80093c8 <HAL_ADC_ConfigChannel>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8006e9a:	f000 fe75 	bl	8007b88 <Error_Handler>
  }

}
 8006e9e:	bf00      	nop
 8006ea0:	3730      	adds	r7, #48	; 0x30
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	200028fc 	.word	0x200028fc
 8006eac:	0c900008 	.word	0x0c900008

08006eb0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b08a      	sub	sp, #40	; 0x28
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006eb8:	f107 0314 	add.w	r3, r7, #20
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	601a      	str	r2, [r3, #0]
 8006ec0:	605a      	str	r2, [r3, #4]
 8006ec2:	609a      	str	r2, [r3, #8]
 8006ec4:	60da      	str	r2, [r3, #12]
 8006ec6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006ed0:	d14f      	bne.n	8006f72 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8006ed2:	4b2a      	ldr	r3, [pc, #168]	; (8006f7c <HAL_ADC_MspInit+0xcc>)
 8006ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ed6:	4a29      	ldr	r2, [pc, #164]	; (8006f7c <HAL_ADC_MspInit+0xcc>)
 8006ed8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006edc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ede:	4b27      	ldr	r3, [pc, #156]	; (8006f7c <HAL_ADC_MspInit+0xcc>)
 8006ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ee2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ee6:	613b      	str	r3, [r7, #16]
 8006ee8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006eea:	4b24      	ldr	r3, [pc, #144]	; (8006f7c <HAL_ADC_MspInit+0xcc>)
 8006eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eee:	4a23      	ldr	r2, [pc, #140]	; (8006f7c <HAL_ADC_MspInit+0xcc>)
 8006ef0:	f043 0301 	orr.w	r3, r3, #1
 8006ef4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ef6:	4b21      	ldr	r3, [pc, #132]	; (8006f7c <HAL_ADC_MspInit+0xcc>)
 8006ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006f02:	2304      	movs	r3, #4
 8006f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006f06:	2303      	movs	r3, #3
 8006f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f0e:	f107 0314 	add.w	r3, r7, #20
 8006f12:	4619      	mov	r1, r3
 8006f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f18:	f004 fd1a 	bl	800b950 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006f1c:	4b18      	ldr	r3, [pc, #96]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f1e:	4a19      	ldr	r2, [pc, #100]	; (8006f84 <HAL_ADC_MspInit+0xd4>)
 8006f20:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006f22:	4b17      	ldr	r3, [pc, #92]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f24:	2205      	movs	r2, #5
 8006f26:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006f28:	4b15      	ldr	r3, [pc, #84]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006f2e:	4b14      	ldr	r3, [pc, #80]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f30:	2200      	movs	r2, #0
 8006f32:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006f34:	4b12      	ldr	r3, [pc, #72]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f36:	2280      	movs	r2, #128	; 0x80
 8006f38:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006f3a:	4b11      	ldr	r3, [pc, #68]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f40:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006f42:	4b0f      	ldr	r3, [pc, #60]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f48:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006f4a:	4b0d      	ldr	r3, [pc, #52]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006f50:	4b0b      	ldr	r3, [pc, #44]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006f56:	480a      	ldr	r0, [pc, #40]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f58:	f004 fa2e 	bl	800b3b8 <HAL_DMA_Init>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d001      	beq.n	8006f66 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8006f62:	f000 fe11 	bl	8007b88 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a05      	ldr	r2, [pc, #20]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f6a:	655a      	str	r2, [r3, #84]	; 0x54
 8006f6c:	4a04      	ldr	r2, [pc, #16]	; (8006f80 <HAL_ADC_MspInit+0xd0>)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8006f72:	bf00      	nop
 8006f74:	3728      	adds	r7, #40	; 0x28
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	40021000 	.word	0x40021000
 8006f80:	20002968 	.word	0x20002968
 8006f84:	40020008 	.word	0x40020008

08006f88 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8006f8c:	4b0f      	ldr	r3, [pc, #60]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006f8e:	4a10      	ldr	r2, [pc, #64]	; (8006fd0 <MX_COMP1_Init+0x48>)
 8006f90:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8006f92:	4b0e      	ldr	r3, [pc, #56]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006f94:	2200      	movs	r2, #0
 8006f96:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8006f98:	4b0c      	ldr	r3, [pc, #48]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006f9a:	4a0e      	ldr	r2, [pc, #56]	; (8006fd4 <MX_COMP1_Init+0x4c>)
 8006f9c:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8006f9e:	4b0b      	ldr	r3, [pc, #44]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8006fa4:	4b09      	ldr	r3, [pc, #36]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006fa6:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8006faa:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8006fac:	4b07      	ldr	r3, [pc, #28]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8006fb2:	4b06      	ldr	r3, [pc, #24]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006fb4:	2231      	movs	r2, #49	; 0x31
 8006fb6:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8006fb8:	4804      	ldr	r0, [pc, #16]	; (8006fcc <MX_COMP1_Init+0x44>)
 8006fba:	f003 fa55 	bl	800a468 <HAL_COMP_Init>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d001      	beq.n	8006fc8 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8006fc4:	f000 fde0 	bl	8007b88 <Error_Handler>
  }

}
 8006fc8:	bf00      	nop
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	200029c8 	.word	0x200029c8
 8006fd0:	40010200 	.word	0x40010200
 8006fd4:	00800030 	.word	0x00800030

08006fd8 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b088      	sub	sp, #32
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fe0:	f107 030c 	add.w	r3, r7, #12
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	601a      	str	r2, [r3, #0]
 8006fe8:	605a      	str	r2, [r3, #4]
 8006fea:	609a      	str	r2, [r3, #8]
 8006fec:	60da      	str	r2, [r3, #12]
 8006fee:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a13      	ldr	r2, [pc, #76]	; (8007044 <HAL_COMP_MspInit+0x6c>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d120      	bne.n	800703c <HAL_COMP_MspInit+0x64>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ffa:	4b13      	ldr	r3, [pc, #76]	; (8007048 <HAL_COMP_MspInit+0x70>)
 8006ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ffe:	4a12      	ldr	r2, [pc, #72]	; (8007048 <HAL_COMP_MspInit+0x70>)
 8007000:	f043 0301 	orr.w	r3, r3, #1
 8007004:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007006:	4b10      	ldr	r3, [pc, #64]	; (8007048 <HAL_COMP_MspInit+0x70>)
 8007008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800700a:	f003 0301 	and.w	r3, r3, #1
 800700e:	60bb      	str	r3, [r7, #8]
 8007010:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007012:	2302      	movs	r3, #2
 8007014:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007016:	2303      	movs	r3, #3
 8007018:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800701a:	2300      	movs	r3, #0
 800701c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800701e:	f107 030c 	add.w	r3, r7, #12
 8007022:	4619      	mov	r1, r3
 8007024:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007028:	f004 fc92 	bl	800b950 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 800702c:	2200      	movs	r2, #0
 800702e:	2100      	movs	r1, #0
 8007030:	2040      	movs	r0, #64	; 0x40
 8007032:	f003 fd60 	bl	800aaf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8007036:	2040      	movs	r0, #64	; 0x40
 8007038:	f003 fd77 	bl	800ab2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 800703c:	bf00      	nop
 800703e:	3720      	adds	r7, #32
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	40010200 	.word	0x40010200
 8007048:	40021000 	.word	0x40021000

0800704c <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b08c      	sub	sp, #48	; 0x30
 8007050:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8007052:	463b      	mov	r3, r7
 8007054:	2230      	movs	r2, #48	; 0x30
 8007056:	2100      	movs	r1, #0
 8007058:	4618      	mov	r0, r3
 800705a:	f009 f8f5 	bl	8010248 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800705e:	4b1e      	ldr	r3, [pc, #120]	; (80070d8 <MX_DAC1_Init+0x8c>)
 8007060:	4a1e      	ldr	r2, [pc, #120]	; (80070dc <MX_DAC1_Init+0x90>)
 8007062:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8007064:	481c      	ldr	r0, [pc, #112]	; (80070d8 <MX_DAC1_Init+0x8c>)
 8007066:	f003 fd88 	bl	800ab7a <HAL_DAC_Init>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8007070:	f000 fd8a 	bl	8007b88 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007074:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007078:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800707a:	2300      	movs	r3, #0
 800707c:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800707e:	2300      	movs	r3, #0
 8007080:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8007082:	2300      	movs	r3, #0
 8007084:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8007086:	2312      	movs	r3, #18
 8007088:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800708a:	2300      	movs	r3, #0
 800708c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800708e:	2300      	movs	r3, #0
 8007090:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8007092:	2301      	movs	r3, #1
 8007094:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8007096:	2300      	movs	r3, #0
 8007098:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800709a:	463b      	mov	r3, r7
 800709c:	2200      	movs	r2, #0
 800709e:	4619      	mov	r1, r3
 80070a0:	480d      	ldr	r0, [pc, #52]	; (80070d8 <MX_DAC1_Init+0x8c>)
 80070a2:	f003 ff53 	bl	800af4c <HAL_DAC_ConfigChannel>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d001      	beq.n	80070b0 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 80070ac:	f000 fd6c 	bl	8007b88 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80070b0:	2300      	movs	r3, #0
 80070b2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80070b4:	2301      	movs	r3, #1
 80070b6:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80070b8:	463b      	mov	r3, r7
 80070ba:	2210      	movs	r2, #16
 80070bc:	4619      	mov	r1, r3
 80070be:	4806      	ldr	r0, [pc, #24]	; (80070d8 <MX_DAC1_Init+0x8c>)
 80070c0:	f003 ff44 	bl	800af4c <HAL_DAC_ConfigChannel>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d001      	beq.n	80070ce <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 80070ca:	f000 fd5d 	bl	8007b88 <Error_Handler>
  }

}
 80070ce:	bf00      	nop
 80070d0:	3730      	adds	r7, #48	; 0x30
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	20002a00 	.word	0x20002a00
 80070dc:	50000800 	.word	0x50000800

080070e0 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b08c      	sub	sp, #48	; 0x30
 80070e4:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80070e6:	463b      	mov	r3, r7
 80070e8:	2230      	movs	r2, #48	; 0x30
 80070ea:	2100      	movs	r1, #0
 80070ec:	4618      	mov	r0, r3
 80070ee:	f009 f8ab 	bl	8010248 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80070f2:	4b16      	ldr	r3, [pc, #88]	; (800714c <MX_DAC2_Init+0x6c>)
 80070f4:	4a16      	ldr	r2, [pc, #88]	; (8007150 <MX_DAC2_Init+0x70>)
 80070f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80070f8:	4814      	ldr	r0, [pc, #80]	; (800714c <MX_DAC2_Init+0x6c>)
 80070fa:	f003 fd3e 	bl	800ab7a <HAL_DAC_Init>
 80070fe:	4603      	mov	r3, r0
 8007100:	2b00      	cmp	r3, #0
 8007102:	d001      	beq.n	8007108 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8007104:	f000 fd40 	bl	8007b88 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007108:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800710c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800710e:	2300      	movs	r3, #0
 8007110:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8007112:	2300      	movs	r3, #0
 8007114:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8007116:	2300      	movs	r3, #0
 8007118:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800711a:	2312      	movs	r3, #18
 800711c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800711e:	2300      	movs	r3, #0
 8007120:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8007122:	2300      	movs	r3, #0
 8007124:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8007126:	2301      	movs	r3, #1
 8007128:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800712a:	2300      	movs	r3, #0
 800712c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800712e:	463b      	mov	r3, r7
 8007130:	2200      	movs	r2, #0
 8007132:	4619      	mov	r1, r3
 8007134:	4805      	ldr	r0, [pc, #20]	; (800714c <MX_DAC2_Init+0x6c>)
 8007136:	f003 ff09 	bl	800af4c <HAL_DAC_ConfigChannel>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8007140:	f000 fd22 	bl	8007b88 <Error_Handler>
  }

}
 8007144:	bf00      	nop
 8007146:	3730      	adds	r7, #48	; 0x30
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	200029ec 	.word	0x200029ec
 8007150:	50000c00 	.word	0x50000c00

08007154 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b08c      	sub	sp, #48	; 0x30
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800715c:	f107 031c 	add.w	r3, r7, #28
 8007160:	2200      	movs	r2, #0
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	605a      	str	r2, [r3, #4]
 8007166:	609a      	str	r2, [r3, #8]
 8007168:	60da      	str	r2, [r3, #12]
 800716a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a56      	ldr	r2, [pc, #344]	; (80072cc <HAL_DAC_MspInit+0x178>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d150      	bne.n	8007218 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8007176:	4b56      	ldr	r3, [pc, #344]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800717a:	4a55      	ldr	r2, [pc, #340]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 800717c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007180:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007182:	4b53      	ldr	r3, [pc, #332]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800718a:	61bb      	str	r3, [r7, #24]
 800718c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800718e:	4b50      	ldr	r3, [pc, #320]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007192:	4a4f      	ldr	r2, [pc, #316]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007194:	f043 0301 	orr.w	r3, r3, #1
 8007198:	64d3      	str	r3, [r2, #76]	; 0x4c
 800719a:	4b4d      	ldr	r3, [pc, #308]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 800719c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800719e:	f003 0301 	and.w	r3, r3, #1
 80071a2:	617b      	str	r3, [r7, #20]
 80071a4:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80071a6:	2330      	movs	r3, #48	; 0x30
 80071a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071aa:	2303      	movs	r3, #3
 80071ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071ae:	2300      	movs	r3, #0
 80071b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071b2:	f107 031c 	add.w	r3, r7, #28
 80071b6:	4619      	mov	r1, r3
 80071b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80071bc:	f004 fbc8 	bl	800b950 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 80071c0:	4b44      	ldr	r3, [pc, #272]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071c2:	4a45      	ldr	r2, [pc, #276]	; (80072d8 <HAL_DAC_MspInit+0x184>)
 80071c4:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80071c6:	4b43      	ldr	r3, [pc, #268]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071c8:	2206      	movs	r2, #6
 80071ca:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80071cc:	4b41      	ldr	r3, [pc, #260]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071ce:	2210      	movs	r2, #16
 80071d0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80071d2:	4b40      	ldr	r3, [pc, #256]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071d4:	2200      	movs	r2, #0
 80071d6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80071d8:	4b3e      	ldr	r3, [pc, #248]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071da:	2280      	movs	r2, #128	; 0x80
 80071dc:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80071de:	4b3d      	ldr	r3, [pc, #244]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071e4:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80071e6:	4b3b      	ldr	r3, [pc, #236]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80071ec:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80071ee:	4b39      	ldr	r3, [pc, #228]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071f0:	2220      	movs	r2, #32
 80071f2:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80071f4:	4b37      	ldr	r3, [pc, #220]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071f6:	2200      	movs	r2, #0
 80071f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80071fa:	4836      	ldr	r0, [pc, #216]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 80071fc:	f004 f8dc 	bl	800b3b8 <HAL_DMA_Init>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8007206:	f000 fcbf 	bl	8007b88 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a31      	ldr	r2, [pc, #196]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 800720e:	609a      	str	r2, [r3, #8]
 8007210:	4a30      	ldr	r2, [pc, #192]	; (80072d4 <HAL_DAC_MspInit+0x180>)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8007216:	e054      	b.n	80072c2 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a2f      	ldr	r2, [pc, #188]	; (80072dc <HAL_DAC_MspInit+0x188>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d14f      	bne.n	80072c2 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8007222:	4b2b      	ldr	r3, [pc, #172]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007226:	4a2a      	ldr	r2, [pc, #168]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800722c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800722e:	4b28      	ldr	r3, [pc, #160]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007236:	613b      	str	r3, [r7, #16]
 8007238:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800723a:	4b25      	ldr	r3, [pc, #148]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 800723c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800723e:	4a24      	ldr	r2, [pc, #144]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007240:	f043 0301 	orr.w	r3, r3, #1
 8007244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007246:	4b22      	ldr	r3, [pc, #136]	; (80072d0 <HAL_DAC_MspInit+0x17c>)
 8007248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007252:	2340      	movs	r3, #64	; 0x40
 8007254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007256:	2303      	movs	r3, #3
 8007258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800725a:	2300      	movs	r3, #0
 800725c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800725e:	f107 031c 	add.w	r3, r7, #28
 8007262:	4619      	mov	r1, r3
 8007264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007268:	f004 fb72 	bl	800b950 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 800726c:	4b1c      	ldr	r3, [pc, #112]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 800726e:	4a1d      	ldr	r2, [pc, #116]	; (80072e4 <HAL_DAC_MspInit+0x190>)
 8007270:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8007272:	4b1b      	ldr	r3, [pc, #108]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 8007274:	2229      	movs	r2, #41	; 0x29
 8007276:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007278:	4b19      	ldr	r3, [pc, #100]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 800727a:	2210      	movs	r2, #16
 800727c:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800727e:	4b18      	ldr	r3, [pc, #96]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 8007280:	2200      	movs	r2, #0
 8007282:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007284:	4b16      	ldr	r3, [pc, #88]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 8007286:	2280      	movs	r2, #128	; 0x80
 8007288:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800728a:	4b15      	ldr	r3, [pc, #84]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 800728c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007290:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007292:	4b13      	ldr	r3, [pc, #76]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 8007294:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007298:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 800729a:	4b11      	ldr	r3, [pc, #68]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 800729c:	2220      	movs	r2, #32
 800729e:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80072a0:	4b0f      	ldr	r3, [pc, #60]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 80072a2:	2200      	movs	r2, #0
 80072a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80072a6:	480e      	ldr	r0, [pc, #56]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 80072a8:	f004 f886 	bl	800b3b8 <HAL_DMA_Init>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d001      	beq.n	80072b6 <HAL_DAC_MspInit+0x162>
      Error_Handler();
 80072b2:	f000 fc69 	bl	8007b88 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a09      	ldr	r2, [pc, #36]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 80072ba:	609a      	str	r2, [r3, #8]
 80072bc:	4a08      	ldr	r2, [pc, #32]	; (80072e0 <HAL_DAC_MspInit+0x18c>)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6293      	str	r3, [r2, #40]	; 0x28
}
 80072c2:	bf00      	nop
 80072c4:	3730      	adds	r7, #48	; 0x30
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	50000800 	.word	0x50000800
 80072d0:	40021000 	.word	0x40021000
 80072d4:	20002270 	.word	0x20002270
 80072d8:	4002001c 	.word	0x4002001c
 80072dc:	50000c00 	.word	0x50000c00
 80072e0:	20002a14 	.word	0x20002a14
 80072e4:	40020030 	.word	0x40020030

080072e8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80072ee:	4b1a      	ldr	r3, [pc, #104]	; (8007358 <MX_DMA_Init+0x70>)
 80072f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072f2:	4a19      	ldr	r2, [pc, #100]	; (8007358 <MX_DMA_Init+0x70>)
 80072f4:	f043 0304 	orr.w	r3, r3, #4
 80072f8:	6493      	str	r3, [r2, #72]	; 0x48
 80072fa:	4b17      	ldr	r3, [pc, #92]	; (8007358 <MX_DMA_Init+0x70>)
 80072fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072fe:	f003 0304 	and.w	r3, r3, #4
 8007302:	607b      	str	r3, [r7, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007306:	4b14      	ldr	r3, [pc, #80]	; (8007358 <MX_DMA_Init+0x70>)
 8007308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800730a:	4a13      	ldr	r2, [pc, #76]	; (8007358 <MX_DMA_Init+0x70>)
 800730c:	f043 0301 	orr.w	r3, r3, #1
 8007310:	6493      	str	r3, [r2, #72]	; 0x48
 8007312:	4b11      	ldr	r3, [pc, #68]	; (8007358 <MX_DMA_Init+0x70>)
 8007314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	603b      	str	r3, [r7, #0]
 800731c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800731e:	2200      	movs	r2, #0
 8007320:	2101      	movs	r1, #1
 8007322:	200b      	movs	r0, #11
 8007324:	f003 fbe7 	bl	800aaf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007328:	200b      	movs	r0, #11
 800732a:	f003 fbfe 	bl	800ab2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800732e:	2200      	movs	r2, #0
 8007330:	2100      	movs	r1, #0
 8007332:	200c      	movs	r0, #12
 8007334:	f003 fbdf 	bl	800aaf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8007338:	200c      	movs	r0, #12
 800733a:	f003 fbf6 	bl	800ab2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800733e:	2200      	movs	r2, #0
 8007340:	2100      	movs	r1, #0
 8007342:	200d      	movs	r0, #13
 8007344:	f003 fbd7 	bl	800aaf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007348:	200d      	movs	r0, #13
 800734a:	f003 fbee 	bl	800ab2a <HAL_NVIC_EnableIRQ>

}
 800734e:	bf00      	nop
 8007350:	3708      	adds	r7, #8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	40021000 	.word	0x40021000

0800735c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800735c:	b480      	push	{r7}
 800735e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007360:	4b04      	ldr	r3, [pc, #16]	; (8007374 <__NVIC_GetPriorityGrouping+0x18>)
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	0a1b      	lsrs	r3, r3, #8
 8007366:	f003 0307 	and.w	r3, r3, #7
}
 800736a:	4618      	mov	r0, r3
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr
 8007374:	e000ed00 	.word	0xe000ed00

08007378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	4603      	mov	r3, r0
 8007380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007386:	2b00      	cmp	r3, #0
 8007388:	db0b      	blt.n	80073a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800738a:	79fb      	ldrb	r3, [r7, #7]
 800738c:	f003 021f 	and.w	r2, r3, #31
 8007390:	4907      	ldr	r1, [pc, #28]	; (80073b0 <__NVIC_EnableIRQ+0x38>)
 8007392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007396:	095b      	lsrs	r3, r3, #5
 8007398:	2001      	movs	r0, #1
 800739a:	fa00 f202 	lsl.w	r2, r0, r2
 800739e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80073a2:	bf00      	nop
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	e000e100 	.word	0xe000e100

080073b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	4603      	mov	r3, r0
 80073bc:	6039      	str	r1, [r7, #0]
 80073be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	db0a      	blt.n	80073de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	b2da      	uxtb	r2, r3
 80073cc:	490c      	ldr	r1, [pc, #48]	; (8007400 <__NVIC_SetPriority+0x4c>)
 80073ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073d2:	0112      	lsls	r2, r2, #4
 80073d4:	b2d2      	uxtb	r2, r2
 80073d6:	440b      	add	r3, r1
 80073d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80073dc:	e00a      	b.n	80073f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	4908      	ldr	r1, [pc, #32]	; (8007404 <__NVIC_SetPriority+0x50>)
 80073e4:	79fb      	ldrb	r3, [r7, #7]
 80073e6:	f003 030f 	and.w	r3, r3, #15
 80073ea:	3b04      	subs	r3, #4
 80073ec:	0112      	lsls	r2, r2, #4
 80073ee:	b2d2      	uxtb	r2, r2
 80073f0:	440b      	add	r3, r1
 80073f2:	761a      	strb	r2, [r3, #24]
}
 80073f4:	bf00      	nop
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr
 8007400:	e000e100 	.word	0xe000e100
 8007404:	e000ed00 	.word	0xe000ed00

08007408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007408:	b480      	push	{r7}
 800740a:	b089      	sub	sp, #36	; 0x24
 800740c:	af00      	add	r7, sp, #0
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f003 0307 	and.w	r3, r3, #7
 800741a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	f1c3 0307 	rsb	r3, r3, #7
 8007422:	2b04      	cmp	r3, #4
 8007424:	bf28      	it	cs
 8007426:	2304      	movcs	r3, #4
 8007428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	3304      	adds	r3, #4
 800742e:	2b06      	cmp	r3, #6
 8007430:	d902      	bls.n	8007438 <NVIC_EncodePriority+0x30>
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	3b03      	subs	r3, #3
 8007436:	e000      	b.n	800743a <NVIC_EncodePriority+0x32>
 8007438:	2300      	movs	r3, #0
 800743a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800743c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007440:	69bb      	ldr	r3, [r7, #24]
 8007442:	fa02 f303 	lsl.w	r3, r2, r3
 8007446:	43da      	mvns	r2, r3
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	401a      	ands	r2, r3
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007450:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	fa01 f303 	lsl.w	r3, r1, r3
 800745a:	43d9      	mvns	r1, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007460:	4313      	orrs	r3, r2
         );
}
 8007462:	4618      	mov	r0, r3
 8007464:	3724      	adds	r7, #36	; 0x24
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr
	...

08007470 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 800747a:	4a14      	ldr	r2, [pc, #80]	; (80074cc <LL_SYSCFG_SetEXTISource+0x5c>)
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	f003 0303 	and.w	r3, r3, #3
 8007482:	3302      	adds	r3, #2
 8007484:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	0c1b      	lsrs	r3, r3, #16
 800748c:	43db      	mvns	r3, r3
 800748e:	ea02 0103 	and.w	r1, r2, r3
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	0c1b      	lsrs	r3, r3, #16
 8007496:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	fa93 f3a3 	rbit	r3, r3
 800749e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	fab3 f383 	clz	r3, r3
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	f003 031f 	and.w	r3, r3, #31
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	409a      	lsls	r2, r3
 80074b0:	4806      	ldr	r0, [pc, #24]	; (80074cc <LL_SYSCFG_SetEXTISource+0x5c>)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	f003 0303 	and.w	r3, r3, #3
 80074b8:	430a      	orrs	r2, r1
 80074ba:	3302      	adds	r3, #2
 80074bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80074c0:	bf00      	nop
 80074c2:	3714      	adds	r7, #20
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr
 80074cc:	40010000 	.word	0x40010000

080074d0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b089      	sub	sp, #36	; 0x24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	fa93 f3a3 	rbit	r3, r3
 80074ea:	613b      	str	r3, [r7, #16]
  return result;
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	fab3 f383 	clz	r3, r3
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	005b      	lsls	r3, r3, #1
 80074f6:	2103      	movs	r1, #3
 80074f8:	fa01 f303 	lsl.w	r3, r1, r3
 80074fc:	43db      	mvns	r3, r3
 80074fe:	401a      	ands	r2, r3
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	fa93 f3a3 	rbit	r3, r3
 800750a:	61bb      	str	r3, [r7, #24]
  return result;
 800750c:	69bb      	ldr	r3, [r7, #24]
 800750e:	fab3 f383 	clz	r3, r3
 8007512:	b2db      	uxtb	r3, r3
 8007514:	005b      	lsls	r3, r3, #1
 8007516:	6879      	ldr	r1, [r7, #4]
 8007518:	fa01 f303 	lsl.w	r3, r1, r3
 800751c:	431a      	orrs	r2, r3
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	601a      	str	r2, [r3, #0]
}
 8007522:	bf00      	nop
 8007524:	3724      	adds	r7, #36	; 0x24
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr

0800752e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800752e:	b480      	push	{r7}
 8007530:	b089      	sub	sp, #36	; 0x24
 8007532:	af00      	add	r7, sp, #0
 8007534:	60f8      	str	r0, [r7, #12]
 8007536:	60b9      	str	r1, [r7, #8]
 8007538:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	68da      	ldr	r2, [r3, #12]
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	fa93 f3a3 	rbit	r3, r3
 8007548:	613b      	str	r3, [r7, #16]
  return result;
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	fab3 f383 	clz	r3, r3
 8007550:	b2db      	uxtb	r3, r3
 8007552:	005b      	lsls	r3, r3, #1
 8007554:	2103      	movs	r1, #3
 8007556:	fa01 f303 	lsl.w	r3, r1, r3
 800755a:	43db      	mvns	r3, r3
 800755c:	401a      	ands	r2, r3
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	fa93 f3a3 	rbit	r3, r3
 8007568:	61bb      	str	r3, [r7, #24]
  return result;
 800756a:	69bb      	ldr	r3, [r7, #24]
 800756c:	fab3 f383 	clz	r3, r3
 8007570:	b2db      	uxtb	r3, r3
 8007572:	005b      	lsls	r3, r3, #1
 8007574:	6879      	ldr	r1, [r7, #4]
 8007576:	fa01 f303 	lsl.w	r3, r1, r3
 800757a:	431a      	orrs	r2, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	60da      	str	r2, [r3, #12]
}
 8007580:	bf00      	nop
 8007582:	3724      	adds	r7, #36	; 0x24
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80075b0:	4b08      	ldr	r3, [pc, #32]	; (80075d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80075b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075b4:	4907      	ldr	r1, [pc, #28]	; (80075d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4313      	orrs	r3, r2
 80075ba:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80075bc:	4b05      	ldr	r3, [pc, #20]	; (80075d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80075be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4013      	ands	r3, r2
 80075c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80075c6:	68fb      	ldr	r3, [r7, #12]
}
 80075c8:	bf00      	nop
 80075ca:	3714      	adds	r7, #20
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr
 80075d4:	40021000 	.word	0x40021000

080075d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b08a      	sub	sp, #40	; 0x28
 80075dc:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80075de:	f107 031c 	add.w	r3, r7, #28
 80075e2:	2200      	movs	r2, #0
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	605a      	str	r2, [r3, #4]
 80075e8:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075ea:	1d3b      	adds	r3, r7, #4
 80075ec:	2200      	movs	r2, #0
 80075ee:	601a      	str	r2, [r3, #0]
 80075f0:	605a      	str	r2, [r3, #4]
 80075f2:	609a      	str	r2, [r3, #8]
 80075f4:	60da      	str	r2, [r3, #12]
 80075f6:	611a      	str	r2, [r3, #16]
 80075f8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80075fa:	2004      	movs	r0, #4
 80075fc:	f7ff ffd4 	bl	80075a8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8007600:	2020      	movs	r0, #32
 8007602:	f7ff ffd1 	bl	80075a8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007606:	2001      	movs	r0, #1
 8007608:	f7ff ffce 	bl	80075a8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800760c:	2002      	movs	r0, #2
 800760e:	f7ff ffcb 	bl	80075a8 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8007612:	2108      	movs	r1, #8
 8007614:	48d3      	ldr	r0, [pc, #844]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007616:	f7ff ffb9 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin);
 800761a:	2108      	movs	r1, #8
 800761c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007620:	f7ff ffb4 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin);
 8007624:	2110      	movs	r1, #16
 8007626:	48cf      	ldr	r0, [pc, #828]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007628:	f7ff ffb0 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin);
 800762c:	2120      	movs	r1, #32
 800762e:	48cd      	ldr	r0, [pc, #820]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007630:	f7ff ffac 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin);
 8007634:	2101      	movs	r1, #1
 8007636:	48cc      	ldr	r0, [pc, #816]	; (8007968 <MX_GPIO_Init+0x390>)
 8007638:	f7ff ffa8 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 800763c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007640:	48c8      	ldr	r0, [pc, #800]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007642:	f7ff ffa3 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8007646:	f44f 7100 	mov.w	r1, #512	; 0x200
 800764a:	48c6      	ldr	r0, [pc, #792]	; (8007964 <MX_GPIO_Init+0x38c>)
 800764c:	f7ff ff9e 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8007650:	2140      	movs	r1, #64	; 0x40
 8007652:	48c5      	ldr	r0, [pc, #788]	; (8007968 <MX_GPIO_Init+0x390>)
 8007654:	f7ff ff9a 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8007658:	2180      	movs	r1, #128	; 0x80
 800765a:	48c3      	ldr	r0, [pc, #780]	; (8007968 <MX_GPIO_Init+0x390>)
 800765c:	f7ff ff96 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8007660:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007664:	48c0      	ldr	r0, [pc, #768]	; (8007968 <MX_GPIO_Init+0x390>)
 8007666:	f7ff ff91 	bl	800758c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 800766a:	49c0      	ldr	r1, [pc, #768]	; (800796c <MX_GPIO_Init+0x394>)
 800766c:	2002      	movs	r0, #2
 800766e:	f7ff feff 	bl	8007470 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8007672:	49bf      	ldr	r1, [pc, #764]	; (8007970 <MX_GPIO_Init+0x398>)
 8007674:	2002      	movs	r0, #2
 8007676:	f7ff fefb 	bl	8007470 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 800767a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800767e:	2005      	movs	r0, #5
 8007680:	f7ff fef6 	bl	8007470 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8007684:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8007688:	2005      	movs	r0, #5
 800768a:	f7ff fef1 	bl	8007470 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 800768e:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8007692:	2002      	movs	r0, #2
 8007694:	f7ff feec 	bl	8007470 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8007698:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800769c:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800769e:	2301      	movs	r3, #1
 80076a0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80076a4:	2300      	movs	r3, #0
 80076a6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80076aa:	2302      	movs	r3, #2
 80076ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80076b0:	f107 031c 	add.w	r3, r7, #28
 80076b4:	4618      	mov	r0, r3
 80076b6:	f007 fae5 	bl	800ec84 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 80076ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80076be:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80076c0:	2301      	movs	r3, #1
 80076c2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80076c6:	2300      	movs	r3, #0
 80076c8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80076cc:	2302      	movs	r3, #2
 80076ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80076d2:	f107 031c 	add.w	r3, r7, #28
 80076d6:	4618      	mov	r0, r3
 80076d8:	f007 fad4 	bl	800ec84 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80076dc:	2301      	movs	r3, #1
 80076de:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80076e0:	2301      	movs	r3, #1
 80076e2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80076e6:	2300      	movs	r3, #0
 80076e8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80076ec:	2302      	movs	r3, #2
 80076ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80076f2:	f107 031c 	add.w	r3, r7, #28
 80076f6:	4618      	mov	r0, r3
 80076f8:	f007 fac4 	bl	800ec84 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 80076fc:	2302      	movs	r3, #2
 80076fe:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007700:	2301      	movs	r3, #1
 8007702:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007706:	2300      	movs	r3, #0
 8007708:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800770c:	2302      	movs	r3, #2
 800770e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007712:	f107 031c 	add.w	r3, r7, #28
 8007716:	4618      	mov	r0, r3
 8007718:	f007 fab4 	bl	800ec84 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 800771c:	2304      	movs	r3, #4
 800771e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007720:	2301      	movs	r3, #1
 8007722:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007726:	2300      	movs	r3, #0
 8007728:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800772c:	2302      	movs	r3, #2
 800772e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007732:	f107 031c 	add.w	r3, r7, #28
 8007736:	4618      	mov	r0, r3
 8007738:	f007 faa4 	bl	800ec84 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 800773c:	2201      	movs	r2, #1
 800773e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007742:	4888      	ldr	r0, [pc, #544]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007744:	f7ff fef3 	bl	800752e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8007748:	2201      	movs	r2, #1
 800774a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800774e:	4885      	ldr	r0, [pc, #532]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007750:	f7ff feed 	bl	800752e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8007754:	2201      	movs	r2, #1
 8007756:	2101      	movs	r1, #1
 8007758:	4886      	ldr	r0, [pc, #536]	; (8007974 <MX_GPIO_Init+0x39c>)
 800775a:	f7ff fee8 	bl	800752e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 800775e:	2201      	movs	r2, #1
 8007760:	2102      	movs	r1, #2
 8007762:	4884      	ldr	r0, [pc, #528]	; (8007974 <MX_GPIO_Init+0x39c>)
 8007764:	f7ff fee3 	bl	800752e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_PULL_UP);
 8007768:	2201      	movs	r2, #1
 800776a:	2104      	movs	r1, #4
 800776c:	487d      	ldr	r0, [pc, #500]	; (8007964 <MX_GPIO_Init+0x38c>)
 800776e:	f7ff fede 	bl	800752e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8007772:	2200      	movs	r2, #0
 8007774:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007778:	487a      	ldr	r0, [pc, #488]	; (8007964 <MX_GPIO_Init+0x38c>)
 800777a:	f7ff fea9 	bl	80074d0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 800777e:	2200      	movs	r2, #0
 8007780:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007784:	4877      	ldr	r0, [pc, #476]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007786:	f7ff fea3 	bl	80074d0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 800778a:	2200      	movs	r2, #0
 800778c:	2101      	movs	r1, #1
 800778e:	4879      	ldr	r0, [pc, #484]	; (8007974 <MX_GPIO_Init+0x39c>)
 8007790:	f7ff fe9e 	bl	80074d0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8007794:	2200      	movs	r2, #0
 8007796:	2102      	movs	r1, #2
 8007798:	4876      	ldr	r0, [pc, #472]	; (8007974 <MX_GPIO_Init+0x39c>)
 800779a:	f7ff fe99 	bl	80074d0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_MODE_INPUT);
 800779e:	2200      	movs	r2, #0
 80077a0:	2104      	movs	r1, #4
 80077a2:	4870      	ldr	r0, [pc, #448]	; (8007964 <MX_GPIO_Init+0x38c>)
 80077a4:	f7ff fe94 	bl	80074d0 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 80077a8:	2308      	movs	r3, #8
 80077aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80077ac:	2301      	movs	r3, #1
 80077ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80077b0:	2300      	movs	r3, #0
 80077b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80077b4:	2300      	movs	r3, #0
 80077b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80077b8:	2302      	movs	r3, #2
 80077ba:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 80077bc:	1d3b      	adds	r3, r7, #4
 80077be:	4619      	mov	r1, r3
 80077c0:	4868      	ldr	r0, [pc, #416]	; (8007964 <MX_GPIO_Init+0x38c>)
 80077c2:	f007 fc52 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OFFSET_ENABLE_Pin;
 80077c6:	2308      	movs	r3, #8
 80077c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80077ca:	2301      	movs	r3, #1
 80077cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80077ce:	2300      	movs	r3, #0
 80077d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80077d2:	2300      	movs	r3, #0
 80077d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80077d6:	2300      	movs	r3, #0
 80077d8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(OFFSET_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80077da:	1d3b      	adds	r3, r7, #4
 80077dc:	4619      	mov	r1, r3
 80077de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80077e2:	f007 fc42 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_C_Pin;
 80077e6:	2310      	movs	r3, #16
 80077e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80077ea:	2301      	movs	r3, #1
 80077ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80077ee:	2300      	movs	r3, #0
 80077f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80077f2:	2300      	movs	r3, #0
 80077f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80077f6:	2300      	movs	r3, #0
 80077f8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_C_GPIO_Port, &GPIO_InitStruct);
 80077fa:	1d3b      	adds	r3, r7, #4
 80077fc:	4619      	mov	r1, r3
 80077fe:	4859      	ldr	r0, [pc, #356]	; (8007964 <MX_GPIO_Init+0x38c>)
 8007800:	f007 fc33 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_B_Pin;
 8007804:	2320      	movs	r3, #32
 8007806:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007808:	2301      	movs	r3, #1
 800780a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800780c:	2300      	movs	r3, #0
 800780e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007810:	2300      	movs	r3, #0
 8007812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007814:	2300      	movs	r3, #0
 8007816:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_B_GPIO_Port, &GPIO_InitStruct);
 8007818:	1d3b      	adds	r3, r7, #4
 800781a:	4619      	mov	r1, r3
 800781c:	4851      	ldr	r0, [pc, #324]	; (8007964 <MX_GPIO_Init+0x38c>)
 800781e:	f007 fc24 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_A_Pin;
 8007822:	2301      	movs	r3, #1
 8007824:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007826:	2301      	movs	r3, #1
 8007828:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800782a:	2300      	movs	r3, #0
 800782c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800782e:	2300      	movs	r3, #0
 8007830:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007832:	2300      	movs	r3, #0
 8007834:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_A_GPIO_Port, &GPIO_InitStruct);
 8007836:	1d3b      	adds	r3, r7, #4
 8007838:	4619      	mov	r1, r3
 800783a:	484b      	ldr	r0, [pc, #300]	; (8007968 <MX_GPIO_Init+0x390>)
 800783c:	f007 fc15 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8007840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007844:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007846:	2301      	movs	r3, #1
 8007848:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800784a:	2300      	movs	r3, #0
 800784c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800784e:	2300      	movs	r3, #0
 8007850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007852:	2300      	movs	r3, #0
 8007854:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8007856:	1d3b      	adds	r3, r7, #4
 8007858:	4619      	mov	r1, r3
 800785a:	4842      	ldr	r0, [pc, #264]	; (8007964 <MX_GPIO_Init+0x38c>)
 800785c:	f007 fc05 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8007860:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007864:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007866:	2301      	movs	r3, #1
 8007868:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800786a:	2300      	movs	r3, #0
 800786c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800786e:	2300      	movs	r3, #0
 8007870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007872:	2300      	movs	r3, #0
 8007874:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8007876:	1d3b      	adds	r3, r7, #4
 8007878:	4619      	mov	r1, r3
 800787a:	483a      	ldr	r0, [pc, #232]	; (8007964 <MX_GPIO_Init+0x38c>)
 800787c:	f007 fbf5 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8007880:	2340      	movs	r3, #64	; 0x40
 8007882:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007884:	2301      	movs	r3, #1
 8007886:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007888:	2303      	movs	r3, #3
 800788a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800788c:	2300      	movs	r3, #0
 800788e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007890:	2300      	movs	r3, #0
 8007892:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007894:	1d3b      	adds	r3, r7, #4
 8007896:	4619      	mov	r1, r3
 8007898:	4833      	ldr	r0, [pc, #204]	; (8007968 <MX_GPIO_Init+0x390>)
 800789a:	f007 fbe6 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800789e:	2380      	movs	r3, #128	; 0x80
 80078a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80078a2:	2301      	movs	r3, #1
 80078a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80078a6:	2303      	movs	r3, #3
 80078a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80078aa:	2300      	movs	r3, #0
 80078ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80078ae:	2300      	movs	r3, #0
 80078b0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80078b2:	1d3b      	adds	r3, r7, #4
 80078b4:	4619      	mov	r1, r3
 80078b6:	482c      	ldr	r0, [pc, #176]	; (8007968 <MX_GPIO_Init+0x390>)
 80078b8:	f007 fbd7 	bl	800f06a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 80078bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80078c2:	2301      	movs	r3, #1
 80078c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80078c6:	2303      	movs	r3, #3
 80078c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80078ca:	2300      	movs	r3, #0
 80078cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80078ce:	2300      	movs	r3, #0
 80078d0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80078d2:	1d3b      	adds	r3, r7, #4
 80078d4:	4619      	mov	r1, r3
 80078d6:	4824      	ldr	r0, [pc, #144]	; (8007968 <MX_GPIO_Init+0x390>)
 80078d8:	f007 fbc7 	bl	800f06a <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80078dc:	f7ff fd3e 	bl	800735c <__NVIC_GetPriorityGrouping>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2200      	movs	r2, #0
 80078e4:	2100      	movs	r1, #0
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7ff fd8e 	bl	8007408 <NVIC_EncodePriority>
 80078ec:	4603      	mov	r3, r0
 80078ee:	4619      	mov	r1, r3
 80078f0:	2006      	movs	r0, #6
 80078f2:	f7ff fd5f 	bl	80073b4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80078f6:	2006      	movs	r0, #6
 80078f8:	f7ff fd3e 	bl	8007378 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80078fc:	f7ff fd2e 	bl	800735c <__NVIC_GetPriorityGrouping>
 8007900:	4603      	mov	r3, r0
 8007902:	2200      	movs	r2, #0
 8007904:	2100      	movs	r1, #0
 8007906:	4618      	mov	r0, r3
 8007908:	f7ff fd7e 	bl	8007408 <NVIC_EncodePriority>
 800790c:	4603      	mov	r3, r0
 800790e:	4619      	mov	r1, r3
 8007910:	2007      	movs	r0, #7
 8007912:	f7ff fd4f 	bl	80073b4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8007916:	2007      	movs	r0, #7
 8007918:	f7ff fd2e 	bl	8007378 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800791c:	f7ff fd1e 	bl	800735c <__NVIC_GetPriorityGrouping>
 8007920:	4603      	mov	r3, r0
 8007922:	2200      	movs	r2, #0
 8007924:	2100      	movs	r1, #0
 8007926:	4618      	mov	r0, r3
 8007928:	f7ff fd6e 	bl	8007408 <NVIC_EncodePriority>
 800792c:	4603      	mov	r3, r0
 800792e:	4619      	mov	r1, r3
 8007930:	2008      	movs	r0, #8
 8007932:	f7ff fd3f 	bl	80073b4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8007936:	2008      	movs	r0, #8
 8007938:	f7ff fd1e 	bl	8007378 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800793c:	f7ff fd0e 	bl	800735c <__NVIC_GetPriorityGrouping>
 8007940:	4603      	mov	r3, r0
 8007942:	2200      	movs	r2, #0
 8007944:	2100      	movs	r1, #0
 8007946:	4618      	mov	r0, r3
 8007948:	f7ff fd5e 	bl	8007408 <NVIC_EncodePriority>
 800794c:	4603      	mov	r3, r0
 800794e:	4619      	mov	r1, r3
 8007950:	2028      	movs	r0, #40	; 0x28
 8007952:	f7ff fd2f 	bl	80073b4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007956:	2028      	movs	r0, #40	; 0x28
 8007958:	f7ff fd0e 	bl	8007378 <__NVIC_EnableIRQ>

}
 800795c:	bf00      	nop
 800795e:	3728      	adds	r7, #40	; 0x28
 8007960:	46bd      	mov	sp, r7
 8007962:	e009      	b.n	8007978 <MX_GPIO_Init+0x3a0>
 8007964:	48000800 	.word	0x48000800
 8007968:	48000400 	.word	0x48000400
 800796c:	0f000003 	.word	0x0f000003
 8007970:	f0000003 	.word	0xf0000003
 8007974:	48001400 	.word	0x48001400
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop

0800797c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007984:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007988:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b00      	cmp	r3, #0
 8007992:	d013      	beq.n	80079bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007994:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007998:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800799c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00b      	beq.n	80079bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80079a4:	e000      	b.n	80079a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80079a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80079a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d0f9      	beq.n	80079a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80079b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	b2d2      	uxtb	r2, r2
 80079ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80079bc:	687b      	ldr	r3, [r7, #4]
}
 80079be:	4618      	mov	r0, r3
 80079c0:	370c      	adds	r7, #12
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b086      	sub	sp, #24
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	60f8      	str	r0, [r7, #12]
 80079d2:	60b9      	str	r1, [r7, #8]
 80079d4:	607a      	str	r2, [r7, #4]
  int i=0;
 80079d6:	2300      	movs	r3, #0
 80079d8:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80079da:	2300      	movs	r3, #0
 80079dc:	617b      	str	r3, [r7, #20]
 80079de:	e009      	b.n	80079f4 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	1c5a      	adds	r2, r3, #1
 80079e4:	60ba      	str	r2, [r7, #8]
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	4618      	mov	r0, r3
 80079ea:	f7ff ffc7 	bl	800797c <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	3301      	adds	r3, #1
 80079f2:	617b      	str	r3, [r7, #20]
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	dbf1      	blt.n	80079e0 <_write+0x16>
  return len;
 80079fc:	687b      	ldr	r3, [r7, #4]
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3718      	adds	r7, #24
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
	...

08007a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007a0c:	f000 feeb 	bl	80087e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007a10:	f000 f84c 	bl	8007aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007a14:	f7ff fde0 	bl	80075d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8007a18:	f7ff fc66 	bl	80072e8 <MX_DMA_Init>
  MX_DAC1_Init();
 8007a1c:	f7ff fb16 	bl	800704c <MX_DAC1_Init>
  MX_ADC1_Init();
 8007a20:	f7ff f9ce 	bl	8006dc0 <MX_ADC1_Init>
  MX_COMP1_Init();
 8007a24:	f7ff fab0 	bl	8006f88 <MX_COMP1_Init>
  MX_SPI3_Init();
 8007a28:	f000 f8ec 	bl	8007c04 <MX_SPI3_Init>
  MX_RNG_Init();
 8007a2c:	f000 f8dc 	bl	8007be8 <MX_RNG_Init>
  MX_TIM1_Init();
 8007a30:	f000 fb46 	bl	80080c0 <MX_TIM1_Init>
  MX_TIM8_Init();
 8007a34:	f000 fc9c 	bl	8008370 <MX_TIM8_Init>
  MX_TIM16_Init();
 8007a38:	f000 fd54 	bl	80084e4 <MX_TIM16_Init>
  MX_TIM15_Init();
 8007a3c:	f000 fd00 	bl	8008440 <MX_TIM15_Init>
  MX_TIM5_Init();
 8007a40:	f000 fc48 	bl	80082d4 <MX_TIM5_Init>
  MX_TIM3_Init();
 8007a44:	f000 fbf8 	bl	8008238 <MX_TIM3_Init>
  MX_DAC2_Init();
 8007a48:	f7ff fb4a 	bl	80070e0 <MX_DAC2_Init>
  MX_TIM17_Init();
 8007a4c:	f000 fd72 	bl	8008534 <MX_TIM17_Init>
  MX_TIM2_Init();
 8007a50:	f000 fba6 	bl	80081a0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  SM_Init();
 8007a54:	f7fe fb8e 	bl	8006174 <SM_Init>

HAL_TIM_Base_Start_IT(&htim17);
 8007a58:	4810      	ldr	r0, [pc, #64]	; (8007a9c <main+0x94>)
 8007a5a:	f005 fb2d 	bl	800d0b8 <HAL_TIM_Base_Start_IT>


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007a64:	480e      	ldr	r0, [pc, #56]	; (8007aa0 <main+0x98>)
 8007a66:	f004 f9d7 	bl	800be18 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007a70:	480b      	ldr	r0, [pc, #44]	; (8007aa0 <main+0x98>)
 8007a72:	f004 f9d1 	bl	800be18 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8007a76:	480b      	ldr	r0, [pc, #44]	; (8007aa4 <main+0x9c>)
 8007a78:	f005 fac8 	bl	800d00c <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8007a7c:	4b0a      	ldr	r3, [pc, #40]	; (8007aa8 <main+0xa0>)
 8007a7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007a82:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8007a84:	4b08      	ldr	r3, [pc, #32]	; (8007aa8 <main+0xa0>)
 8007a86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007a8a:	62da      	str	r2, [r3, #44]	; 0x2c


  // TFT lib enable
  DM_Init();
 8007a8c:	f7f9 f94a 	bl	8000d24 <DM_Init>
  DM_PostInit();
 8007a90:	f7f9 f956 	bl	8000d40 <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 8007a94:	f7fd f9d0 	bl	8004e38 <IM_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007a98:	e7fe      	b.n	8007a98 <main+0x90>
 8007a9a:	bf00      	nop
 8007a9c:	20002b70 	.word	0x20002b70
 8007aa0:	48000800 	.word	0x48000800
 8007aa4:	20002c08 	.word	0x20002c08
 8007aa8:	40001000 	.word	0x40001000

08007aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b0a8      	sub	sp, #160	; 0xa0
 8007ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007ab2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007ab6:	2238      	movs	r2, #56	; 0x38
 8007ab8:	2100      	movs	r1, #0
 8007aba:	4618      	mov	r0, r3
 8007abc:	f008 fbc4 	bl	8010248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007ac0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	601a      	str	r2, [r3, #0]
 8007ac8:	605a      	str	r2, [r3, #4]
 8007aca:	609a      	str	r2, [r3, #8]
 8007acc:	60da      	str	r2, [r3, #12]
 8007ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007ad0:	463b      	mov	r3, r7
 8007ad2:	2254      	movs	r2, #84	; 0x54
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f008 fbb6 	bl	8010248 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007adc:	2000      	movs	r0, #0
 8007ade:	f004 f9b3 	bl	800be48 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8007ae2:	2322      	movs	r3, #34	; 0x22
 8007ae4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007ae6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007aea:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007aec:	2340      	movs	r3, #64	; 0x40
 8007aee:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8007af0:	2301      	movs	r3, #1
 8007af2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007af6:	2302      	movs	r3, #2
 8007af8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007afc:	2302      	movs	r3, #2
 8007afe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8007b02:	2302      	movs	r3, #2
 8007b04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8007b08:	232a      	movs	r3, #42	; 0x2a
 8007b0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007b0e:	2302      	movs	r3, #2
 8007b10:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8007b14:	2304      	movs	r3, #4
 8007b16:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007b1a:	2302      	movs	r3, #2
 8007b1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007b20:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007b24:	4618      	mov	r0, r3
 8007b26:	f004 fa33 	bl	800bf90 <HAL_RCC_OscConfig>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d001      	beq.n	8007b34 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8007b30:	f000 f82a 	bl	8007b88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007b34:	230f      	movs	r3, #15
 8007b36:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007b38:	2303      	movs	r3, #3
 8007b3a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007b40:	2300      	movs	r3, #0
 8007b42:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007b44:	2300      	movs	r3, #0
 8007b46:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007b48:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007b4c:	2108      	movs	r1, #8
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f004 fd36 	bl	800c5c0 <HAL_RCC_ClockConfig>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d001      	beq.n	8007b5e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8007b5a:	f000 f815 	bl	8007b88 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8007b5e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007b62:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8007b64:	2300      	movs	r3, #0
 8007b66:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8007b68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007b6c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b6e:	463b      	mov	r3, r7
 8007b70:	4618      	mov	r0, r3
 8007b72:	f004 ff15 	bl	800c9a0 <HAL_RCCEx_PeriphCLKConfig>
 8007b76:	4603      	mov	r3, r0
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d001      	beq.n	8007b80 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8007b7c:	f000 f804 	bl	8007b88 <Error_Handler>
  }
}
 8007b80:	bf00      	nop
 8007b82:	37a0      	adds	r7, #160	; 0xa0
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007b8c:	bf00      	nop
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr

08007b96 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8007b96:	b480      	push	{r7}
 8007b98:	b083      	sub	sp, #12
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f043 0204 	orr.w	r2, r3, #4
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	601a      	str	r2, [r3, #0]
}
 8007baa:	bf00      	nop
 8007bac:	370c      	adds	r7, #12
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr
	...

08007bb8 <LL_AHB2_GRP1_EnableClock>:
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b085      	sub	sp, #20
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007bc0:	4b08      	ldr	r3, [pc, #32]	; (8007be4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007bc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bc4:	4907      	ldr	r1, [pc, #28]	; (8007be4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007bcc:	4b05      	ldr	r3, [pc, #20]	; (8007be4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007bce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
}
 8007bd8:	bf00      	nop
 8007bda:	3714      	adds	r7, #20
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	40021000 	.word	0x40021000

08007be8 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8007bec:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8007bf0:	f7ff ffe2 	bl	8007bb8 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8007bf4:	4802      	ldr	r0, [pc, #8]	; (8007c00 <MX_RNG_Init+0x18>)
 8007bf6:	f7ff ffce 	bl	8007b96 <LL_RNG_Enable>

}
 8007bfa:	bf00      	nop
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	50060800 	.word	0x50060800

08007c04 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8007c08:	4b1b      	ldr	r3, [pc, #108]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c0a:	4a1c      	ldr	r2, [pc, #112]	; (8007c7c <MX_SPI3_Init+0x78>)
 8007c0c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8007c0e:	4b1a      	ldr	r3, [pc, #104]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007c14:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8007c16:	4b18      	ldr	r3, [pc, #96]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c18:	2200      	movs	r2, #0
 8007c1a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8007c1c:	4b16      	ldr	r3, [pc, #88]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c1e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007c22:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c24:	4b14      	ldr	r3, [pc, #80]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c26:	2200      	movs	r2, #0
 8007c28:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007c2a:	4b13      	ldr	r3, [pc, #76]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007c30:	4b11      	ldr	r3, [pc, #68]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c36:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007c38:	4b0f      	ldr	r3, [pc, #60]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c3a:	2210      	movs	r2, #16
 8007c3c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007c3e:	4b0e      	ldr	r3, [pc, #56]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c40:	2200      	movs	r2, #0
 8007c42:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007c44:	4b0c      	ldr	r3, [pc, #48]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c4a:	4b0b      	ldr	r3, [pc, #44]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8007c50:	4b09      	ldr	r3, [pc, #36]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c52:	2207      	movs	r2, #7
 8007c54:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007c56:	4b08      	ldr	r3, [pc, #32]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007c5c:	4b06      	ldr	r3, [pc, #24]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c5e:	2208      	movs	r2, #8
 8007c60:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007c62:	4805      	ldr	r0, [pc, #20]	; (8007c78 <MX_SPI3_Init+0x74>)
 8007c64:	f005 f8e8 	bl	800ce38 <HAL_SPI_Init>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d001      	beq.n	8007c72 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8007c6e:	f7ff ff8b 	bl	8007b88 <Error_Handler>
  }

}
 8007c72:	bf00      	nop
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	20002a74 	.word	0x20002a74
 8007c7c:	40003c00 	.word	0x40003c00

08007c80 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b08a      	sub	sp, #40	; 0x28
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c88:	f107 0314 	add.w	r3, r7, #20
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	601a      	str	r2, [r3, #0]
 8007c90:	605a      	str	r2, [r3, #4]
 8007c92:	609a      	str	r2, [r3, #8]
 8007c94:	60da      	str	r2, [r3, #12]
 8007c96:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a17      	ldr	r2, [pc, #92]	; (8007cfc <HAL_SPI_MspInit+0x7c>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d128      	bne.n	8007cf4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007ca2:	4b17      	ldr	r3, [pc, #92]	; (8007d00 <HAL_SPI_MspInit+0x80>)
 8007ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ca6:	4a16      	ldr	r2, [pc, #88]	; (8007d00 <HAL_SPI_MspInit+0x80>)
 8007ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cac:	6593      	str	r3, [r2, #88]	; 0x58
 8007cae:	4b14      	ldr	r3, [pc, #80]	; (8007d00 <HAL_SPI_MspInit+0x80>)
 8007cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cb2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cb6:	613b      	str	r3, [r7, #16]
 8007cb8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007cba:	4b11      	ldr	r3, [pc, #68]	; (8007d00 <HAL_SPI_MspInit+0x80>)
 8007cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cbe:	4a10      	ldr	r2, [pc, #64]	; (8007d00 <HAL_SPI_MspInit+0x80>)
 8007cc0:	f043 0304 	orr.w	r3, r3, #4
 8007cc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007cc6:	4b0e      	ldr	r3, [pc, #56]	; (8007d00 <HAL_SPI_MspInit+0x80>)
 8007cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cca:	f003 0304 	and.w	r3, r3, #4
 8007cce:	60fb      	str	r3, [r7, #12]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007cd2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cd8:	2302      	movs	r3, #2
 8007cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007ce4:	2306      	movs	r3, #6
 8007ce6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ce8:	f107 0314 	add.w	r3, r7, #20
 8007cec:	4619      	mov	r1, r3
 8007cee:	4805      	ldr	r0, [pc, #20]	; (8007d04 <HAL_SPI_MspInit+0x84>)
 8007cf0:	f003 fe2e 	bl	800b950 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8007cf4:	bf00      	nop
 8007cf6:	3728      	adds	r7, #40	; 0x28
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}
 8007cfc:	40003c00 	.word	0x40003c00
 8007d00:	40021000 	.word	0x40021000
 8007d04:	48000800 	.word	0x48000800

08007d08 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007d0c:	4b05      	ldr	r3, [pc, #20]	; (8007d24 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	4a04      	ldr	r2, [pc, #16]	; (8007d24 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007d12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d16:	6093      	str	r3, [r2, #8]
}
 8007d18:	bf00      	nop
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	40007000 	.word	0x40007000

08007d28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d2e:	4b0f      	ldr	r3, [pc, #60]	; (8007d6c <HAL_MspInit+0x44>)
 8007d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d32:	4a0e      	ldr	r2, [pc, #56]	; (8007d6c <HAL_MspInit+0x44>)
 8007d34:	f043 0301 	orr.w	r3, r3, #1
 8007d38:	6613      	str	r3, [r2, #96]	; 0x60
 8007d3a:	4b0c      	ldr	r3, [pc, #48]	; (8007d6c <HAL_MspInit+0x44>)
 8007d3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d3e:	f003 0301 	and.w	r3, r3, #1
 8007d42:	607b      	str	r3, [r7, #4]
 8007d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007d46:	4b09      	ldr	r3, [pc, #36]	; (8007d6c <HAL_MspInit+0x44>)
 8007d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d4a:	4a08      	ldr	r2, [pc, #32]	; (8007d6c <HAL_MspInit+0x44>)
 8007d4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d50:	6593      	str	r3, [r2, #88]	; 0x58
 8007d52:	4b06      	ldr	r3, [pc, #24]	; (8007d6c <HAL_MspInit+0x44>)
 8007d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d5a:	603b      	str	r3, [r7, #0]
 8007d5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8007d5e:	f7ff ffd3 	bl	8007d08 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007d62:	bf00      	nop
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	40021000 	.word	0x40021000

08007d70 <LL_EXTI_IsActiveFlag_0_31>:
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007d78:	4b07      	ldr	r3, [pc, #28]	; (8007d98 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8007d7a:	695a      	ldr	r2, [r3, #20]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4013      	ands	r3, r2
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d101      	bne.n	8007d8a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007d86:	2301      	movs	r3, #1
 8007d88:	e000      	b.n	8007d8c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	40010400 	.word	0x40010400

08007d9c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007da4:	4a04      	ldr	r2, [pc, #16]	; (8007db8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6153      	str	r3, [r2, #20]
}
 8007daa:	bf00      	nop
 8007dac:	370c      	adds	r7, #12
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	40010400 	.word	0x40010400

08007dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007dc0:	bf00      	nop
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr
	...

08007dcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	DM_SetErrorDebugMsg("HARD FAULT");
 8007dd0:	4801      	ldr	r0, [pc, #4]	; (8007dd8 <HardFault_Handler+0xc>)
 8007dd2:	f7f9 fbaf 	bl	8001534 <DM_SetErrorDebugMsg>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007dd6:	e7fe      	b.n	8007dd6 <HardFault_Handler+0xa>
 8007dd8:	080151c8 	.word	0x080151c8

08007ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	DM_SetErrorDebugMsg("MEMMANAGE FAULT");
 8007de0:	4801      	ldr	r0, [pc, #4]	; (8007de8 <MemManage_Handler+0xc>)
 8007de2:	f7f9 fba7 	bl	8001534 <DM_SetErrorDebugMsg>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007de6:	e7fe      	b.n	8007de6 <MemManage_Handler+0xa>
 8007de8:	080151d4 	.word	0x080151d4

08007dec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	DM_SetErrorDebugMsg("BUS FAULT");
 8007df0:	4801      	ldr	r0, [pc, #4]	; (8007df8 <BusFault_Handler+0xc>)
 8007df2:	f7f9 fb9f 	bl	8001534 <DM_SetErrorDebugMsg>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007df6:	e7fe      	b.n	8007df6 <BusFault_Handler+0xa>
 8007df8:	080151e4 	.word	0x080151e4

08007dfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	DM_SetErrorDebugMsg("USAGE FAULT");
 8007e00:	4801      	ldr	r0, [pc, #4]	; (8007e08 <UsageFault_Handler+0xc>)
 8007e02:	f7f9 fb97 	bl	8001534 <DM_SetErrorDebugMsg>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007e06:	e7fe      	b.n	8007e06 <UsageFault_Handler+0xa>
 8007e08:	080151f0 	.word	0x080151f0

08007e0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007e10:	bf00      	nop
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr

08007e1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007e1a:	b480      	push	{r7}
 8007e1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007e1e:	bf00      	nop
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007e2c:	bf00      	nop
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007e3a:	f000 fd27 	bl	800888c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007e3e:	bf00      	nop
 8007e40:	bd80      	pop	{r7, pc}

08007e42 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007e42:	b580      	push	{r7, lr}
 8007e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 8007e46:	f7fd f8b5 	bl	8004fb4 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8007e4a:	2001      	movs	r0, #1
 8007e4c:	f7ff ff90 	bl	8007d70 <LL_EXTI_IsActiveFlag_0_31>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d002      	beq.n	8007e5c <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8007e56:	2001      	movs	r0, #1
 8007e58:	f7ff ffa0 	bl	8007d9c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007e5c:	bf00      	nop
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 8007e64:	f7fd f8cc 	bl	8005000 <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8007e68:	2002      	movs	r0, #2
 8007e6a:	f7ff ff81 	bl	8007d70 <LL_EXTI_IsActiveFlag_0_31>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d002      	beq.n	8007e7a <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8007e74:	2002      	movs	r0, #2
 8007e76:	f7ff ff91 	bl	8007d9c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8007e7a:	bf00      	nop
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8007e82:	f7fd f8e3 	bl	800504c <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8007e86:	2004      	movs	r0, #4
 8007e88:	f7ff ff72 	bl	8007d70 <LL_EXTI_IsActiveFlag_0_31>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d002      	beq.n	8007e98 <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8007e92:	2004      	movs	r0, #4
 8007e94:	f7ff ff82 	bl	8007d9c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007e98:	bf00      	nop
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007ea0:	4802      	ldr	r0, [pc, #8]	; (8007eac <DMA1_Channel1_IRQHandler+0x10>)
 8007ea2:	f003 fc05 	bl	800b6b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007ea6:	bf00      	nop
 8007ea8:	bd80      	pop	{r7, pc}
 8007eaa:	bf00      	nop
 8007eac:	20002968 	.word	0x20002968

08007eb0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8007eb4:	4802      	ldr	r0, [pc, #8]	; (8007ec0 <DMA1_Channel2_IRQHandler+0x10>)
 8007eb6:	f003 fbfb 	bl	800b6b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007eba:	bf00      	nop
 8007ebc:	bd80      	pop	{r7, pc}
 8007ebe:	bf00      	nop
 8007ec0:	20002270 	.word	0x20002270

08007ec4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8007ec8:	4802      	ldr	r0, [pc, #8]	; (8007ed4 <DMA1_Channel3_IRQHandler+0x10>)
 8007eca:	f003 fbf1 	bl	800b6b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007ece:	bf00      	nop
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	20002a14 	.word	0x20002a14

08007ed8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 8007edc:	f7f8 ff4a 	bl	8000d74 <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 8007ee0:	f7fd f8da 	bl	8005098 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007ee4:	4803      	ldr	r0, [pc, #12]	; (8007ef4 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 8007ee6:	f005 fbc9 	bl	800d67c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8007eea:	4803      	ldr	r0, [pc, #12]	; (8007ef8 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 8007eec:	f005 fbc6 	bl	800d67c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8007ef0:	bf00      	nop
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	20002c08 	.word	0x20002c08
 8007ef8:	20002b24 	.word	0x20002b24

08007efc <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	EM_ProcessEvent();
 8007f00:	f7fc f868 	bl	8003fd4 <EM_ProcessEvent>
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007f04:	4803      	ldr	r0, [pc, #12]	; (8007f14 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8007f06:	f005 fbb9 	bl	800d67c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8007f0a:	4803      	ldr	r0, [pc, #12]	; (8007f18 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8007f0c:	f005 fbb6 	bl	800d67c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8007f10:	bf00      	nop
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	20002c08 	.word	0x20002c08
 8007f18:	20002b70 	.word	0x20002b70

08007f1c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007f20:	4802      	ldr	r0, [pc, #8]	; (8007f2c <TIM3_IRQHandler+0x10>)
 8007f22:	f005 fbab 	bl	800d67c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007f26:	bf00      	nop
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	200022dc 	.word	0x200022dc

08007f30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 8007f34:	f7fc ffee 	bl	8004f14 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8007f38:	f7fd f814 	bl	8004f64 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8007f3c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007f40:	f7ff ff16 	bl	8007d70 <LL_EXTI_IsActiveFlag_0_31>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8007f4a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007f4e:	f7ff ff25 	bl	8007d9c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8007f52:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007f56:	f7ff ff0b 	bl	8007d70 <LL_EXTI_IsActiveFlag_0_31>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d003      	beq.n	8007f68 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007f60:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007f64:	f7ff ff1a 	bl	8007d9c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007f68:	bf00      	nop
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8007f70:	f7fc ff72 	bl	8004e58 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007f74:	4802      	ldr	r0, [pc, #8]	; (8007f80 <TIM5_IRQHandler+0x14>)
 8007f76:	f005 fb81 	bl	800d67c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8007f7a:	bf00      	nop
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop
 8007f80:	20002bbc 	.word	0x20002bbc

08007f84 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8007f88:	4802      	ldr	r0, [pc, #8]	; (8007f94 <COMP1_2_3_IRQHandler+0x10>)
 8007f8a:	f002 fc33 	bl	800a7f4 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8007f8e:	bf00      	nop
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	200029c8 	.word	0x200029c8

08007f98 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b086      	sub	sp, #24
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	617b      	str	r3, [r7, #20]
 8007fa8:	e00a      	b.n	8007fc0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8007faa:	f3af 8000 	nop.w
 8007fae:	4601      	mov	r1, r0
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	1c5a      	adds	r2, r3, #1
 8007fb4:	60ba      	str	r2, [r7, #8]
 8007fb6:	b2ca      	uxtb	r2, r1
 8007fb8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	617b      	str	r3, [r7, #20]
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	dbf0      	blt.n	8007faa <_read+0x12>
	}

return len;
 8007fc8:	687b      	ldr	r3, [r7, #4]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3718      	adds	r7, #24
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b083      	sub	sp, #12
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
	return -1;
 8007fda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	370c      	adds	r7, #12
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b083      	sub	sp, #12
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007ffa:	605a      	str	r2, [r3, #4]
	return 0;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	370c      	adds	r7, #12
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr

0800800a <_isatty>:

int _isatty(int file)
{
 800800a:	b480      	push	{r7}
 800800c:	b083      	sub	sp, #12
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
	return 1;
 8008012:	2301      	movs	r3, #1
}
 8008014:	4618      	mov	r0, r3
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
	return 0;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3714      	adds	r7, #20
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr
	...

0800803c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008044:	4b11      	ldr	r3, [pc, #68]	; (800808c <_sbrk+0x50>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d102      	bne.n	8008052 <_sbrk+0x16>
		heap_end = &end;
 800804c:	4b0f      	ldr	r3, [pc, #60]	; (800808c <_sbrk+0x50>)
 800804e:	4a10      	ldr	r2, [pc, #64]	; (8008090 <_sbrk+0x54>)
 8008050:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008052:	4b0e      	ldr	r3, [pc, #56]	; (800808c <_sbrk+0x50>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008058:	4b0c      	ldr	r3, [pc, #48]	; (800808c <_sbrk+0x50>)
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4413      	add	r3, r2
 8008060:	466a      	mov	r2, sp
 8008062:	4293      	cmp	r3, r2
 8008064:	d907      	bls.n	8008076 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008066:	f008 f8c5 	bl	80101f4 <__errno>
 800806a:	4602      	mov	r2, r0
 800806c:	230c      	movs	r3, #12
 800806e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008070:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008074:	e006      	b.n	8008084 <_sbrk+0x48>
	}

	heap_end += incr;
 8008076:	4b05      	ldr	r3, [pc, #20]	; (800808c <_sbrk+0x50>)
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4413      	add	r3, r2
 800807e:	4a03      	ldr	r2, [pc, #12]	; (800808c <_sbrk+0x50>)
 8008080:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008082:	68fb      	ldr	r3, [r7, #12]
}
 8008084:	4618      	mov	r0, r3
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	20002260 	.word	0x20002260
 8008090:	20002cf8 	.word	0x20002cf8

08008094 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008094:	b480      	push	{r7}
 8008096:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008098:	4b08      	ldr	r3, [pc, #32]	; (80080bc <SystemInit+0x28>)
 800809a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800809e:	4a07      	ldr	r2, [pc, #28]	; (80080bc <SystemInit+0x28>)
 80080a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80080a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80080a8:	4b04      	ldr	r3, [pc, #16]	; (80080bc <SystemInit+0x28>)
 80080aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80080ae:	609a      	str	r2, [r3, #8]
#endif
}
 80080b0:	bf00      	nop
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	e000ed00 	.word	0xe000ed00

080080c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b09a      	sub	sp, #104	; 0x68
 80080c4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80080c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80080ca:	2224      	movs	r2, #36	; 0x24
 80080cc:	2100      	movs	r1, #0
 80080ce:	4618      	mov	r0, r3
 80080d0:	f008 f8ba 	bl	8010248 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80080d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80080d8:	2200      	movs	r2, #0
 80080da:	601a      	str	r2, [r3, #0]
 80080dc:	605a      	str	r2, [r3, #4]
 80080de:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80080e0:	1d3b      	adds	r3, r7, #4
 80080e2:	2234      	movs	r2, #52	; 0x34
 80080e4:	2100      	movs	r1, #0
 80080e6:	4618      	mov	r0, r3
 80080e8:	f008 f8ae 	bl	8010248 <memset>

  htim1.Instance = TIM1;
 80080ec:	4b2a      	ldr	r3, [pc, #168]	; (8008198 <MX_TIM1_Init+0xd8>)
 80080ee:	4a2b      	ldr	r2, [pc, #172]	; (800819c <MX_TIM1_Init+0xdc>)
 80080f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80080f2:	4b29      	ldr	r3, [pc, #164]	; (8008198 <MX_TIM1_Init+0xd8>)
 80080f4:	2200      	movs	r2, #0
 80080f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80080f8:	4b27      	ldr	r3, [pc, #156]	; (8008198 <MX_TIM1_Init+0xd8>)
 80080fa:	2260      	movs	r2, #96	; 0x60
 80080fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80080fe:	4b26      	ldr	r3, [pc, #152]	; (8008198 <MX_TIM1_Init+0xd8>)
 8008100:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008104:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008106:	4b24      	ldr	r3, [pc, #144]	; (8008198 <MX_TIM1_Init+0xd8>)
 8008108:	2200      	movs	r2, #0
 800810a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800810c:	4b22      	ldr	r3, [pc, #136]	; (8008198 <MX_TIM1_Init+0xd8>)
 800810e:	2200      	movs	r2, #0
 8008110:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008112:	4b21      	ldr	r3, [pc, #132]	; (8008198 <MX_TIM1_Init+0xd8>)
 8008114:	2280      	movs	r2, #128	; 0x80
 8008116:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 8008118:	2302      	movs	r3, #2
 800811a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800811c:	2300      	movs	r3, #0
 800811e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008120:	2301      	movs	r3, #1
 8008122:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008124:	2300      	movs	r3, #0
 8008126:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8008128:	2300      	movs	r3, #0
 800812a:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800812c:	2300      	movs	r3, #0
 800812e:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008130:	2301      	movs	r3, #1
 8008132:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008134:	2300      	movs	r3, #0
 8008136:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8008138:	2300      	movs	r3, #0
 800813a:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800813c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008140:	4619      	mov	r1, r3
 8008142:	4815      	ldr	r0, [pc, #84]	; (8008198 <MX_TIM1_Init+0xd8>)
 8008144:	f005 f9f4 	bl	800d530 <HAL_TIM_Encoder_Init>
 8008148:	4603      	mov	r3, r0
 800814a:	2b00      	cmp	r3, #0
 800814c:	d001      	beq.n	8008152 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800814e:	f7ff fd1b 	bl	8007b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008152:	2320      	movs	r3, #32
 8008154:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008156:	2300      	movs	r3, #0
 8008158:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800815a:	2300      	movs	r3, #0
 800815c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800815e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008162:	4619      	mov	r1, r3
 8008164:	480c      	ldr	r0, [pc, #48]	; (8008198 <MX_TIM1_Init+0xd8>)
 8008166:	f006 facf 	bl	800e708 <HAL_TIMEx_MasterConfigSynchronization>
 800816a:	4603      	mov	r3, r0
 800816c:	2b00      	cmp	r3, #0
 800816e:	d001      	beq.n	8008174 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8008170:	f7ff fd0a 	bl	8007b88 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008174:	2300      	movs	r3, #0
 8008176:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008178:	2300      	movs	r3, #0
 800817a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800817c:	1d3b      	adds	r3, r7, #4
 800817e:	4619      	mov	r1, r3
 8008180:	4805      	ldr	r0, [pc, #20]	; (8008198 <MX_TIM1_Init+0xd8>)
 8008182:	f006 fb57 	bl	800e834 <HAL_TIMEx_ConfigBreakDeadTime>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d001      	beq.n	8008190 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 800818c:	f7ff fcfc 	bl	8007b88 <Error_Handler>
  }

}
 8008190:	bf00      	nop
 8008192:	3768      	adds	r7, #104	; 0x68
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	20002c08 	.word	0x20002c08
 800819c:	40012c00 	.word	0x40012c00

080081a0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b088      	sub	sp, #32
 80081a4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80081a6:	f107 0310 	add.w	r3, r7, #16
 80081aa:	2200      	movs	r2, #0
 80081ac:	601a      	str	r2, [r3, #0]
 80081ae:	605a      	str	r2, [r3, #4]
 80081b0:	609a      	str	r2, [r3, #8]
 80081b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081b4:	1d3b      	adds	r3, r7, #4
 80081b6:	2200      	movs	r2, #0
 80081b8:	601a      	str	r2, [r3, #0]
 80081ba:	605a      	str	r2, [r3, #4]
 80081bc:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80081be:	4b1d      	ldr	r3, [pc, #116]	; (8008234 <MX_TIM2_Init+0x94>)
 80081c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80081c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80081c6:	4b1b      	ldr	r3, [pc, #108]	; (8008234 <MX_TIM2_Init+0x94>)
 80081c8:	2200      	movs	r2, #0
 80081ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80081cc:	4b19      	ldr	r3, [pc, #100]	; (8008234 <MX_TIM2_Init+0x94>)
 80081ce:	2200      	movs	r2, #0
 80081d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 80081d2:	4b18      	ldr	r3, [pc, #96]	; (8008234 <MX_TIM2_Init+0x94>)
 80081d4:	2201      	movs	r2, #1
 80081d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80081d8:	4b16      	ldr	r3, [pc, #88]	; (8008234 <MX_TIM2_Init+0x94>)
 80081da:	2200      	movs	r2, #0
 80081dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80081de:	4b15      	ldr	r3, [pc, #84]	; (8008234 <MX_TIM2_Init+0x94>)
 80081e0:	2280      	movs	r2, #128	; 0x80
 80081e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80081e4:	4813      	ldr	r0, [pc, #76]	; (8008234 <MX_TIM2_Init+0x94>)
 80081e6:	f004 feb9 	bl	800cf5c <HAL_TIM_Base_Init>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d001      	beq.n	80081f4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80081f0:	f7ff fcca 	bl	8007b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80081f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80081f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80081fa:	f107 0310 	add.w	r3, r7, #16
 80081fe:	4619      	mov	r1, r3
 8008200:	480c      	ldr	r0, [pc, #48]	; (8008234 <MX_TIM2_Init+0x94>)
 8008202:	f005 fccb 	bl	800db9c <HAL_TIM_ConfigClockSource>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d001      	beq.n	8008210 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800820c:	f7ff fcbc 	bl	8007b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008210:	2320      	movs	r3, #32
 8008212:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008214:	2300      	movs	r3, #0
 8008216:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008218:	1d3b      	adds	r3, r7, #4
 800821a:	4619      	mov	r1, r3
 800821c:	4805      	ldr	r0, [pc, #20]	; (8008234 <MX_TIM2_Init+0x94>)
 800821e:	f006 fa73 	bl	800e708 <HAL_TIMEx_MasterConfigSynchronization>
 8008222:	4603      	mov	r3, r0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d001      	beq.n	800822c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8008228:	f7ff fcae 	bl	8007b88 <Error_Handler>
  }

}
 800822c:	bf00      	nop
 800822e:	3720      	adds	r7, #32
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	20002c54 	.word	0x20002c54

08008238 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b088      	sub	sp, #32
 800823c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800823e:	f107 0310 	add.w	r3, r7, #16
 8008242:	2200      	movs	r2, #0
 8008244:	601a      	str	r2, [r3, #0]
 8008246:	605a      	str	r2, [r3, #4]
 8008248:	609a      	str	r2, [r3, #8]
 800824a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800824c:	1d3b      	adds	r3, r7, #4
 800824e:	2200      	movs	r2, #0
 8008250:	601a      	str	r2, [r3, #0]
 8008252:	605a      	str	r2, [r3, #4]
 8008254:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8008256:	4b1d      	ldr	r3, [pc, #116]	; (80082cc <MX_TIM3_Init+0x94>)
 8008258:	4a1d      	ldr	r2, [pc, #116]	; (80082d0 <MX_TIM3_Init+0x98>)
 800825a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800825c:	4b1b      	ldr	r3, [pc, #108]	; (80082cc <MX_TIM3_Init+0x94>)
 800825e:	2200      	movs	r2, #0
 8008260:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8008262:	4b1a      	ldr	r3, [pc, #104]	; (80082cc <MX_TIM3_Init+0x94>)
 8008264:	2210      	movs	r2, #16
 8008266:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8008268:	4b18      	ldr	r3, [pc, #96]	; (80082cc <MX_TIM3_Init+0x94>)
 800826a:	2201      	movs	r2, #1
 800826c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800826e:	4b17      	ldr	r3, [pc, #92]	; (80082cc <MX_TIM3_Init+0x94>)
 8008270:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008274:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008276:	4b15      	ldr	r3, [pc, #84]	; (80082cc <MX_TIM3_Init+0x94>)
 8008278:	2280      	movs	r2, #128	; 0x80
 800827a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800827c:	4813      	ldr	r0, [pc, #76]	; (80082cc <MX_TIM3_Init+0x94>)
 800827e:	f004 fe6d 	bl	800cf5c <HAL_TIM_Base_Init>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d001      	beq.n	800828c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8008288:	f7ff fc7e 	bl	8007b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800828c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008290:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008292:	f107 0310 	add.w	r3, r7, #16
 8008296:	4619      	mov	r1, r3
 8008298:	480c      	ldr	r0, [pc, #48]	; (80082cc <MX_TIM3_Init+0x94>)
 800829a:	f005 fc7f 	bl	800db9c <HAL_TIM_ConfigClockSource>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d001      	beq.n	80082a8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80082a4:	f7ff fc70 	bl	8007b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80082a8:	2320      	movs	r3, #32
 80082aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80082ac:	2300      	movs	r3, #0
 80082ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80082b0:	1d3b      	adds	r3, r7, #4
 80082b2:	4619      	mov	r1, r3
 80082b4:	4805      	ldr	r0, [pc, #20]	; (80082cc <MX_TIM3_Init+0x94>)
 80082b6:	f006 fa27 	bl	800e708 <HAL_TIMEx_MasterConfigSynchronization>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80082c0:	f7ff fc62 	bl	8007b88 <Error_Handler>
  }

}
 80082c4:	bf00      	nop
 80082c6:	3720      	adds	r7, #32
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	200022dc 	.word	0x200022dc
 80082d0:	40000400 	.word	0x40000400

080082d4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b088      	sub	sp, #32
 80082d8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80082da:	f107 0310 	add.w	r3, r7, #16
 80082de:	2200      	movs	r2, #0
 80082e0:	601a      	str	r2, [r3, #0]
 80082e2:	605a      	str	r2, [r3, #4]
 80082e4:	609a      	str	r2, [r3, #8]
 80082e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082e8:	1d3b      	adds	r3, r7, #4
 80082ea:	2200      	movs	r2, #0
 80082ec:	601a      	str	r2, [r3, #0]
 80082ee:	605a      	str	r2, [r3, #4]
 80082f0:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 80082f2:	4b1d      	ldr	r3, [pc, #116]	; (8008368 <MX_TIM5_Init+0x94>)
 80082f4:	4a1d      	ldr	r2, [pc, #116]	; (800836c <MX_TIM5_Init+0x98>)
 80082f6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80082f8:	4b1b      	ldr	r3, [pc, #108]	; (8008368 <MX_TIM5_Init+0x94>)
 80082fa:	2200      	movs	r2, #0
 80082fc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082fe:	4b1a      	ldr	r3, [pc, #104]	; (8008368 <MX_TIM5_Init+0x94>)
 8008300:	2200      	movs	r2, #0
 8008302:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8008304:	4b18      	ldr	r3, [pc, #96]	; (8008368 <MX_TIM5_Init+0x94>)
 8008306:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800830a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800830c:	4b16      	ldr	r3, [pc, #88]	; (8008368 <MX_TIM5_Init+0x94>)
 800830e:	2200      	movs	r2, #0
 8008310:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008312:	4b15      	ldr	r3, [pc, #84]	; (8008368 <MX_TIM5_Init+0x94>)
 8008314:	2280      	movs	r2, #128	; 0x80
 8008316:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8008318:	4813      	ldr	r0, [pc, #76]	; (8008368 <MX_TIM5_Init+0x94>)
 800831a:	f004 fe1f 	bl	800cf5c <HAL_TIM_Base_Init>
 800831e:	4603      	mov	r3, r0
 8008320:	2b00      	cmp	r3, #0
 8008322:	d001      	beq.n	8008328 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8008324:	f7ff fc30 	bl	8007b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008328:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800832c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800832e:	f107 0310 	add.w	r3, r7, #16
 8008332:	4619      	mov	r1, r3
 8008334:	480c      	ldr	r0, [pc, #48]	; (8008368 <MX_TIM5_Init+0x94>)
 8008336:	f005 fc31 	bl	800db9c <HAL_TIM_ConfigClockSource>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d001      	beq.n	8008344 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8008340:	f7ff fc22 	bl	8007b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008344:	2300      	movs	r3, #0
 8008346:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008348:	2300      	movs	r3, #0
 800834a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800834c:	1d3b      	adds	r3, r7, #4
 800834e:	4619      	mov	r1, r3
 8008350:	4805      	ldr	r0, [pc, #20]	; (8008368 <MX_TIM5_Init+0x94>)
 8008352:	f006 f9d9 	bl	800e708 <HAL_TIMEx_MasterConfigSynchronization>
 8008356:	4603      	mov	r3, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	d001      	beq.n	8008360 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800835c:	f7ff fc14 	bl	8007b88 <Error_Handler>
  }

}
 8008360:	bf00      	nop
 8008362:	3720      	adds	r7, #32
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	20002bbc 	.word	0x20002bbc
 800836c:	40000c00 	.word	0x40000c00

08008370 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b094      	sub	sp, #80	; 0x50
 8008374:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008376:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800837a:	2200      	movs	r2, #0
 800837c:	601a      	str	r2, [r3, #0]
 800837e:	605a      	str	r2, [r3, #4]
 8008380:	609a      	str	r2, [r3, #8]
 8008382:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008384:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008388:	2200      	movs	r2, #0
 800838a:	601a      	str	r2, [r3, #0]
 800838c:	605a      	str	r2, [r3, #4]
 800838e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008390:	463b      	mov	r3, r7
 8008392:	2234      	movs	r2, #52	; 0x34
 8008394:	2100      	movs	r1, #0
 8008396:	4618      	mov	r0, r3
 8008398:	f007 ff56 	bl	8010248 <memset>

  htim8.Instance = TIM8;
 800839c:	4b26      	ldr	r3, [pc, #152]	; (8008438 <MX_TIM8_Init+0xc8>)
 800839e:	4a27      	ldr	r2, [pc, #156]	; (800843c <MX_TIM8_Init+0xcc>)
 80083a0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80083a2:	4b25      	ldr	r3, [pc, #148]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083a4:	2200      	movs	r2, #0
 80083a6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80083a8:	4b23      	ldr	r3, [pc, #140]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083aa:	2200      	movs	r2, #0
 80083ac:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 80083ae:	4b22      	ldr	r3, [pc, #136]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083b0:	2201      	movs	r2, #1
 80083b2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80083b4:	4b20      	ldr	r3, [pc, #128]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80083ba:	4b1f      	ldr	r3, [pc, #124]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083bc:	2200      	movs	r2, #0
 80083be:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80083c0:	4b1d      	ldr	r3, [pc, #116]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083c2:	2280      	movs	r2, #128	; 0x80
 80083c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80083c6:	481c      	ldr	r0, [pc, #112]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083c8:	f004 fdc8 	bl	800cf5c <HAL_TIM_Base_Init>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d001      	beq.n	80083d6 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80083d2:	f7ff fbd9 	bl	8007b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80083d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083da:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80083dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80083e0:	4619      	mov	r1, r3
 80083e2:	4815      	ldr	r0, [pc, #84]	; (8008438 <MX_TIM8_Init+0xc8>)
 80083e4:	f005 fbda 	bl	800db9c <HAL_TIM_ConfigClockSource>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80083ee:	f7ff fbcb 	bl	8007b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80083f2:	2320      	movs	r3, #32
 80083f4:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80083f6:	2300      	movs	r3, #0
 80083f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083fa:	2300      	movs	r3, #0
 80083fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80083fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008402:	4619      	mov	r1, r3
 8008404:	480c      	ldr	r0, [pc, #48]	; (8008438 <MX_TIM8_Init+0xc8>)
 8008406:	f006 f97f 	bl	800e708 <HAL_TIMEx_MasterConfigSynchronization>
 800840a:	4603      	mov	r3, r0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d001      	beq.n	8008414 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8008410:	f7ff fbba 	bl	8007b88 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008414:	2300      	movs	r3, #0
 8008416:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008418:	2300      	movs	r3, #0
 800841a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800841c:	463b      	mov	r3, r7
 800841e:	4619      	mov	r1, r3
 8008420:	4805      	ldr	r0, [pc, #20]	; (8008438 <MX_TIM8_Init+0xc8>)
 8008422:	f006 fa07 	bl	800e834 <HAL_TIMEx_ConfigBreakDeadTime>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d001      	beq.n	8008430 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 800842c:	f7ff fbac 	bl	8007b88 <Error_Handler>
  }

}
 8008430:	bf00      	nop
 8008432:	3750      	adds	r7, #80	; 0x50
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}
 8008438:	20002ad8 	.word	0x20002ad8
 800843c:	40013400 	.word	0x40013400

08008440 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b088      	sub	sp, #32
 8008444:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008446:	f107 0310 	add.w	r3, r7, #16
 800844a:	2200      	movs	r2, #0
 800844c:	601a      	str	r2, [r3, #0]
 800844e:	605a      	str	r2, [r3, #4]
 8008450:	609a      	str	r2, [r3, #8]
 8008452:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008454:	1d3b      	adds	r3, r7, #4
 8008456:	2200      	movs	r2, #0
 8008458:	601a      	str	r2, [r3, #0]
 800845a:	605a      	str	r2, [r3, #4]
 800845c:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 800845e:	4b1f      	ldr	r3, [pc, #124]	; (80084dc <MX_TIM15_Init+0x9c>)
 8008460:	4a1f      	ldr	r2, [pc, #124]	; (80084e0 <MX_TIM15_Init+0xa0>)
 8008462:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8008464:	4b1d      	ldr	r3, [pc, #116]	; (80084dc <MX_TIM15_Init+0x9c>)
 8008466:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800846a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800846c:	4b1b      	ldr	r3, [pc, #108]	; (80084dc <MX_TIM15_Init+0x9c>)
 800846e:	2200      	movs	r2, #0
 8008470:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8008472:	4b1a      	ldr	r3, [pc, #104]	; (80084dc <MX_TIM15_Init+0x9c>)
 8008474:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008478:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800847a:	4b18      	ldr	r3, [pc, #96]	; (80084dc <MX_TIM15_Init+0x9c>)
 800847c:	2200      	movs	r2, #0
 800847e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8008480:	4b16      	ldr	r3, [pc, #88]	; (80084dc <MX_TIM15_Init+0x9c>)
 8008482:	2200      	movs	r2, #0
 8008484:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008486:	4b15      	ldr	r3, [pc, #84]	; (80084dc <MX_TIM15_Init+0x9c>)
 8008488:	2200      	movs	r2, #0
 800848a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800848c:	4813      	ldr	r0, [pc, #76]	; (80084dc <MX_TIM15_Init+0x9c>)
 800848e:	f004 fd65 	bl	800cf5c <HAL_TIM_Base_Init>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d001      	beq.n	800849c <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8008498:	f7ff fb76 	bl	8007b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800849c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80084a2:	f107 0310 	add.w	r3, r7, #16
 80084a6:	4619      	mov	r1, r3
 80084a8:	480c      	ldr	r0, [pc, #48]	; (80084dc <MX_TIM15_Init+0x9c>)
 80084aa:	f005 fb77 	bl	800db9c <HAL_TIM_ConfigClockSource>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d001      	beq.n	80084b8 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80084b4:	f7ff fb68 	bl	8007b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80084b8:	2300      	movs	r3, #0
 80084ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80084bc:	2300      	movs	r3, #0
 80084be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80084c0:	1d3b      	adds	r3, r7, #4
 80084c2:	4619      	mov	r1, r3
 80084c4:	4805      	ldr	r0, [pc, #20]	; (80084dc <MX_TIM15_Init+0x9c>)
 80084c6:	f006 f91f 	bl	800e708 <HAL_TIMEx_MasterConfigSynchronization>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d001      	beq.n	80084d4 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 80084d0:	f7ff fb5a 	bl	8007b88 <Error_Handler>
  }

}
 80084d4:	bf00      	nop
 80084d6:	3720      	adds	r7, #32
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}
 80084dc:	20002b24 	.word	0x20002b24
 80084e0:	40014000 	.word	0x40014000

080084e4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 80084e8:	4b10      	ldr	r3, [pc, #64]	; (800852c <MX_TIM16_Init+0x48>)
 80084ea:	4a11      	ldr	r2, [pc, #68]	; (8008530 <MX_TIM16_Init+0x4c>)
 80084ec:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 80084ee:	4b0f      	ldr	r3, [pc, #60]	; (800852c <MX_TIM16_Init+0x48>)
 80084f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084f4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80084f6:	4b0d      	ldr	r3, [pc, #52]	; (800852c <MX_TIM16_Init+0x48>)
 80084f8:	2200      	movs	r2, #0
 80084fa:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80084fc:	4b0b      	ldr	r3, [pc, #44]	; (800852c <MX_TIM16_Init+0x48>)
 80084fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008502:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008504:	4b09      	ldr	r3, [pc, #36]	; (800852c <MX_TIM16_Init+0x48>)
 8008506:	2200      	movs	r2, #0
 8008508:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800850a:	4b08      	ldr	r3, [pc, #32]	; (800852c <MX_TIM16_Init+0x48>)
 800850c:	2200      	movs	r2, #0
 800850e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008510:	4b06      	ldr	r3, [pc, #24]	; (800852c <MX_TIM16_Init+0x48>)
 8008512:	2200      	movs	r2, #0
 8008514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008516:	4805      	ldr	r0, [pc, #20]	; (800852c <MX_TIM16_Init+0x48>)
 8008518:	f004 fd20 	bl	800cf5c <HAL_TIM_Base_Init>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8008522:	f7ff fb31 	bl	8007b88 <Error_Handler>
  }

}
 8008526:	bf00      	nop
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	20002ca0 	.word	0x20002ca0
 8008530:	40014400 	.word	0x40014400

08008534 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8008538:	4b10      	ldr	r3, [pc, #64]	; (800857c <MX_TIM17_Init+0x48>)
 800853a:	4a11      	ldr	r2, [pc, #68]	; (8008580 <MX_TIM17_Init+0x4c>)
 800853c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1024;
 800853e:	4b0f      	ldr	r3, [pc, #60]	; (800857c <MX_TIM17_Init+0x48>)
 8008540:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008544:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008546:	4b0d      	ldr	r3, [pc, #52]	; (800857c <MX_TIM17_Init+0x48>)
 8008548:	2200      	movs	r2, #0
 800854a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1024;
 800854c:	4b0b      	ldr	r3, [pc, #44]	; (800857c <MX_TIM17_Init+0x48>)
 800854e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008552:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008554:	4b09      	ldr	r3, [pc, #36]	; (800857c <MX_TIM17_Init+0x48>)
 8008556:	2200      	movs	r2, #0
 8008558:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800855a:	4b08      	ldr	r3, [pc, #32]	; (800857c <MX_TIM17_Init+0x48>)
 800855c:	2200      	movs	r2, #0
 800855e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008560:	4b06      	ldr	r3, [pc, #24]	; (800857c <MX_TIM17_Init+0x48>)
 8008562:	2200      	movs	r2, #0
 8008564:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8008566:	4805      	ldr	r0, [pc, #20]	; (800857c <MX_TIM17_Init+0x48>)
 8008568:	f004 fcf8 	bl	800cf5c <HAL_TIM_Base_Init>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8008572:	f7ff fb09 	bl	8007b88 <Error_Handler>
  }

}
 8008576:	bf00      	nop
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	20002b70 	.word	0x20002b70
 8008580:	40014800 	.word	0x40014800

08008584 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b08a      	sub	sp, #40	; 0x28
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800858c:	f107 0314 	add.w	r3, r7, #20
 8008590:	2200      	movs	r2, #0
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	605a      	str	r2, [r3, #4]
 8008596:	609a      	str	r2, [r3, #8]
 8008598:	60da      	str	r2, [r3, #12]
 800859a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a1f      	ldr	r2, [pc, #124]	; (8008620 <HAL_TIM_Encoder_MspInit+0x9c>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d137      	bne.n	8008616 <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80085a6:	4b1f      	ldr	r3, [pc, #124]	; (8008624 <HAL_TIM_Encoder_MspInit+0xa0>)
 80085a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085aa:	4a1e      	ldr	r2, [pc, #120]	; (8008624 <HAL_TIM_Encoder_MspInit+0xa0>)
 80085ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80085b0:	6613      	str	r3, [r2, #96]	; 0x60
 80085b2:	4b1c      	ldr	r3, [pc, #112]	; (8008624 <HAL_TIM_Encoder_MspInit+0xa0>)
 80085b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085ba:	613b      	str	r3, [r7, #16]
 80085bc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80085be:	4b19      	ldr	r3, [pc, #100]	; (8008624 <HAL_TIM_Encoder_MspInit+0xa0>)
 80085c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085c2:	4a18      	ldr	r2, [pc, #96]	; (8008624 <HAL_TIM_Encoder_MspInit+0xa0>)
 80085c4:	f043 0304 	orr.w	r3, r3, #4
 80085c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80085ca:	4b16      	ldr	r3, [pc, #88]	; (8008624 <HAL_TIM_Encoder_MspInit+0xa0>)
 80085cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085ce:	f003 0304 	and.w	r3, r3, #4
 80085d2:	60fb      	str	r3, [r7, #12]
 80085d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80085d6:	2303      	movs	r3, #3
 80085d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085da:	2302      	movs	r3, #2
 80085dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085de:	2300      	movs	r3, #0
 80085e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085e2:	2300      	movs	r3, #0
 80085e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80085e6:	2302      	movs	r3, #2
 80085e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80085ea:	f107 0314 	add.w	r3, r7, #20
 80085ee:	4619      	mov	r1, r3
 80085f0:	480d      	ldr	r0, [pc, #52]	; (8008628 <HAL_TIM_Encoder_MspInit+0xa4>)
 80085f2:	f003 f9ad 	bl	800b950 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80085f6:	2200      	movs	r2, #0
 80085f8:	2100      	movs	r1, #0
 80085fa:	2018      	movs	r0, #24
 80085fc:	f002 fa7b 	bl	800aaf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008600:	2018      	movs	r0, #24
 8008602:	f002 fa92 	bl	800ab2a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8008606:	2200      	movs	r2, #0
 8008608:	2101      	movs	r1, #1
 800860a:	201a      	movs	r0, #26
 800860c:	f002 fa73 	bl	800aaf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008610:	201a      	movs	r0, #26
 8008612:	f002 fa8a 	bl	800ab2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008616:	bf00      	nop
 8008618:	3728      	adds	r7, #40	; 0x28
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	40012c00 	.word	0x40012c00
 8008624:	40021000 	.word	0x40021000
 8008628:	48000800 	.word	0x48000800

0800862c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b08a      	sub	sp, #40	; 0x28
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800863c:	d10c      	bne.n	8008658 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800863e:	4b4e      	ldr	r3, [pc, #312]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008642:	4a4d      	ldr	r2, [pc, #308]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008644:	f043 0301 	orr.w	r3, r3, #1
 8008648:	6593      	str	r3, [r2, #88]	; 0x58
 800864a:	4b4b      	ldr	r3, [pc, #300]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 800864c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800864e:	f003 0301 	and.w	r3, r3, #1
 8008652:	627b      	str	r3, [r7, #36]	; 0x24
 8008654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8008656:	e08a      	b.n	800876e <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM3)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a47      	ldr	r2, [pc, #284]	; (800877c <HAL_TIM_Base_MspInit+0x150>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d114      	bne.n	800868c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008662:	4b45      	ldr	r3, [pc, #276]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008666:	4a44      	ldr	r2, [pc, #272]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008668:	f043 0302 	orr.w	r3, r3, #2
 800866c:	6593      	str	r3, [r2, #88]	; 0x58
 800866e:	4b42      	ldr	r3, [pc, #264]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008672:	f003 0302 	and.w	r3, r3, #2
 8008676:	623b      	str	r3, [r7, #32]
 8008678:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800867a:	2200      	movs	r2, #0
 800867c:	2100      	movs	r1, #0
 800867e:	201d      	movs	r0, #29
 8008680:	f002 fa39 	bl	800aaf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008684:	201d      	movs	r0, #29
 8008686:	f002 fa50 	bl	800ab2a <HAL_NVIC_EnableIRQ>
}
 800868a:	e070      	b.n	800876e <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM5)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a3b      	ldr	r2, [pc, #236]	; (8008780 <HAL_TIM_Base_MspInit+0x154>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d114      	bne.n	80086c0 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8008696:	4b38      	ldr	r3, [pc, #224]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800869a:	4a37      	ldr	r2, [pc, #220]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 800869c:	f043 0308 	orr.w	r3, r3, #8
 80086a0:	6593      	str	r3, [r2, #88]	; 0x58
 80086a2:	4b35      	ldr	r3, [pc, #212]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 80086a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086a6:	f003 0308 	and.w	r3, r3, #8
 80086aa:	61fb      	str	r3, [r7, #28]
 80086ac:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 80086ae:	2200      	movs	r2, #0
 80086b0:	2102      	movs	r1, #2
 80086b2:	2032      	movs	r0, #50	; 0x32
 80086b4:	f002 fa1f 	bl	800aaf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80086b8:	2032      	movs	r0, #50	; 0x32
 80086ba:	f002 fa36 	bl	800ab2a <HAL_NVIC_EnableIRQ>
}
 80086be:	e056      	b.n	800876e <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM8)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a2f      	ldr	r2, [pc, #188]	; (8008784 <HAL_TIM_Base_MspInit+0x158>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d10c      	bne.n	80086e4 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80086ca:	4b2b      	ldr	r3, [pc, #172]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 80086cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086ce:	4a2a      	ldr	r2, [pc, #168]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 80086d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80086d4:	6613      	str	r3, [r2, #96]	; 0x60
 80086d6:	4b28      	ldr	r3, [pc, #160]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 80086d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80086de:	61bb      	str	r3, [r7, #24]
 80086e0:	69bb      	ldr	r3, [r7, #24]
}
 80086e2:	e044      	b.n	800876e <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM15)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a27      	ldr	r2, [pc, #156]	; (8008788 <HAL_TIM_Base_MspInit+0x15c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d114      	bne.n	8008718 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80086ee:	4b22      	ldr	r3, [pc, #136]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 80086f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086f2:	4a21      	ldr	r2, [pc, #132]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 80086f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086f8:	6613      	str	r3, [r2, #96]	; 0x60
 80086fa:	4b1f      	ldr	r3, [pc, #124]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 80086fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008702:	617b      	str	r3, [r7, #20]
 8008704:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8008706:	2200      	movs	r2, #0
 8008708:	2100      	movs	r1, #0
 800870a:	2018      	movs	r0, #24
 800870c:	f002 f9f3 	bl	800aaf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008710:	2018      	movs	r0, #24
 8008712:	f002 fa0a 	bl	800ab2a <HAL_NVIC_EnableIRQ>
}
 8008716:	e02a      	b.n	800876e <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM16)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a1b      	ldr	r2, [pc, #108]	; (800878c <HAL_TIM_Base_MspInit+0x160>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d10c      	bne.n	800873c <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8008722:	4b15      	ldr	r3, [pc, #84]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008726:	4a14      	ldr	r2, [pc, #80]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008728:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800872c:	6613      	str	r3, [r2, #96]	; 0x60
 800872e:	4b12      	ldr	r3, [pc, #72]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008730:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008736:	613b      	str	r3, [r7, #16]
 8008738:	693b      	ldr	r3, [r7, #16]
}
 800873a:	e018      	b.n	800876e <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM17)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a13      	ldr	r2, [pc, #76]	; (8008790 <HAL_TIM_Base_MspInit+0x164>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d113      	bne.n	800876e <HAL_TIM_Base_MspInit+0x142>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8008746:	4b0c      	ldr	r3, [pc, #48]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800874a:	4a0b      	ldr	r2, [pc, #44]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 800874c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008750:	6613      	str	r3, [r2, #96]	; 0x60
 8008752:	4b09      	ldr	r3, [pc, #36]	; (8008778 <HAL_TIM_Base_MspInit+0x14c>)
 8008754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008756:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800875a:	60fb      	str	r3, [r7, #12]
 800875c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 800875e:	2200      	movs	r2, #0
 8008760:	2101      	movs	r1, #1
 8008762:	201a      	movs	r0, #26
 8008764:	f002 f9c7 	bl	800aaf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008768:	201a      	movs	r0, #26
 800876a:	f002 f9de 	bl	800ab2a <HAL_NVIC_EnableIRQ>
}
 800876e:	bf00      	nop
 8008770:	3728      	adds	r7, #40	; 0x28
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
 8008776:	bf00      	nop
 8008778:	40021000 	.word	0x40021000
 800877c:	40000400 	.word	0x40000400
 8008780:	40000c00 	.word	0x40000c00
 8008784:	40013400 	.word	0x40013400
 8008788:	40014000 	.word	0x40014000
 800878c:	40014400 	.word	0x40014400
 8008790:	40014800 	.word	0x40014800

08008794 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008794:	480d      	ldr	r0, [pc, #52]	; (80087cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008796:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008798:	480d      	ldr	r0, [pc, #52]	; (80087d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800879a:	490e      	ldr	r1, [pc, #56]	; (80087d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800879c:	4a0e      	ldr	r2, [pc, #56]	; (80087d8 <LoopForever+0xe>)
  movs r3, #0
 800879e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80087a0:	e002      	b.n	80087a8 <LoopCopyDataInit>

080087a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80087a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80087a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80087a6:	3304      	adds	r3, #4

080087a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80087a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80087aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80087ac:	d3f9      	bcc.n	80087a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80087ae:	4a0b      	ldr	r2, [pc, #44]	; (80087dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80087b0:	4c0b      	ldr	r4, [pc, #44]	; (80087e0 <LoopForever+0x16>)
  movs r3, #0
 80087b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80087b4:	e001      	b.n	80087ba <LoopFillZerobss>

080087b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80087b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80087b8:	3204      	adds	r2, #4

080087ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80087ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80087bc:	d3fb      	bcc.n	80087b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80087be:	f7ff fc69 	bl	8008094 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80087c2:	f007 fd1d 	bl	8010200 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80087c6:	f7ff f91f 	bl	8007a08 <main>

080087ca <LoopForever>:

LoopForever:
    b LoopForever
 80087ca:	e7fe      	b.n	80087ca <LoopForever>
  ldr   r0, =_estack
 80087cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80087d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80087d4:	20001e0c 	.word	0x20001e0c
  ldr r2, =_sidata
 80087d8:	08015760 	.word	0x08015760
  ldr r2, =_sbss
 80087dc:	20001e0c 	.word	0x20001e0c
  ldr r4, =_ebss
 80087e0:	20002cf4 	.word	0x20002cf4

080087e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80087e4:	e7fe      	b.n	80087e4 <ADC1_2_IRQHandler>

080087e6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80087e6:	b580      	push	{r7, lr}
 80087e8:	b082      	sub	sp, #8
 80087ea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80087ec:	2300      	movs	r3, #0
 80087ee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80087f0:	2003      	movs	r0, #3
 80087f2:	f002 f975 	bl	800aae0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80087f6:	2000      	movs	r0, #0
 80087f8:	f000 f80e 	bl	8008818 <HAL_InitTick>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d002      	beq.n	8008808 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	71fb      	strb	r3, [r7, #7]
 8008806:	e001      	b.n	800880c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008808:	f7ff fa8e 	bl	8007d28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800880c:	79fb      	ldrb	r3, [r7, #7]

}
 800880e:	4618      	mov	r0, r3
 8008810:	3708      	adds	r7, #8
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
	...

08008818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008820:	2300      	movs	r3, #0
 8008822:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008824:	4b16      	ldr	r3, [pc, #88]	; (8008880 <HAL_InitTick+0x68>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d022      	beq.n	8008872 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800882c:	4b15      	ldr	r3, [pc, #84]	; (8008884 <HAL_InitTick+0x6c>)
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	4b13      	ldr	r3, [pc, #76]	; (8008880 <HAL_InitTick+0x68>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008838:	fbb1 f3f3 	udiv	r3, r1, r3
 800883c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008840:	4618      	mov	r0, r3
 8008842:	f002 f98e 	bl	800ab62 <HAL_SYSTICK_Config>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d10f      	bne.n	800886c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b0f      	cmp	r3, #15
 8008850:	d809      	bhi.n	8008866 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008852:	2200      	movs	r2, #0
 8008854:	6879      	ldr	r1, [r7, #4]
 8008856:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800885a:	f002 f94c 	bl	800aaf6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800885e:	4a0a      	ldr	r2, [pc, #40]	; (8008888 <HAL_InitTick+0x70>)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6013      	str	r3, [r2, #0]
 8008864:	e007      	b.n	8008876 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	73fb      	strb	r3, [r7, #15]
 800886a:	e004      	b.n	8008876 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800886c:	2301      	movs	r3, #1
 800886e:	73fb      	strb	r3, [r7, #15]
 8008870:	e001      	b.n	8008876 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008876:	7bfb      	ldrb	r3, [r7, #15]
}
 8008878:	4618      	mov	r0, r3
 800887a:	3710      	adds	r7, #16
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	20000c3c 	.word	0x20000c3c
 8008884:	20000c34 	.word	0x20000c34
 8008888:	20000c38 	.word	0x20000c38

0800888c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800888c:	b480      	push	{r7}
 800888e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008890:	4b05      	ldr	r3, [pc, #20]	; (80088a8 <HAL_IncTick+0x1c>)
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	4b05      	ldr	r3, [pc, #20]	; (80088ac <HAL_IncTick+0x20>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4413      	add	r3, r2
 800889a:	4a03      	ldr	r2, [pc, #12]	; (80088a8 <HAL_IncTick+0x1c>)
 800889c:	6013      	str	r3, [r2, #0]
}
 800889e:	bf00      	nop
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr
 80088a8:	20002cec 	.word	0x20002cec
 80088ac:	20000c3c 	.word	0x20000c3c

080088b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0
  return uwTick;
 80088b4:	4b03      	ldr	r3, [pc, #12]	; (80088c4 <HAL_GetTick+0x14>)
 80088b6:	681b      	ldr	r3, [r3, #0]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	20002cec 	.word	0x20002cec

080088c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80088d0:	f7ff ffee 	bl	80088b0 <HAL_GetTick>
 80088d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088e0:	d004      	beq.n	80088ec <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80088e2:	4b09      	ldr	r3, [pc, #36]	; (8008908 <HAL_Delay+0x40>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	4413      	add	r3, r2
 80088ea:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80088ec:	bf00      	nop
 80088ee:	f7ff ffdf 	bl	80088b0 <HAL_GetTick>
 80088f2:	4602      	mov	r2, r0
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	1ad3      	subs	r3, r2, r3
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d8f7      	bhi.n	80088ee <HAL_Delay+0x26>
  {
  }
}
 80088fe:	bf00      	nop
 8008900:	3710      	adds	r7, #16
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	20000c3c 	.word	0x20000c3c

0800890c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	431a      	orrs	r2, r3
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	609a      	str	r2, [r3, #8]
}
 8008926:	bf00      	nop
 8008928:	370c      	adds	r7, #12
 800892a:	46bd      	mov	sp, r7
 800892c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008930:	4770      	bx	lr

08008932 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008932:	b480      	push	{r7}
 8008934:	b083      	sub	sp, #12
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
 800893a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	431a      	orrs	r2, r3
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	609a      	str	r2, [r3, #8]
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8008968:	4618      	mov	r0, r3
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008974:	b490      	push	{r4, r7}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]
 8008980:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	3360      	adds	r3, #96	; 0x60
 8008986:	461a      	mov	r2, r3
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	4413      	add	r3, r2
 800898e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008990:	6822      	ldr	r2, [r4, #0]
 8008992:	4b08      	ldr	r3, [pc, #32]	; (80089b4 <LL_ADC_SetOffset+0x40>)
 8008994:	4013      	ands	r3, r2
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800899c:	683a      	ldr	r2, [r7, #0]
 800899e:	430a      	orrs	r2, r1
 80089a0:	4313      	orrs	r3, r2
 80089a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089a6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80089a8:	bf00      	nop
 80089aa:	3710      	adds	r7, #16
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bc90      	pop	{r4, r7}
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	03fff000 	.word	0x03fff000

080089b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80089b8:	b490      	push	{r4, r7}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	3360      	adds	r3, #96	; 0x60
 80089c6:	461a      	mov	r2, r3
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	4413      	add	r3, r2
 80089ce:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80089d0:	6823      	ldr	r3, [r4, #0]
 80089d2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3708      	adds	r7, #8
 80089da:	46bd      	mov	sp, r7
 80089dc:	bc90      	pop	{r4, r7}
 80089de:	4770      	bx	lr

080089e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80089e0:	b490      	push	{r4, r7}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	3360      	adds	r3, #96	; 0x60
 80089f0:	461a      	mov	r2, r3
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80089fa:	6823      	ldr	r3, [r4, #0]
 80089fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008a06:	bf00      	nop
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bc90      	pop	{r4, r7}
 8008a0e:	4770      	bx	lr

08008a10 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008a10:	b490      	push	{r4, r7}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	3360      	adds	r3, #96	; 0x60
 8008a20:	461a      	mov	r2, r3
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	4413      	add	r3, r2
 8008a28:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008a2a:	6823      	ldr	r3, [r4, #0]
 8008a2c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008a36:	bf00      	nop
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bc90      	pop	{r4, r7}
 8008a3e:	4770      	bx	lr

08008a40 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008a40:	b490      	push	{r4, r7}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	3360      	adds	r3, #96	; 0x60
 8008a50:	461a      	mov	r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	009b      	lsls	r3, r3, #2
 8008a56:	4413      	add	r3, r2
 8008a58:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008a66:	bf00      	nop
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bc90      	pop	{r4, r7}
 8008a6e:	4770      	bx	lr

08008a70 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	695b      	ldr	r3, [r3, #20]
 8008a7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	431a      	orrs	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	615a      	str	r2, [r3, #20]
}
 8008a8a:	bf00      	nop
 8008a8c:	370c      	adds	r7, #12
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr

08008a96 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8008a96:	b480      	push	{r7}
 8008a98:	b083      	sub	sp, #12
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	68db      	ldr	r3, [r3, #12]
 8008aa2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d101      	bne.n	8008aae <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e000      	b.n	8008ab0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008abc:	b490      	push	{r4, r7}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	3330      	adds	r3, #48	; 0x30
 8008acc:	461a      	mov	r2, r3
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	0a1b      	lsrs	r3, r3, #8
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	f003 030c 	and.w	r3, r3, #12
 8008ad8:	4413      	add	r3, r2
 8008ada:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008adc:	6822      	ldr	r2, [r4, #0]
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	f003 031f 	and.w	r3, r3, #31
 8008ae4:	211f      	movs	r1, #31
 8008ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8008aea:	43db      	mvns	r3, r3
 8008aec:	401a      	ands	r2, r3
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	0e9b      	lsrs	r3, r3, #26
 8008af2:	f003 011f 	and.w	r1, r3, #31
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	f003 031f 	and.w	r3, r3, #31
 8008afc:	fa01 f303 	lsl.w	r3, r1, r3
 8008b00:	4313      	orrs	r3, r2
 8008b02:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008b04:	bf00      	nop
 8008b06:	3710      	adds	r7, #16
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bc90      	pop	{r4, r7}
 8008b0c:	4770      	bx	lr

08008b0e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008b0e:	b490      	push	{r4, r7}
 8008b10:	b084      	sub	sp, #16
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	60f8      	str	r0, [r7, #12]
 8008b16:	60b9      	str	r1, [r7, #8]
 8008b18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	3314      	adds	r3, #20
 8008b1e:	461a      	mov	r2, r3
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	0e5b      	lsrs	r3, r3, #25
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	f003 0304 	and.w	r3, r3, #4
 8008b2a:	4413      	add	r3, r2
 8008b2c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008b2e:	6822      	ldr	r2, [r4, #0]
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	0d1b      	lsrs	r3, r3, #20
 8008b34:	f003 031f 	and.w	r3, r3, #31
 8008b38:	2107      	movs	r1, #7
 8008b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b3e:	43db      	mvns	r3, r3
 8008b40:	401a      	ands	r2, r3
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	0d1b      	lsrs	r3, r3, #20
 8008b46:	f003 031f 	and.w	r3, r3, #31
 8008b4a:	6879      	ldr	r1, [r7, #4]
 8008b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008b50:	4313      	orrs	r3, r2
 8008b52:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008b54:	bf00      	nop
 8008b56:	3710      	adds	r7, #16
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bc90      	pop	{r4, r7}
 8008b5c:	4770      	bx	lr
	...

08008b60 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b78:	43db      	mvns	r3, r3
 8008b7a:	401a      	ands	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f003 0318 	and.w	r3, r3, #24
 8008b82:	4908      	ldr	r1, [pc, #32]	; (8008ba4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008b84:	40d9      	lsrs	r1, r3
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	400b      	ands	r3, r1
 8008b8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b8e:	431a      	orrs	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008b96:	bf00      	nop
 8008b98:	3714      	adds	r7, #20
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	0007ffff 	.word	0x0007ffff

08008ba8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	f003 031f 	and.w	r3, r3, #31
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008bd4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	6093      	str	r3, [r2, #8]
}
 8008bdc:	bf00      	nop
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008bf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008bfc:	d101      	bne.n	8008c02 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e000      	b.n	8008c04 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	370c      	adds	r7, #12
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	689b      	ldr	r3, [r3, #8]
 8008c1c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008c20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008c24:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008c2c:	bf00      	nop
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr

08008c38 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c48:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008c4c:	d101      	bne.n	8008c52 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e000      	b.n	8008c54 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008c74:	f043 0201 	orr.w	r2, r3, #1
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008c9c:	f043 0202 	orr.w	r2, r3, #2
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	689b      	ldr	r3, [r3, #8]
 8008cbc:	f003 0301 	and.w	r3, r3, #1
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d101      	bne.n	8008cc8 <LL_ADC_IsEnabled+0x18>
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e000      	b.n	8008cca <LL_ADC_IsEnabled+0x1a>
 8008cc8:	2300      	movs	r3, #0
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr

08008cd6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8008cd6:	b480      	push	{r7}
 8008cd8:	b083      	sub	sp, #12
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	f003 0302 	and.w	r3, r3, #2
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	d101      	bne.n	8008cee <LL_ADC_IsDisableOngoing+0x18>
 8008cea:	2301      	movs	r3, #1
 8008cec:	e000      	b.n	8008cf0 <LL_ADC_IsDisableOngoing+0x1a>
 8008cee:	2300      	movs	r3, #0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	370c      	adds	r7, #12
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr

08008cfc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b083      	sub	sp, #12
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008d10:	f043 0204 	orr.w	r2, r3, #4
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008d18:	bf00      	nop
 8008d1a:	370c      	adds	r7, #12
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr

08008d24 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b083      	sub	sp, #12
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008d38:	f043 0210 	orr.w	r2, r3, #16
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f003 0304 	and.w	r3, r3, #4
 8008d5c:	2b04      	cmp	r3, #4
 8008d5e:	d101      	bne.n	8008d64 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008d60:	2301      	movs	r3, #1
 8008d62:	e000      	b.n	8008d66 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	370c      	adds	r7, #12
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr

08008d72 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8008d72:	b480      	push	{r7}
 8008d74:	b083      	sub	sp, #12
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d82:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008d86:	f043 0220 	orr.w	r2, r3, #32
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8008d8e:	bf00      	nop
 8008d90:	370c      	adds	r7, #12
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008d9a:	b480      	push	{r7}
 8008d9c:	b083      	sub	sp, #12
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	f003 0308 	and.w	r3, r3, #8
 8008daa:	2b08      	cmp	r3, #8
 8008dac:	d101      	bne.n	8008db2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008dae:	2301      	movs	r3, #1
 8008db0:	e000      	b.n	8008db4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008dc0:	b590      	push	{r4, r7, lr}
 8008dc2:	b089      	sub	sp, #36	; 0x24
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d101      	bne.n	8008dda <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	e1ad      	b.n	8009136 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	695b      	ldr	r3, [r3, #20]
 8008dde:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d109      	bne.n	8008dfc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f7fe f861 	bl	8006eb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7ff fef1 	bl	8008be8 <LL_ADC_IsDeepPowerDownEnabled>
 8008e06:	4603      	mov	r3, r0
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d004      	beq.n	8008e16 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4618      	mov	r0, r3
 8008e12:	f7ff fed7 	bl	8008bc4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7ff ff0c 	bl	8008c38 <LL_ADC_IsInternalRegulatorEnabled>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d113      	bne.n	8008e4e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7ff fef0 	bl	8008c10 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008e30:	4b9e      	ldr	r3, [pc, #632]	; (80090ac <HAL_ADC_Init+0x2ec>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	099b      	lsrs	r3, r3, #6
 8008e36:	4a9e      	ldr	r2, [pc, #632]	; (80090b0 <HAL_ADC_Init+0x2f0>)
 8008e38:	fba2 2303 	umull	r2, r3, r2, r3
 8008e3c:	099b      	lsrs	r3, r3, #6
 8008e3e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008e40:	e002      	b.n	8008e48 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	3b01      	subs	r3, #1
 8008e46:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1f9      	bne.n	8008e42 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7ff fef0 	bl	8008c38 <LL_ADC_IsInternalRegulatorEnabled>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d10d      	bne.n	8008e7a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e62:	f043 0210 	orr.w	r2, r3, #16
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e6e:	f043 0201 	orr.w	r2, r3, #1
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f7ff ff64 	bl	8008d4c <LL_ADC_REG_IsConversionOngoing>
 8008e84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e8a:	f003 0310 	and.w	r3, r3, #16
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	f040 8148 	bne.w	8009124 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f040 8144 	bne.w	8009124 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ea0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008ea4:	f043 0202 	orr.w	r2, r3, #2
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f7ff fefd 	bl	8008cb0 <LL_ADC_IsEnabled>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d141      	bne.n	8008f40 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ec4:	d004      	beq.n	8008ed0 <HAL_ADC_Init+0x110>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a7a      	ldr	r2, [pc, #488]	; (80090b4 <HAL_ADC_Init+0x2f4>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d10f      	bne.n	8008ef0 <HAL_ADC_Init+0x130>
 8008ed0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008ed4:	f7ff feec 	bl	8008cb0 <LL_ADC_IsEnabled>
 8008ed8:	4604      	mov	r4, r0
 8008eda:	4876      	ldr	r0, [pc, #472]	; (80090b4 <HAL_ADC_Init+0x2f4>)
 8008edc:	f7ff fee8 	bl	8008cb0 <LL_ADC_IsEnabled>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	4323      	orrs	r3, r4
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	bf0c      	ite	eq
 8008ee8:	2301      	moveq	r3, #1
 8008eea:	2300      	movne	r3, #0
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	e012      	b.n	8008f16 <HAL_ADC_Init+0x156>
 8008ef0:	4871      	ldr	r0, [pc, #452]	; (80090b8 <HAL_ADC_Init+0x2f8>)
 8008ef2:	f7ff fedd 	bl	8008cb0 <LL_ADC_IsEnabled>
 8008ef6:	4604      	mov	r4, r0
 8008ef8:	4870      	ldr	r0, [pc, #448]	; (80090bc <HAL_ADC_Init+0x2fc>)
 8008efa:	f7ff fed9 	bl	8008cb0 <LL_ADC_IsEnabled>
 8008efe:	4603      	mov	r3, r0
 8008f00:	431c      	orrs	r4, r3
 8008f02:	486f      	ldr	r0, [pc, #444]	; (80090c0 <HAL_ADC_Init+0x300>)
 8008f04:	f7ff fed4 	bl	8008cb0 <LL_ADC_IsEnabled>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	4323      	orrs	r3, r4
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	bf0c      	ite	eq
 8008f10:	2301      	moveq	r3, #1
 8008f12:	2300      	movne	r3, #0
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d012      	beq.n	8008f40 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f22:	d004      	beq.n	8008f2e <HAL_ADC_Init+0x16e>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a62      	ldr	r2, [pc, #392]	; (80090b4 <HAL_ADC_Init+0x2f4>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d101      	bne.n	8008f32 <HAL_ADC_Init+0x172>
 8008f2e:	4a65      	ldr	r2, [pc, #404]	; (80090c4 <HAL_ADC_Init+0x304>)
 8008f30:	e000      	b.n	8008f34 <HAL_ADC_Init+0x174>
 8008f32:	4a65      	ldr	r2, [pc, #404]	; (80090c8 <HAL_ADC_Init+0x308>)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4610      	mov	r0, r2
 8008f3c:	f7ff fce6 	bl	800890c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	7f5b      	ldrb	r3, [r3, #29]
 8008f44:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008f4a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008f50:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008f56:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008f5e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008f60:	4313      	orrs	r3, r2
 8008f62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d106      	bne.n	8008f7c <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f72:	3b01      	subs	r3, #1
 8008f74:	045b      	lsls	r3, r3, #17
 8008f76:	69ba      	ldr	r2, [r7, #24]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d009      	beq.n	8008f98 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f88:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f90:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008f92:	69ba      	ldr	r2, [r7, #24]
 8008f94:	4313      	orrs	r3, r2
 8008f96:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68da      	ldr	r2, [r3, #12]
 8008f9e:	4b4b      	ldr	r3, [pc, #300]	; (80090cc <HAL_ADC_Init+0x30c>)
 8008fa0:	4013      	ands	r3, r2
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	6812      	ldr	r2, [r2, #0]
 8008fa6:	69b9      	ldr	r1, [r7, #24]
 8008fa8:	430b      	orrs	r3, r1
 8008faa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	430a      	orrs	r2, r1
 8008fc0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f7ff fec0 	bl	8008d4c <LL_ADC_REG_IsConversionOngoing>
 8008fcc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f7ff fee1 	bl	8008d9a <LL_ADC_INJ_IsConversionOngoing>
 8008fd8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d17f      	bne.n	80090e0 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d17c      	bne.n	80090e0 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008fea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008ff2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68db      	ldr	r3, [r3, #12]
 8008ffe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009002:	f023 0302 	bic.w	r3, r3, #2
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	6812      	ldr	r2, [r2, #0]
 800900a:	69b9      	ldr	r1, [r7, #24]
 800900c:	430b      	orrs	r3, r1
 800900e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	691b      	ldr	r3, [r3, #16]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d017      	beq.n	8009048 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	691a      	ldr	r2, [r3, #16]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009026:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009030:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8009034:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	6911      	ldr	r1, [r2, #16]
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	6812      	ldr	r2, [r2, #0]
 8009040:	430b      	orrs	r3, r1
 8009042:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8009046:	e013      	b.n	8009070 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	691a      	ldr	r2, [r3, #16]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009056:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	6812      	ldr	r2, [r2, #0]
 8009064:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8009068:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800906c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009076:	2b01      	cmp	r3, #1
 8009078:	d12a      	bne.n	80090d0 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009084:	f023 0304 	bic.w	r3, r3, #4
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800908c:	687a      	ldr	r2, [r7, #4]
 800908e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009090:	4311      	orrs	r1, r2
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009096:	4311      	orrs	r1, r2
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800909c:	430a      	orrs	r2, r1
 800909e:	431a      	orrs	r2, r3
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f042 0201 	orr.w	r2, r2, #1
 80090a8:	611a      	str	r2, [r3, #16]
 80090aa:	e019      	b.n	80090e0 <HAL_ADC_Init+0x320>
 80090ac:	20000c34 	.word	0x20000c34
 80090b0:	053e2d63 	.word	0x053e2d63
 80090b4:	50000100 	.word	0x50000100
 80090b8:	50000400 	.word	0x50000400
 80090bc:	50000500 	.word	0x50000500
 80090c0:	50000600 	.word	0x50000600
 80090c4:	50000300 	.word	0x50000300
 80090c8:	50000700 	.word	0x50000700
 80090cc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	691a      	ldr	r2, [r3, #16]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f022 0201 	bic.w	r2, r2, #1
 80090de:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	695b      	ldr	r3, [r3, #20]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d10c      	bne.n	8009102 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ee:	f023 010f 	bic.w	r1, r3, #15
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a1b      	ldr	r3, [r3, #32]
 80090f6:	1e5a      	subs	r2, r3, #1
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	430a      	orrs	r2, r1
 80090fe:	631a      	str	r2, [r3, #48]	; 0x30
 8009100:	e007      	b.n	8009112 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f022 020f 	bic.w	r2, r2, #15
 8009110:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009116:	f023 0303 	bic.w	r3, r3, #3
 800911a:	f043 0201 	orr.w	r2, r3, #1
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	65da      	str	r2, [r3, #92]	; 0x5c
 8009122:	e007      	b.n	8009134 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009128:	f043 0210 	orr.w	r2, r3, #16
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009134:	7ffb      	ldrb	r3, [r7, #31]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3724      	adds	r7, #36	; 0x24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd90      	pop	{r4, r7, pc}
 800913e:	bf00      	nop

08009140 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b086      	sub	sp, #24
 8009144:	af00      	add	r7, sp, #0
 8009146:	60f8      	str	r0, [r7, #12]
 8009148:	60b9      	str	r1, [r7, #8]
 800914a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009154:	d004      	beq.n	8009160 <HAL_ADC_Start_DMA+0x20>
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a58      	ldr	r2, [pc, #352]	; (80092bc <HAL_ADC_Start_DMA+0x17c>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d101      	bne.n	8009164 <HAL_ADC_Start_DMA+0x24>
 8009160:	4b57      	ldr	r3, [pc, #348]	; (80092c0 <HAL_ADC_Start_DMA+0x180>)
 8009162:	e000      	b.n	8009166 <HAL_ADC_Start_DMA+0x26>
 8009164:	4b57      	ldr	r3, [pc, #348]	; (80092c4 <HAL_ADC_Start_DMA+0x184>)
 8009166:	4618      	mov	r0, r3
 8009168:	f7ff fd1e 	bl	8008ba8 <LL_ADC_GetMultimode>
 800916c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4618      	mov	r0, r3
 8009174:	f7ff fdea 	bl	8008d4c <LL_ADC_REG_IsConversionOngoing>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 8096 	bne.w	80092ac <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009186:	2b01      	cmp	r3, #1
 8009188:	d101      	bne.n	800918e <HAL_ADC_Start_DMA+0x4e>
 800918a:	2302      	movs	r3, #2
 800918c:	e091      	b.n	80092b2 <HAL_ADC_Start_DMA+0x172>
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2201      	movs	r2, #1
 8009192:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d005      	beq.n	80091a8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	2b05      	cmp	r3, #5
 80091a0:	d002      	beq.n	80091a8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	2b09      	cmp	r3, #9
 80091a6:	d17a      	bne.n	800929e <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f000 fd71 	bl	8009c90 <ADC_Enable>
 80091ae:	4603      	mov	r3, r0
 80091b0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80091b2:	7dfb      	ldrb	r3, [r7, #23]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d16d      	bne.n	8009294 <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80091c0:	f023 0301 	bic.w	r3, r3, #1
 80091c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a3a      	ldr	r2, [pc, #232]	; (80092bc <HAL_ADC_Start_DMA+0x17c>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d009      	beq.n	80091ea <HAL_ADC_Start_DMA+0xaa>
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a3b      	ldr	r2, [pc, #236]	; (80092c8 <HAL_ADC_Start_DMA+0x188>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d002      	beq.n	80091e6 <HAL_ADC_Start_DMA+0xa6>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	e003      	b.n	80091ee <HAL_ADC_Start_DMA+0xae>
 80091e6:	4b39      	ldr	r3, [pc, #228]	; (80092cc <HAL_ADC_Start_DMA+0x18c>)
 80091e8:	e001      	b.n	80091ee <HAL_ADC_Start_DMA+0xae>
 80091ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	6812      	ldr	r2, [r2, #0]
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d002      	beq.n	80091fc <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d105      	bne.n	8009208 <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009200:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800920c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009210:	2b00      	cmp	r3, #0
 8009212:	d006      	beq.n	8009222 <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009218:	f023 0206 	bic.w	r2, r3, #6
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	661a      	str	r2, [r3, #96]	; 0x60
 8009220:	e002      	b.n	8009228 <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2200      	movs	r2, #0
 8009226:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800922c:	4a28      	ldr	r2, [pc, #160]	; (80092d0 <HAL_ADC_Start_DMA+0x190>)
 800922e:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009234:	4a27      	ldr	r2, [pc, #156]	; (80092d4 <HAL_ADC_Start_DMA+0x194>)
 8009236:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800923c:	4a26      	ldr	r2, [pc, #152]	; (80092d8 <HAL_ADC_Start_DMA+0x198>)
 800923e:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	221c      	movs	r2, #28
 8009246:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2200      	movs	r2, #0
 800924c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	685a      	ldr	r2, [r3, #4]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f042 0210 	orr.w	r2, r2, #16
 800925e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68da      	ldr	r2, [r3, #12]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f042 0201 	orr.w	r2, r2, #1
 800926e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	3340      	adds	r3, #64	; 0x40
 800927a:	4619      	mov	r1, r3
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f002 f942 	bl	800b508 <HAL_DMA_Start_IT>
 8009284:	4603      	mov	r3, r0
 8009286:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4618      	mov	r0, r3
 800928e:	f7ff fd35 	bl	8008cfc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8009292:	e00d      	b.n	80092b0 <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800929c:	e008      	b.n	80092b0 <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80092aa:	e001      	b.n	80092b0 <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80092ac:	2302      	movs	r3, #2
 80092ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80092b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3718      	adds	r7, #24
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	50000100 	.word	0x50000100
 80092c0:	50000300 	.word	0x50000300
 80092c4:	50000700 	.word	0x50000700
 80092c8:	50000500 	.word	0x50000500
 80092cc:	50000400 	.word	0x50000400
 80092d0:	08009df5 	.word	0x08009df5
 80092d4:	08009ecd 	.word	0x08009ecd
 80092d8:	08009ee9 	.word	0x08009ee9

080092dc <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d101      	bne.n	80092f2 <HAL_ADC_Stop_DMA+0x16>
 80092ee:	2302      	movs	r3, #2
 80092f0:	e051      	b.n	8009396 <HAL_ADC_Stop_DMA+0xba>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2201      	movs	r2, #1
 80092f6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80092fa:	2103      	movs	r1, #3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fc13 	bl	8009b28 <ADC_ConversionStop>
 8009302:	4603      	mov	r3, r0
 8009304:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009306:	7bfb      	ldrb	r3, [r7, #15]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d13f      	bne.n	800938c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68da      	ldr	r2, [r3, #12]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f022 0201 	bic.w	r2, r2, #1
 800931a:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009320:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b02      	cmp	r3, #2
 8009328:	d10f      	bne.n	800934a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800932e:	4618      	mov	r0, r3
 8009330:	f002 f965 	bl	800b5fe <HAL_DMA_Abort>
 8009334:	4603      	mov	r3, r0
 8009336:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8009338:	7bfb      	ldrb	r3, [r7, #15]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d005      	beq.n	800934a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009342:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	685a      	ldr	r2, [r3, #4]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f022 0210 	bic.w	r2, r2, #16
 8009358:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800935a:	7bfb      	ldrb	r3, [r7, #15]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d105      	bne.n	800936c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 fcef 	bl	8009d44 <ADC_Disable>
 8009366:	4603      	mov	r3, r0
 8009368:	73fb      	strb	r3, [r7, #15]
 800936a:	e002      	b.n	8009372 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f000 fce9 	bl	8009d44 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009372:	7bfb      	ldrb	r3, [r7, #15]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d109      	bne.n	800938c <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800937c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009380:	f023 0301 	bic.w	r3, r3, #1
 8009384:	f043 0201 	orr.w	r2, r3, #1
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8009394:	7bfb      	ldrb	r3, [r7, #15]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3710      	adds	r7, #16
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800939e:	b480      	push	{r7}
 80093a0:	b083      	sub	sp, #12
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80093a6:	bf00      	nop
 80093a8:	370c      	adds	r7, #12
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr

080093b2 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80093b2:	b480      	push	{r7}
 80093b4:	b083      	sub	sp, #12
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80093ba:	bf00      	nop
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr
	...

080093c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b0a6      	sub	sp, #152	; 0x98
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80093d2:	2300      	movs	r3, #0
 80093d4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80093d8:	2300      	movs	r3, #0
 80093da:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d101      	bne.n	80093ea <HAL_ADC_ConfigChannel+0x22>
 80093e6:	2302      	movs	r3, #2
 80093e8:	e38e      	b.n	8009b08 <HAL_ADC_ConfigChannel+0x740>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2201      	movs	r2, #1
 80093ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7ff fca8 	bl	8008d4c <LL_ADC_REG_IsConversionOngoing>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f040 836f 	bne.w	8009ae2 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6818      	ldr	r0, [r3, #0]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	6859      	ldr	r1, [r3, #4]
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	461a      	mov	r2, r3
 8009412:	f7ff fb53 	bl	8008abc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4618      	mov	r0, r3
 800941c:	f7ff fc96 	bl	8008d4c <LL_ADC_REG_IsConversionOngoing>
 8009420:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4618      	mov	r0, r3
 800942a:	f7ff fcb6 	bl	8008d9a <LL_ADC_INJ_IsConversionOngoing>
 800942e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009432:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009436:	2b00      	cmp	r3, #0
 8009438:	f040 817b 	bne.w	8009732 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800943c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009440:	2b00      	cmp	r3, #0
 8009442:	f040 8176 	bne.w	8009732 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800944e:	d10f      	bne.n	8009470 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6818      	ldr	r0, [r3, #0]
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2200      	movs	r2, #0
 800945a:	4619      	mov	r1, r3
 800945c:	f7ff fb57 	bl	8008b0e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009468:	4618      	mov	r0, r3
 800946a:	f7ff fb01 	bl	8008a70 <LL_ADC_SetSamplingTimeCommonConfig>
 800946e:	e00e      	b.n	800948e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6818      	ldr	r0, [r3, #0]
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	6819      	ldr	r1, [r3, #0]
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	461a      	mov	r2, r3
 800947e:	f7ff fb46 	bl	8008b0e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2100      	movs	r1, #0
 8009488:	4618      	mov	r0, r3
 800948a:	f7ff faf1 	bl	8008a70 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	695a      	ldr	r2, [r3, #20]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	08db      	lsrs	r3, r3, #3
 800949a:	f003 0303 	and.w	r3, r3, #3
 800949e:	005b      	lsls	r3, r3, #1
 80094a0:	fa02 f303 	lsl.w	r3, r2, r3
 80094a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	691b      	ldr	r3, [r3, #16]
 80094ac:	2b04      	cmp	r3, #4
 80094ae:	d022      	beq.n	80094f6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6818      	ldr	r0, [r3, #0]
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	6919      	ldr	r1, [r3, #16]
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	681a      	ldr	r2, [r3, #0]
 80094bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80094c0:	f7ff fa58 	bl	8008974 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6818      	ldr	r0, [r3, #0]
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	6919      	ldr	r1, [r3, #16]
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	461a      	mov	r2, r3
 80094d2:	f7ff fa9d 	bl	8008a10 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6818      	ldr	r0, [r3, #0]
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	6919      	ldr	r1, [r3, #16]
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	7f1b      	ldrb	r3, [r3, #28]
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d102      	bne.n	80094ec <HAL_ADC_ConfigChannel+0x124>
 80094e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80094ea:	e000      	b.n	80094ee <HAL_ADC_ConfigChannel+0x126>
 80094ec:	2300      	movs	r3, #0
 80094ee:	461a      	mov	r2, r3
 80094f0:	f7ff faa6 	bl	8008a40 <LL_ADC_SetOffsetSaturation>
 80094f4:	e11d      	b.n	8009732 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	2100      	movs	r1, #0
 80094fc:	4618      	mov	r0, r3
 80094fe:	f7ff fa5b 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 8009502:	4603      	mov	r3, r0
 8009504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009508:	2b00      	cmp	r3, #0
 800950a:	d10a      	bne.n	8009522 <HAL_ADC_ConfigChannel+0x15a>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2100      	movs	r1, #0
 8009512:	4618      	mov	r0, r3
 8009514:	f7ff fa50 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 8009518:	4603      	mov	r3, r0
 800951a:	0e9b      	lsrs	r3, r3, #26
 800951c:	f003 021f 	and.w	r2, r3, #31
 8009520:	e012      	b.n	8009548 <HAL_ADC_ConfigChannel+0x180>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	2100      	movs	r1, #0
 8009528:	4618      	mov	r0, r3
 800952a:	f7ff fa45 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 800952e:	4603      	mov	r3, r0
 8009530:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009534:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009538:	fa93 f3a3 	rbit	r3, r3
 800953c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800953e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009540:	fab3 f383 	clz	r3, r3
 8009544:	b2db      	uxtb	r3, r3
 8009546:	461a      	mov	r2, r3
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009550:	2b00      	cmp	r3, #0
 8009552:	d105      	bne.n	8009560 <HAL_ADC_ConfigChannel+0x198>
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	0e9b      	lsrs	r3, r3, #26
 800955a:	f003 031f 	and.w	r3, r3, #31
 800955e:	e00a      	b.n	8009576 <HAL_ADC_ConfigChannel+0x1ae>
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009566:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009568:	fa93 f3a3 	rbit	r3, r3
 800956c:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 800956e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009570:	fab3 f383 	clz	r3, r3
 8009574:	b2db      	uxtb	r3, r3
 8009576:	429a      	cmp	r2, r3
 8009578:	d106      	bne.n	8009588 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2200      	movs	r2, #0
 8009580:	2100      	movs	r1, #0
 8009582:	4618      	mov	r0, r3
 8009584:	f7ff fa2c 	bl	80089e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2101      	movs	r1, #1
 800958e:	4618      	mov	r0, r3
 8009590:	f7ff fa12 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 8009594:	4603      	mov	r3, r0
 8009596:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800959a:	2b00      	cmp	r3, #0
 800959c:	d10a      	bne.n	80095b4 <HAL_ADC_ConfigChannel+0x1ec>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2101      	movs	r1, #1
 80095a4:	4618      	mov	r0, r3
 80095a6:	f7ff fa07 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 80095aa:	4603      	mov	r3, r0
 80095ac:	0e9b      	lsrs	r3, r3, #26
 80095ae:	f003 021f 	and.w	r2, r3, #31
 80095b2:	e010      	b.n	80095d6 <HAL_ADC_ConfigChannel+0x20e>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2101      	movs	r1, #1
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7ff f9fc 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 80095c0:	4603      	mov	r3, r0
 80095c2:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80095c6:	fa93 f3a3 	rbit	r3, r3
 80095ca:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80095cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095ce:	fab3 f383 	clz	r3, r3
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	461a      	mov	r2, r3
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d105      	bne.n	80095ee <HAL_ADC_ConfigChannel+0x226>
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	0e9b      	lsrs	r3, r3, #26
 80095e8:	f003 031f 	and.w	r3, r3, #31
 80095ec:	e00a      	b.n	8009604 <HAL_ADC_ConfigChannel+0x23c>
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80095f6:	fa93 f3a3 	rbit	r3, r3
 80095fa:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80095fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80095fe:	fab3 f383 	clz	r3, r3
 8009602:	b2db      	uxtb	r3, r3
 8009604:	429a      	cmp	r2, r3
 8009606:	d106      	bne.n	8009616 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2200      	movs	r2, #0
 800960e:	2101      	movs	r1, #1
 8009610:	4618      	mov	r0, r3
 8009612:	f7ff f9e5 	bl	80089e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	2102      	movs	r1, #2
 800961c:	4618      	mov	r0, r3
 800961e:	f7ff f9cb 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 8009622:	4603      	mov	r3, r0
 8009624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <HAL_ADC_ConfigChannel+0x27a>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2102      	movs	r1, #2
 8009632:	4618      	mov	r0, r3
 8009634:	f7ff f9c0 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 8009638:	4603      	mov	r3, r0
 800963a:	0e9b      	lsrs	r3, r3, #26
 800963c:	f003 021f 	and.w	r2, r3, #31
 8009640:	e010      	b.n	8009664 <HAL_ADC_ConfigChannel+0x29c>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	2102      	movs	r1, #2
 8009648:	4618      	mov	r0, r3
 800964a:	f7ff f9b5 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 800964e:	4603      	mov	r3, r0
 8009650:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009652:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009654:	fa93 f3a3 	rbit	r3, r3
 8009658:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800965a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800965c:	fab3 f383 	clz	r3, r3
 8009660:	b2db      	uxtb	r3, r3
 8009662:	461a      	mov	r2, r3
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800966c:	2b00      	cmp	r3, #0
 800966e:	d105      	bne.n	800967c <HAL_ADC_ConfigChannel+0x2b4>
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	0e9b      	lsrs	r3, r3, #26
 8009676:	f003 031f 	and.w	r3, r3, #31
 800967a:	e00a      	b.n	8009692 <HAL_ADC_ConfigChannel+0x2ca>
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009682:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009684:	fa93 f3a3 	rbit	r3, r3
 8009688:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800968a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800968c:	fab3 f383 	clz	r3, r3
 8009690:	b2db      	uxtb	r3, r3
 8009692:	429a      	cmp	r2, r3
 8009694:	d106      	bne.n	80096a4 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2200      	movs	r2, #0
 800969c:	2102      	movs	r1, #2
 800969e:	4618      	mov	r0, r3
 80096a0:	f7ff f99e 	bl	80089e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	2103      	movs	r1, #3
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7ff f984 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 80096b0:	4603      	mov	r3, r0
 80096b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d10a      	bne.n	80096d0 <HAL_ADC_ConfigChannel+0x308>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2103      	movs	r1, #3
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7ff f979 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 80096c6:	4603      	mov	r3, r0
 80096c8:	0e9b      	lsrs	r3, r3, #26
 80096ca:	f003 021f 	and.w	r2, r3, #31
 80096ce:	e010      	b.n	80096f2 <HAL_ADC_ConfigChannel+0x32a>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	2103      	movs	r1, #3
 80096d6:	4618      	mov	r0, r3
 80096d8:	f7ff f96e 	bl	80089b8 <LL_ADC_GetOffsetChannel>
 80096dc:	4603      	mov	r3, r0
 80096de:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096e2:	fa93 f3a3 	rbit	r3, r3
 80096e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80096e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096ea:	fab3 f383 	clz	r3, r3
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	461a      	mov	r2, r3
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d105      	bne.n	800970a <HAL_ADC_ConfigChannel+0x342>
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	0e9b      	lsrs	r3, r3, #26
 8009704:	f003 031f 	and.w	r3, r3, #31
 8009708:	e00a      	b.n	8009720 <HAL_ADC_ConfigChannel+0x358>
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009710:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009712:	fa93 f3a3 	rbit	r3, r3
 8009716:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8009718:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800971a:	fab3 f383 	clz	r3, r3
 800971e:	b2db      	uxtb	r3, r3
 8009720:	429a      	cmp	r2, r3
 8009722:	d106      	bne.n	8009732 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	2200      	movs	r2, #0
 800972a:	2103      	movs	r1, #3
 800972c:	4618      	mov	r0, r3
 800972e:	f7ff f957 	bl	80089e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4618      	mov	r0, r3
 8009738:	f7ff faba 	bl	8008cb0 <LL_ADC_IsEnabled>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	f040 810c 	bne.w	800995c <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6818      	ldr	r0, [r3, #0]
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	6819      	ldr	r1, [r3, #0]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	68db      	ldr	r3, [r3, #12]
 8009750:	461a      	mov	r2, r3
 8009752:	f7ff fa05 	bl	8008b60 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	68db      	ldr	r3, [r3, #12]
 800975a:	4aaf      	ldr	r2, [pc, #700]	; (8009a18 <HAL_ADC_ConfigChannel+0x650>)
 800975c:	4293      	cmp	r3, r2
 800975e:	f040 80fd 	bne.w	800995c <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800976e:	2b00      	cmp	r3, #0
 8009770:	d10b      	bne.n	800978a <HAL_ADC_ConfigChannel+0x3c2>
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	0e9b      	lsrs	r3, r3, #26
 8009778:	3301      	adds	r3, #1
 800977a:	f003 031f 	and.w	r3, r3, #31
 800977e:	2b09      	cmp	r3, #9
 8009780:	bf94      	ite	ls
 8009782:	2301      	movls	r3, #1
 8009784:	2300      	movhi	r3, #0
 8009786:	b2db      	uxtb	r3, r3
 8009788:	e012      	b.n	80097b0 <HAL_ADC_ConfigChannel+0x3e8>
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009790:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009792:	fa93 f3a3 	rbit	r3, r3
 8009796:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8009798:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800979a:	fab3 f383 	clz	r3, r3
 800979e:	b2db      	uxtb	r3, r3
 80097a0:	3301      	adds	r3, #1
 80097a2:	f003 031f 	and.w	r3, r3, #31
 80097a6:	2b09      	cmp	r3, #9
 80097a8:	bf94      	ite	ls
 80097aa:	2301      	movls	r3, #1
 80097ac:	2300      	movhi	r3, #0
 80097ae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d064      	beq.n	800987e <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d107      	bne.n	80097d0 <HAL_ADC_ConfigChannel+0x408>
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	0e9b      	lsrs	r3, r3, #26
 80097c6:	3301      	adds	r3, #1
 80097c8:	069b      	lsls	r3, r3, #26
 80097ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80097ce:	e00e      	b.n	80097ee <HAL_ADC_ConfigChannel+0x426>
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80097d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d8:	fa93 f3a3 	rbit	r3, r3
 80097dc:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80097de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097e0:	fab3 f383 	clz	r3, r3
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	3301      	adds	r3, #1
 80097e8:	069b      	lsls	r3, r3, #26
 80097ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d109      	bne.n	800980e <HAL_ADC_ConfigChannel+0x446>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	0e9b      	lsrs	r3, r3, #26
 8009800:	3301      	adds	r3, #1
 8009802:	f003 031f 	and.w	r3, r3, #31
 8009806:	2101      	movs	r1, #1
 8009808:	fa01 f303 	lsl.w	r3, r1, r3
 800980c:	e010      	b.n	8009830 <HAL_ADC_ConfigChannel+0x468>
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009816:	fa93 f3a3 	rbit	r3, r3
 800981a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800981c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800981e:	fab3 f383 	clz	r3, r3
 8009822:	b2db      	uxtb	r3, r3
 8009824:	3301      	adds	r3, #1
 8009826:	f003 031f 	and.w	r3, r3, #31
 800982a:	2101      	movs	r1, #1
 800982c:	fa01 f303 	lsl.w	r3, r1, r3
 8009830:	ea42 0103 	orr.w	r1, r2, r3
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800983c:	2b00      	cmp	r3, #0
 800983e:	d10a      	bne.n	8009856 <HAL_ADC_ConfigChannel+0x48e>
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	0e9b      	lsrs	r3, r3, #26
 8009846:	3301      	adds	r3, #1
 8009848:	f003 021f 	and.w	r2, r3, #31
 800984c:	4613      	mov	r3, r2
 800984e:	005b      	lsls	r3, r3, #1
 8009850:	4413      	add	r3, r2
 8009852:	051b      	lsls	r3, r3, #20
 8009854:	e011      	b.n	800987a <HAL_ADC_ConfigChannel+0x4b2>
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800985c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800985e:	fa93 f3a3 	rbit	r3, r3
 8009862:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8009864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009866:	fab3 f383 	clz	r3, r3
 800986a:	b2db      	uxtb	r3, r3
 800986c:	3301      	adds	r3, #1
 800986e:	f003 021f 	and.w	r2, r3, #31
 8009872:	4613      	mov	r3, r2
 8009874:	005b      	lsls	r3, r3, #1
 8009876:	4413      	add	r3, r2
 8009878:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800987a:	430b      	orrs	r3, r1
 800987c:	e069      	b.n	8009952 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009886:	2b00      	cmp	r3, #0
 8009888:	d107      	bne.n	800989a <HAL_ADC_ConfigChannel+0x4d2>
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	0e9b      	lsrs	r3, r3, #26
 8009890:	3301      	adds	r3, #1
 8009892:	069b      	lsls	r3, r3, #26
 8009894:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009898:	e00e      	b.n	80098b8 <HAL_ADC_ConfigChannel+0x4f0>
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098a0:	6a3b      	ldr	r3, [r7, #32]
 80098a2:	fa93 f3a3 	rbit	r3, r3
 80098a6:	61fb      	str	r3, [r7, #28]
  return result;
 80098a8:	69fb      	ldr	r3, [r7, #28]
 80098aa:	fab3 f383 	clz	r3, r3
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	3301      	adds	r3, #1
 80098b2:	069b      	lsls	r3, r3, #26
 80098b4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d109      	bne.n	80098d8 <HAL_ADC_ConfigChannel+0x510>
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	0e9b      	lsrs	r3, r3, #26
 80098ca:	3301      	adds	r3, #1
 80098cc:	f003 031f 	and.w	r3, r3, #31
 80098d0:	2101      	movs	r1, #1
 80098d2:	fa01 f303 	lsl.w	r3, r1, r3
 80098d6:	e010      	b.n	80098fa <HAL_ADC_ConfigChannel+0x532>
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098de:	69bb      	ldr	r3, [r7, #24]
 80098e0:	fa93 f3a3 	rbit	r3, r3
 80098e4:	617b      	str	r3, [r7, #20]
  return result;
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	fab3 f383 	clz	r3, r3
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	3301      	adds	r3, #1
 80098f0:	f003 031f 	and.w	r3, r3, #31
 80098f4:	2101      	movs	r1, #1
 80098f6:	fa01 f303 	lsl.w	r3, r1, r3
 80098fa:	ea42 0103 	orr.w	r1, r2, r3
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009906:	2b00      	cmp	r3, #0
 8009908:	d10d      	bne.n	8009926 <HAL_ADC_ConfigChannel+0x55e>
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	0e9b      	lsrs	r3, r3, #26
 8009910:	3301      	adds	r3, #1
 8009912:	f003 021f 	and.w	r2, r3, #31
 8009916:	4613      	mov	r3, r2
 8009918:	005b      	lsls	r3, r3, #1
 800991a:	4413      	add	r3, r2
 800991c:	3b1e      	subs	r3, #30
 800991e:	051b      	lsls	r3, r3, #20
 8009920:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009924:	e014      	b.n	8009950 <HAL_ADC_ConfigChannel+0x588>
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	fa93 f3a3 	rbit	r3, r3
 8009932:	60fb      	str	r3, [r7, #12]
  return result;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	fab3 f383 	clz	r3, r3
 800993a:	b2db      	uxtb	r3, r3
 800993c:	3301      	adds	r3, #1
 800993e:	f003 021f 	and.w	r2, r3, #31
 8009942:	4613      	mov	r3, r2
 8009944:	005b      	lsls	r3, r3, #1
 8009946:	4413      	add	r3, r2
 8009948:	3b1e      	subs	r3, #30
 800994a:	051b      	lsls	r3, r3, #20
 800994c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009950:	430b      	orrs	r3, r1
 8009952:	683a      	ldr	r2, [r7, #0]
 8009954:	6892      	ldr	r2, [r2, #8]
 8009956:	4619      	mov	r1, r3
 8009958:	f7ff f8d9 	bl	8008b0e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	4b2e      	ldr	r3, [pc, #184]	; (8009a1c <HAL_ADC_ConfigChannel+0x654>)
 8009962:	4013      	ands	r3, r2
 8009964:	2b00      	cmp	r3, #0
 8009966:	f000 80c9 	beq.w	8009afc <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009972:	d004      	beq.n	800997e <HAL_ADC_ConfigChannel+0x5b6>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a29      	ldr	r2, [pc, #164]	; (8009a20 <HAL_ADC_ConfigChannel+0x658>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d101      	bne.n	8009982 <HAL_ADC_ConfigChannel+0x5ba>
 800997e:	4b29      	ldr	r3, [pc, #164]	; (8009a24 <HAL_ADC_ConfigChannel+0x65c>)
 8009980:	e000      	b.n	8009984 <HAL_ADC_ConfigChannel+0x5bc>
 8009982:	4b29      	ldr	r3, [pc, #164]	; (8009a28 <HAL_ADC_ConfigChannel+0x660>)
 8009984:	4618      	mov	r0, r3
 8009986:	f7fe ffe7 	bl	8008958 <LL_ADC_GetCommonPathInternalCh>
 800998a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	4a26      	ldr	r2, [pc, #152]	; (8009a2c <HAL_ADC_ConfigChannel+0x664>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d004      	beq.n	80099a2 <HAL_ADC_ConfigChannel+0x5da>
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a24      	ldr	r2, [pc, #144]	; (8009a30 <HAL_ADC_ConfigChannel+0x668>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d14e      	bne.n	8009a40 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80099a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80099a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d148      	bne.n	8009a40 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80099b6:	d005      	beq.n	80099c4 <HAL_ADC_ConfigChannel+0x5fc>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a1d      	ldr	r2, [pc, #116]	; (8009a34 <HAL_ADC_ConfigChannel+0x66c>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	f040 8099 	bne.w	8009af6 <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80099cc:	d004      	beq.n	80099d8 <HAL_ADC_ConfigChannel+0x610>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4a13      	ldr	r2, [pc, #76]	; (8009a20 <HAL_ADC_ConfigChannel+0x658>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d101      	bne.n	80099dc <HAL_ADC_ConfigChannel+0x614>
 80099d8:	4a12      	ldr	r2, [pc, #72]	; (8009a24 <HAL_ADC_ConfigChannel+0x65c>)
 80099da:	e000      	b.n	80099de <HAL_ADC_ConfigChannel+0x616>
 80099dc:	4a12      	ldr	r2, [pc, #72]	; (8009a28 <HAL_ADC_ConfigChannel+0x660>)
 80099de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80099e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80099e6:	4619      	mov	r1, r3
 80099e8:	4610      	mov	r0, r2
 80099ea:	f7fe ffa2 	bl	8008932 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80099ee:	4b12      	ldr	r3, [pc, #72]	; (8009a38 <HAL_ADC_ConfigChannel+0x670>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	099b      	lsrs	r3, r3, #6
 80099f4:	4a11      	ldr	r2, [pc, #68]	; (8009a3c <HAL_ADC_ConfigChannel+0x674>)
 80099f6:	fba2 2303 	umull	r2, r3, r2, r3
 80099fa:	099a      	lsrs	r2, r3, #6
 80099fc:	4613      	mov	r3, r2
 80099fe:	005b      	lsls	r3, r3, #1
 8009a00:	4413      	add	r3, r2
 8009a02:	009b      	lsls	r3, r3, #2
 8009a04:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8009a06:	e002      	b.n	8009a0e <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d1f9      	bne.n	8009a08 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009a14:	e06f      	b.n	8009af6 <HAL_ADC_ConfigChannel+0x72e>
 8009a16:	bf00      	nop
 8009a18:	407f0000 	.word	0x407f0000
 8009a1c:	80080000 	.word	0x80080000
 8009a20:	50000100 	.word	0x50000100
 8009a24:	50000300 	.word	0x50000300
 8009a28:	50000700 	.word	0x50000700
 8009a2c:	c3210000 	.word	0xc3210000
 8009a30:	90c00010 	.word	0x90c00010
 8009a34:	50000600 	.word	0x50000600
 8009a38:	20000c34 	.word	0x20000c34
 8009a3c:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a32      	ldr	r2, [pc, #200]	; (8009b10 <HAL_ADC_ConfigChannel+0x748>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d125      	bne.n	8009a96 <HAL_ADC_ConfigChannel+0x6ce>
 8009a4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d11f      	bne.n	8009a96 <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a2e      	ldr	r2, [pc, #184]	; (8009b14 <HAL_ADC_ConfigChannel+0x74c>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d104      	bne.n	8009a6a <HAL_ADC_ConfigChannel+0x6a2>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a2c      	ldr	r2, [pc, #176]	; (8009b18 <HAL_ADC_ConfigChannel+0x750>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d047      	beq.n	8009afa <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009a72:	d004      	beq.n	8009a7e <HAL_ADC_ConfigChannel+0x6b6>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a26      	ldr	r2, [pc, #152]	; (8009b14 <HAL_ADC_ConfigChannel+0x74c>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d101      	bne.n	8009a82 <HAL_ADC_ConfigChannel+0x6ba>
 8009a7e:	4a27      	ldr	r2, [pc, #156]	; (8009b1c <HAL_ADC_ConfigChannel+0x754>)
 8009a80:	e000      	b.n	8009a84 <HAL_ADC_ConfigChannel+0x6bc>
 8009a82:	4a27      	ldr	r2, [pc, #156]	; (8009b20 <HAL_ADC_ConfigChannel+0x758>)
 8009a84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	4610      	mov	r0, r2
 8009a90:	f7fe ff4f 	bl	8008932 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009a94:	e031      	b.n	8009afa <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a22      	ldr	r2, [pc, #136]	; (8009b24 <HAL_ADC_ConfigChannel+0x75c>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d12d      	bne.n	8009afc <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009aa0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009aa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d127      	bne.n	8009afc <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a18      	ldr	r2, [pc, #96]	; (8009b14 <HAL_ADC_ConfigChannel+0x74c>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d022      	beq.n	8009afc <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009abe:	d004      	beq.n	8009aca <HAL_ADC_ConfigChannel+0x702>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a13      	ldr	r2, [pc, #76]	; (8009b14 <HAL_ADC_ConfigChannel+0x74c>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d101      	bne.n	8009ace <HAL_ADC_ConfigChannel+0x706>
 8009aca:	4a14      	ldr	r2, [pc, #80]	; (8009b1c <HAL_ADC_ConfigChannel+0x754>)
 8009acc:	e000      	b.n	8009ad0 <HAL_ADC_ConfigChannel+0x708>
 8009ace:	4a14      	ldr	r2, [pc, #80]	; (8009b20 <HAL_ADC_ConfigChannel+0x758>)
 8009ad0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ad4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009ad8:	4619      	mov	r1, r3
 8009ada:	4610      	mov	r0, r2
 8009adc:	f7fe ff29 	bl	8008932 <LL_ADC_SetCommonPathInternalCh>
 8009ae0:	e00c      	b.n	8009afc <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ae6:	f043 0220 	orr.w	r2, r3, #32
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009af4:	e002      	b.n	8009afc <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009af6:	bf00      	nop
 8009af8:	e000      	b.n	8009afc <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009afa:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8009b04:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3798      	adds	r7, #152	; 0x98
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	c7520000 	.word	0xc7520000
 8009b14:	50000100 	.word	0x50000100
 8009b18:	50000500 	.word	0x50000500
 8009b1c:	50000300 	.word	0x50000300
 8009b20:	50000700 	.word	0x50000700
 8009b24:	cb840000 	.word	0xcb840000

08009b28 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b088      	sub	sp, #32
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8009b32:	2300      	movs	r3, #0
 8009b34:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f7ff f904 	bl	8008d4c <LL_ADC_REG_IsConversionOngoing>
 8009b44:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f7ff f925 	bl	8008d9a <LL_ADC_INJ_IsConversionOngoing>
 8009b50:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d103      	bne.n	8009b60 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	f000 8090 	beq.w	8009c80 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d02a      	beq.n	8009bc4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	7f5b      	ldrb	r3, [r3, #29]
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d126      	bne.n	8009bc4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	7f1b      	ldrb	r3, [r3, #28]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d122      	bne.n	8009bc4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009b82:	e014      	b.n	8009bae <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8009b84:	69fb      	ldr	r3, [r7, #28]
 8009b86:	4a41      	ldr	r2, [pc, #260]	; (8009c8c <ADC_ConversionStop+0x164>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d90d      	bls.n	8009ba8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b90:	f043 0210 	orr.w	r2, r3, #16
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b9c:	f043 0201 	orr.w	r2, r3, #1
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e06c      	b.n	8009c82 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8009ba8:	69fb      	ldr	r3, [r7, #28]
 8009baa:	3301      	adds	r3, #1
 8009bac:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bb8:	2b40      	cmp	r3, #64	; 0x40
 8009bba:	d1e3      	bne.n	8009b84 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2240      	movs	r2, #64	; 0x40
 8009bc2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8009bc4:	69bb      	ldr	r3, [r7, #24]
 8009bc6:	2b02      	cmp	r3, #2
 8009bc8:	d014      	beq.n	8009bf4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7ff f8bc 	bl	8008d4c <LL_ADC_REG_IsConversionOngoing>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00c      	beq.n	8009bf4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7ff f879 	bl	8008cd6 <LL_ADC_IsDisableOngoing>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d104      	bne.n	8009bf4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7ff f898 	bl	8008d24 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d014      	beq.n	8009c24 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f7ff f8cb 	bl	8008d9a <LL_ADC_INJ_IsConversionOngoing>
 8009c04:	4603      	mov	r3, r0
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d00c      	beq.n	8009c24 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f7ff f861 	bl	8008cd6 <LL_ADC_IsDisableOngoing>
 8009c14:	4603      	mov	r3, r0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d104      	bne.n	8009c24 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7ff f8a7 	bl	8008d72 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8009c24:	69bb      	ldr	r3, [r7, #24]
 8009c26:	2b02      	cmp	r3, #2
 8009c28:	d004      	beq.n	8009c34 <ADC_ConversionStop+0x10c>
 8009c2a:	2b03      	cmp	r3, #3
 8009c2c:	d105      	bne.n	8009c3a <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8009c2e:	230c      	movs	r3, #12
 8009c30:	617b      	str	r3, [r7, #20]
        break;
 8009c32:	e005      	b.n	8009c40 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8009c34:	2308      	movs	r3, #8
 8009c36:	617b      	str	r3, [r7, #20]
        break;
 8009c38:	e002      	b.n	8009c40 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8009c3a:	2304      	movs	r3, #4
 8009c3c:	617b      	str	r3, [r7, #20]
        break;
 8009c3e:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8009c40:	f7fe fe36 	bl	80088b0 <HAL_GetTick>
 8009c44:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009c46:	e014      	b.n	8009c72 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8009c48:	f7fe fe32 	bl	80088b0 <HAL_GetTick>
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	1ad3      	subs	r3, r2, r3
 8009c52:	2b05      	cmp	r3, #5
 8009c54:	d90d      	bls.n	8009c72 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c5a:	f043 0210 	orr.w	r2, r3, #16
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c66:	f043 0201 	orr.w	r2, r3, #1
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e007      	b.n	8009c82 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	689a      	ldr	r2, [r3, #8]
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	4013      	ands	r3, r2
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1e3      	bne.n	8009c48 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8009c80:	2300      	movs	r3, #0
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3720      	adds	r7, #32
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	a33fffff 	.word	0xa33fffff

08009c90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b084      	sub	sp, #16
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f7ff f807 	bl	8008cb0 <LL_ADC_IsEnabled>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d146      	bne.n	8009d36 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	689a      	ldr	r2, [r3, #8]
 8009cae:	4b24      	ldr	r3, [pc, #144]	; (8009d40 <ADC_Enable+0xb0>)
 8009cb0:	4013      	ands	r3, r2
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00d      	beq.n	8009cd2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cba:	f043 0210 	orr.w	r2, r3, #16
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009cc6:	f043 0201 	orr.w	r2, r3, #1
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e032      	b.n	8009d38 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7fe ffc2 	bl	8008c60 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009cdc:	f7fe fde8 	bl	80088b0 <HAL_GetTick>
 8009ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009ce2:	e021      	b.n	8009d28 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f7fe ffe1 	bl	8008cb0 <LL_ADC_IsEnabled>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d104      	bne.n	8009cfe <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f7fe ffb1 	bl	8008c60 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009cfe:	f7fe fdd7 	bl	80088b0 <HAL_GetTick>
 8009d02:	4602      	mov	r2, r0
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	1ad3      	subs	r3, r2, r3
 8009d08:	2b02      	cmp	r3, #2
 8009d0a:	d90d      	bls.n	8009d28 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d10:	f043 0210 	orr.w	r2, r3, #16
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d1c:	f043 0201 	orr.w	r2, r3, #1
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8009d24:	2301      	movs	r3, #1
 8009d26:	e007      	b.n	8009d38 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f003 0301 	and.w	r3, r3, #1
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d1d6      	bne.n	8009ce4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009d36:	2300      	movs	r3, #0
}
 8009d38:	4618      	mov	r0, r3
 8009d3a:	3710      	adds	r7, #16
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}
 8009d40:	8000003f 	.word	0x8000003f

08009d44 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4618      	mov	r0, r3
 8009d52:	f7fe ffc0 	bl	8008cd6 <LL_ADC_IsDisableOngoing>
 8009d56:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7fe ffa7 	bl	8008cb0 <LL_ADC_IsEnabled>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d040      	beq.n	8009dea <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d13d      	bne.n	8009dea <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	f003 030d 	and.w	r3, r3, #13
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d10c      	bne.n	8009d96 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4618      	mov	r0, r3
 8009d82:	f7fe ff81 	bl	8008c88 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	2203      	movs	r2, #3
 8009d8c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8009d8e:	f7fe fd8f 	bl	80088b0 <HAL_GetTick>
 8009d92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009d94:	e022      	b.n	8009ddc <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d9a:	f043 0210 	orr.w	r2, r3, #16
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009da6:	f043 0201 	orr.w	r2, r3, #1
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e01c      	b.n	8009dec <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009db2:	f7fe fd7d 	bl	80088b0 <HAL_GetTick>
 8009db6:	4602      	mov	r2, r0
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	1ad3      	subs	r3, r2, r3
 8009dbc:	2b02      	cmp	r3, #2
 8009dbe:	d90d      	bls.n	8009ddc <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dc4:	f043 0210 	orr.w	r2, r3, #16
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009dd0:	f043 0201 	orr.w	r2, r3, #1
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	e007      	b.n	8009dec <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	689b      	ldr	r3, [r3, #8]
 8009de2:	f003 0301 	and.w	r3, r3, #1
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d1e3      	bne.n	8009db2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e00:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e06:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d14b      	bne.n	8009ea6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e12:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f003 0308 	and.w	r3, r3, #8
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d021      	beq.n	8009e6c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7fe fe32 	bl	8008a96 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d032      	beq.n	8009e9e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	68db      	ldr	r3, [r3, #12]
 8009e3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d12b      	bne.n	8009e9e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d11f      	bne.n	8009e9e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e62:	f043 0201 	orr.w	r2, r3, #1
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	65da      	str	r2, [r3, #92]	; 0x5c
 8009e6a:	e018      	b.n	8009e9e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	f003 0302 	and.w	r3, r3, #2
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d111      	bne.n	8009e9e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d105      	bne.n	8009e9e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e96:	f043 0201 	orr.w	r2, r3, #1
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009e9e:	68f8      	ldr	r0, [r7, #12]
 8009ea0:	f7fc f948 	bl	8006134 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8009ea4:	e00e      	b.n	8009ec4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009eaa:	f003 0310 	and.w	r3, r3, #16
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d003      	beq.n	8009eba <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8009eb2:	68f8      	ldr	r0, [r7, #12]
 8009eb4:	f7ff fa7d 	bl	80093b2 <HAL_ADC_ErrorCallback>
}
 8009eb8:	e004      	b.n	8009ec4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	4798      	blx	r3
}
 8009ec4:	bf00      	nop
 8009ec6:	3710      	adds	r7, #16
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b084      	sub	sp, #16
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ed8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f7ff fa5f 	bl	800939e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009ee0:	bf00      	nop
 8009ee2:	3710      	adds	r7, #16
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ef4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009efa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f06:	f043 0204 	orr.w	r2, r3, #4
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009f0e:	68f8      	ldr	r0, [r7, #12]
 8009f10:	f7ff fa4f 	bl	80093b2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009f14:	bf00      	nop
 8009f16:	3710      	adds	r7, #16
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <LL_ADC_IsEnabled>:
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b083      	sub	sp, #12
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	f003 0301 	and.w	r3, r3, #1
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d101      	bne.n	8009f34 <LL_ADC_IsEnabled+0x18>
 8009f30:	2301      	movs	r3, #1
 8009f32:	e000      	b.n	8009f36 <LL_ADC_IsEnabled+0x1a>
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	370c      	adds	r7, #12
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr

08009f42 <LL_ADC_REG_IsConversionOngoing>:
{
 8009f42:	b480      	push	{r7}
 8009f44:	b083      	sub	sp, #12
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	f003 0304 	and.w	r3, r3, #4
 8009f52:	2b04      	cmp	r3, #4
 8009f54:	d101      	bne.n	8009f5a <LL_ADC_REG_IsConversionOngoing+0x18>
 8009f56:	2301      	movs	r3, #1
 8009f58:	e000      	b.n	8009f5c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	370c      	adds	r7, #12
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8009f68:	b590      	push	{r4, r7, lr}
 8009f6a:	b0a1      	sub	sp, #132	; 0x84
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009f72:	2300      	movs	r3, #0
 8009f74:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d101      	bne.n	8009f86 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009f82:	2302      	movs	r3, #2
 8009f84:	e0e3      	b.n	800a14e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2201      	movs	r2, #1
 8009f8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009f96:	d102      	bne.n	8009f9e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8009f98:	4b6f      	ldr	r3, [pc, #444]	; (800a158 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009f9a:	60bb      	str	r3, [r7, #8]
 8009f9c:	e009      	b.n	8009fb2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a6e      	ldr	r2, [pc, #440]	; (800a15c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d102      	bne.n	8009fae <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8009fa8:	4b6d      	ldr	r3, [pc, #436]	; (800a160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009faa:	60bb      	str	r3, [r7, #8]
 8009fac:	e001      	b.n	8009fb2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8009fae:	2300      	movs	r3, #0
 8009fb0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d10b      	bne.n	8009fd0 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009fbc:	f043 0220 	orr.w	r2, r3, #32
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e0be      	b.n	800a14e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f7ff ffb5 	bl	8009f42 <LL_ADC_REG_IsConversionOngoing>
 8009fd8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f7ff ffaf 	bl	8009f42 <LL_ADC_REG_IsConversionOngoing>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	f040 80a0 	bne.w	800a12c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8009fec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	f040 809c 	bne.w	800a12c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ffc:	d004      	beq.n	800a008 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a55      	ldr	r2, [pc, #340]	; (800a158 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a004:	4293      	cmp	r3, r2
 800a006:	d101      	bne.n	800a00c <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 800a008:	4b56      	ldr	r3, [pc, #344]	; (800a164 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a00a:	e000      	b.n	800a00e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800a00c:	4b56      	ldr	r3, [pc, #344]	; (800a168 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a00e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d04b      	beq.n	800a0b0 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a018:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a01a:	689b      	ldr	r3, [r3, #8]
 800a01c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	6859      	ldr	r1, [r3, #4]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a02a:	035b      	lsls	r3, r3, #13
 800a02c:	430b      	orrs	r3, r1
 800a02e:	431a      	orrs	r2, r3
 800a030:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a032:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a03c:	d004      	beq.n	800a048 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a45      	ldr	r2, [pc, #276]	; (800a158 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d10f      	bne.n	800a068 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800a048:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800a04c:	f7ff ff66 	bl	8009f1c <LL_ADC_IsEnabled>
 800a050:	4604      	mov	r4, r0
 800a052:	4841      	ldr	r0, [pc, #260]	; (800a158 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a054:	f7ff ff62 	bl	8009f1c <LL_ADC_IsEnabled>
 800a058:	4603      	mov	r3, r0
 800a05a:	4323      	orrs	r3, r4
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	bf0c      	ite	eq
 800a060:	2301      	moveq	r3, #1
 800a062:	2300      	movne	r3, #0
 800a064:	b2db      	uxtb	r3, r3
 800a066:	e012      	b.n	800a08e <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800a068:	483c      	ldr	r0, [pc, #240]	; (800a15c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a06a:	f7ff ff57 	bl	8009f1c <LL_ADC_IsEnabled>
 800a06e:	4604      	mov	r4, r0
 800a070:	483b      	ldr	r0, [pc, #236]	; (800a160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a072:	f7ff ff53 	bl	8009f1c <LL_ADC_IsEnabled>
 800a076:	4603      	mov	r3, r0
 800a078:	431c      	orrs	r4, r3
 800a07a:	483c      	ldr	r0, [pc, #240]	; (800a16c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a07c:	f7ff ff4e 	bl	8009f1c <LL_ADC_IsEnabled>
 800a080:	4603      	mov	r3, r0
 800a082:	4323      	orrs	r3, r4
 800a084:	2b00      	cmp	r3, #0
 800a086:	bf0c      	ite	eq
 800a088:	2301      	moveq	r3, #1
 800a08a:	2300      	movne	r3, #0
 800a08c:	b2db      	uxtb	r3, r3
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d056      	beq.n	800a140 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a092:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800a09a:	f023 030f 	bic.w	r3, r3, #15
 800a09e:	683a      	ldr	r2, [r7, #0]
 800a0a0:	6811      	ldr	r1, [r2, #0]
 800a0a2:	683a      	ldr	r2, [r7, #0]
 800a0a4:	6892      	ldr	r2, [r2, #8]
 800a0a6:	430a      	orrs	r2, r1
 800a0a8:	431a      	orrs	r2, r3
 800a0aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0ac:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a0ae:	e047      	b.n	800a140 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a0b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0b2:	689b      	ldr	r3, [r3, #8]
 800a0b4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a0b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0ba:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a0c4:	d004      	beq.n	800a0d0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a23      	ldr	r2, [pc, #140]	; (800a158 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d10f      	bne.n	800a0f0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800a0d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800a0d4:	f7ff ff22 	bl	8009f1c <LL_ADC_IsEnabled>
 800a0d8:	4604      	mov	r4, r0
 800a0da:	481f      	ldr	r0, [pc, #124]	; (800a158 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a0dc:	f7ff ff1e 	bl	8009f1c <LL_ADC_IsEnabled>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	4323      	orrs	r3, r4
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	bf0c      	ite	eq
 800a0e8:	2301      	moveq	r3, #1
 800a0ea:	2300      	movne	r3, #0
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	e012      	b.n	800a116 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 800a0f0:	481a      	ldr	r0, [pc, #104]	; (800a15c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a0f2:	f7ff ff13 	bl	8009f1c <LL_ADC_IsEnabled>
 800a0f6:	4604      	mov	r4, r0
 800a0f8:	4819      	ldr	r0, [pc, #100]	; (800a160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a0fa:	f7ff ff0f 	bl	8009f1c <LL_ADC_IsEnabled>
 800a0fe:	4603      	mov	r3, r0
 800a100:	431c      	orrs	r4, r3
 800a102:	481a      	ldr	r0, [pc, #104]	; (800a16c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a104:	f7ff ff0a 	bl	8009f1c <LL_ADC_IsEnabled>
 800a108:	4603      	mov	r3, r0
 800a10a:	4323      	orrs	r3, r4
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	bf0c      	ite	eq
 800a110:	2301      	moveq	r3, #1
 800a112:	2300      	movne	r3, #0
 800a114:	b2db      	uxtb	r3, r3
 800a116:	2b00      	cmp	r3, #0
 800a118:	d012      	beq.n	800a140 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a11a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a11c:	689b      	ldr	r3, [r3, #8]
 800a11e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800a122:	f023 030f 	bic.w	r3, r3, #15
 800a126:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a128:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a12a:	e009      	b.n	800a140 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a130:	f043 0220 	orr.w	r2, r3, #32
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800a13e:	e000      	b.n	800a142 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a140:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2200      	movs	r2, #0
 800a146:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800a14a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3784      	adds	r7, #132	; 0x84
 800a152:	46bd      	mov	sp, r7
 800a154:	bd90      	pop	{r4, r7, pc}
 800a156:	bf00      	nop
 800a158:	50000100 	.word	0x50000100
 800a15c:	50000400 	.word	0x50000400
 800a160:	50000500 	.word	0x50000500
 800a164:	50000300 	.word	0x50000300
 800a168:	50000700 	.word	0x50000700
 800a16c:	50000600 	.word	0x50000600

0800a170 <LL_EXTI_EnableIT_0_31>:
{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800a178:	4b05      	ldr	r3, [pc, #20]	; (800a190 <LL_EXTI_EnableIT_0_31+0x20>)
 800a17a:	681a      	ldr	r2, [r3, #0]
 800a17c:	4904      	ldr	r1, [pc, #16]	; (800a190 <LL_EXTI_EnableIT_0_31+0x20>)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4313      	orrs	r3, r2
 800a182:	600b      	str	r3, [r1, #0]
}
 800a184:	bf00      	nop
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr
 800a190:	40010400 	.word	0x40010400

0800a194 <LL_EXTI_EnableIT_32_63>:
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800a19c:	4b05      	ldr	r3, [pc, #20]	; (800a1b4 <LL_EXTI_EnableIT_32_63+0x20>)
 800a19e:	6a1a      	ldr	r2, [r3, #32]
 800a1a0:	4904      	ldr	r1, [pc, #16]	; (800a1b4 <LL_EXTI_EnableIT_32_63+0x20>)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	620b      	str	r3, [r1, #32]
}
 800a1a8:	bf00      	nop
 800a1aa:	370c      	adds	r7, #12
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr
 800a1b4:	40010400 	.word	0x40010400

0800a1b8 <LL_EXTI_DisableIT_0_31>:
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800a1c0:	4b06      	ldr	r3, [pc, #24]	; (800a1dc <LL_EXTI_DisableIT_0_31+0x24>)
 800a1c2:	681a      	ldr	r2, [r3, #0]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	43db      	mvns	r3, r3
 800a1c8:	4904      	ldr	r1, [pc, #16]	; (800a1dc <LL_EXTI_DisableIT_0_31+0x24>)
 800a1ca:	4013      	ands	r3, r2
 800a1cc:	600b      	str	r3, [r1, #0]
}
 800a1ce:	bf00      	nop
 800a1d0:	370c      	adds	r7, #12
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d8:	4770      	bx	lr
 800a1da:	bf00      	nop
 800a1dc:	40010400 	.word	0x40010400

0800a1e0 <LL_EXTI_DisableIT_32_63>:
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800a1e8:	4b06      	ldr	r3, [pc, #24]	; (800a204 <LL_EXTI_DisableIT_32_63+0x24>)
 800a1ea:	6a1a      	ldr	r2, [r3, #32]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	43db      	mvns	r3, r3
 800a1f0:	4904      	ldr	r1, [pc, #16]	; (800a204 <LL_EXTI_DisableIT_32_63+0x24>)
 800a1f2:	4013      	ands	r3, r2
 800a1f4:	620b      	str	r3, [r1, #32]
}
 800a1f6:	bf00      	nop
 800a1f8:	370c      	adds	r7, #12
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	40010400 	.word	0x40010400

0800a208 <LL_EXTI_EnableEvent_0_31>:
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800a210:	4b05      	ldr	r3, [pc, #20]	; (800a228 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a212:	685a      	ldr	r2, [r3, #4]
 800a214:	4904      	ldr	r1, [pc, #16]	; (800a228 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4313      	orrs	r3, r2
 800a21a:	604b      	str	r3, [r1, #4]
}
 800a21c:	bf00      	nop
 800a21e:	370c      	adds	r7, #12
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr
 800a228:	40010400 	.word	0x40010400

0800a22c <LL_EXTI_EnableEvent_32_63>:
{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800a234:	4b05      	ldr	r3, [pc, #20]	; (800a24c <LL_EXTI_EnableEvent_32_63+0x20>)
 800a236:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a238:	4904      	ldr	r1, [pc, #16]	; (800a24c <LL_EXTI_EnableEvent_32_63+0x20>)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4313      	orrs	r3, r2
 800a23e:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a240:	bf00      	nop
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr
 800a24c:	40010400 	.word	0x40010400

0800a250 <LL_EXTI_DisableEvent_0_31>:
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800a258:	4b06      	ldr	r3, [pc, #24]	; (800a274 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a25a:	685a      	ldr	r2, [r3, #4]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	43db      	mvns	r3, r3
 800a260:	4904      	ldr	r1, [pc, #16]	; (800a274 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a262:	4013      	ands	r3, r2
 800a264:	604b      	str	r3, [r1, #4]
}
 800a266:	bf00      	nop
 800a268:	370c      	adds	r7, #12
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr
 800a272:	bf00      	nop
 800a274:	40010400 	.word	0x40010400

0800a278 <LL_EXTI_DisableEvent_32_63>:
{
 800a278:	b480      	push	{r7}
 800a27a:	b083      	sub	sp, #12
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800a280:	4b06      	ldr	r3, [pc, #24]	; (800a29c <LL_EXTI_DisableEvent_32_63+0x24>)
 800a282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	43db      	mvns	r3, r3
 800a288:	4904      	ldr	r1, [pc, #16]	; (800a29c <LL_EXTI_DisableEvent_32_63+0x24>)
 800a28a:	4013      	ands	r3, r2
 800a28c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a28e:	bf00      	nop
 800a290:	370c      	adds	r7, #12
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr
 800a29a:	bf00      	nop
 800a29c:	40010400 	.word	0x40010400

0800a2a0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b083      	sub	sp, #12
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800a2a8:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a2aa:	689a      	ldr	r2, [r3, #8]
 800a2ac:	4904      	ldr	r1, [pc, #16]	; (800a2c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	608b      	str	r3, [r1, #8]
}
 800a2b4:	bf00      	nop
 800a2b6:	370c      	adds	r7, #12
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr
 800a2c0:	40010400 	.word	0x40010400

0800a2c4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b083      	sub	sp, #12
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800a2cc:	4b05      	ldr	r3, [pc, #20]	; (800a2e4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a2ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a2d0:	4904      	ldr	r1, [pc, #16]	; (800a2e4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a2d8:	bf00      	nop
 800a2da:	370c      	adds	r7, #12
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr
 800a2e4:	40010400 	.word	0x40010400

0800a2e8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b083      	sub	sp, #12
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800a2f0:	4b06      	ldr	r3, [pc, #24]	; (800a30c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a2f2:	689a      	ldr	r2, [r3, #8]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	43db      	mvns	r3, r3
 800a2f8:	4904      	ldr	r1, [pc, #16]	; (800a30c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a2fa:	4013      	ands	r3, r2
 800a2fc:	608b      	str	r3, [r1, #8]
}
 800a2fe:	bf00      	nop
 800a300:	370c      	adds	r7, #12
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	40010400 	.word	0x40010400

0800a310 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800a318:	4b06      	ldr	r3, [pc, #24]	; (800a334 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a31a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	43db      	mvns	r3, r3
 800a320:	4904      	ldr	r1, [pc, #16]	; (800a334 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a322:	4013      	ands	r3, r2
 800a324:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a326:	bf00      	nop
 800a328:	370c      	adds	r7, #12
 800a32a:	46bd      	mov	sp, r7
 800a32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a330:	4770      	bx	lr
 800a332:	bf00      	nop
 800a334:	40010400 	.word	0x40010400

0800a338 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800a338:	b480      	push	{r7}
 800a33a:	b083      	sub	sp, #12
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800a340:	4b05      	ldr	r3, [pc, #20]	; (800a358 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a342:	68da      	ldr	r2, [r3, #12]
 800a344:	4904      	ldr	r1, [pc, #16]	; (800a358 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4313      	orrs	r3, r2
 800a34a:	60cb      	str	r3, [r1, #12]
}
 800a34c:	bf00      	nop
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr
 800a358:	40010400 	.word	0x40010400

0800a35c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800a35c:	b480      	push	{r7}
 800a35e:	b083      	sub	sp, #12
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800a364:	4b05      	ldr	r3, [pc, #20]	; (800a37c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a368:	4904      	ldr	r1, [pc, #16]	; (800a37c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4313      	orrs	r3, r2
 800a36e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a370:	bf00      	nop
 800a372:	370c      	adds	r7, #12
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr
 800a37c:	40010400 	.word	0x40010400

0800a380 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800a380:	b480      	push	{r7}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800a388:	4b06      	ldr	r3, [pc, #24]	; (800a3a4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a38a:	68da      	ldr	r2, [r3, #12]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	43db      	mvns	r3, r3
 800a390:	4904      	ldr	r1, [pc, #16]	; (800a3a4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a392:	4013      	ands	r3, r2
 800a394:	60cb      	str	r3, [r1, #12]
}
 800a396:	bf00      	nop
 800a398:	370c      	adds	r7, #12
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr
 800a3a2:	bf00      	nop
 800a3a4:	40010400 	.word	0x40010400

0800a3a8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b083      	sub	sp, #12
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800a3b0:	4b06      	ldr	r3, [pc, #24]	; (800a3cc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a3b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	43db      	mvns	r3, r3
 800a3b8:	4904      	ldr	r1, [pc, #16]	; (800a3cc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a3ba:	4013      	ands	r3, r2
 800a3bc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a3be:	bf00      	nop
 800a3c0:	370c      	adds	r7, #12
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
 800a3ca:	bf00      	nop
 800a3cc:	40010400 	.word	0x40010400

0800a3d0 <LL_EXTI_IsActiveFlag_0_31>:
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800a3d8:	4b07      	ldr	r3, [pc, #28]	; (800a3f8 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800a3da:	695a      	ldr	r2, [r3, #20]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	4013      	ands	r3, r2
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d101      	bne.n	800a3ea <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e000      	b.n	800a3ec <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f6:	4770      	bx	lr
 800a3f8:	40010400 	.word	0x40010400

0800a3fc <LL_EXTI_IsActiveFlag_32_63>:
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800a404:	4b07      	ldr	r3, [pc, #28]	; (800a424 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 800a406:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4013      	ands	r3, r2
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	429a      	cmp	r2, r3
 800a410:	d101      	bne.n	800a416 <LL_EXTI_IsActiveFlag_32_63+0x1a>
 800a412:	2301      	movs	r3, #1
 800a414:	e000      	b.n	800a418 <LL_EXTI_IsActiveFlag_32_63+0x1c>
 800a416:	2300      	movs	r3, #0
}
 800a418:	4618      	mov	r0, r3
 800a41a:	370c      	adds	r7, #12
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr
 800a424:	40010400 	.word	0x40010400

0800a428 <LL_EXTI_ClearFlag_0_31>:
{
 800a428:	b480      	push	{r7}
 800a42a:	b083      	sub	sp, #12
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800a430:	4a04      	ldr	r2, [pc, #16]	; (800a444 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6153      	str	r3, [r2, #20]
}
 800a436:	bf00      	nop
 800a438:	370c      	adds	r7, #12
 800a43a:	46bd      	mov	sp, r7
 800a43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a440:	4770      	bx	lr
 800a442:	bf00      	nop
 800a444:	40010400 	.word	0x40010400

0800a448 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800a450:	4a04      	ldr	r2, [pc, #16]	; (800a464 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6353      	str	r3, [r2, #52]	; 0x34
}
 800a456:	bf00      	nop
 800a458:	370c      	adds	r7, #12
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr
 800a462:	bf00      	nop
 800a464:	40010400 	.word	0x40010400

0800a468 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b088      	sub	sp, #32
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800a470:	2300      	movs	r3, #0
 800a472:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a474:	2300      	movs	r3, #0
 800a476:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d102      	bne.n	800a484 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800a47e:	2301      	movs	r3, #1
 800a480:	77fb      	strb	r3, [r7, #31]
 800a482:	e180      	b.n	800a786 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a48e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a492:	d102      	bne.n	800a49a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800a494:	2301      	movs	r3, #1
 800a496:	77fb      	strb	r3, [r7, #31]
 800a498:	e175      	b.n	800a786 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	7f5b      	ldrb	r3, [r3, #29]
 800a49e:	b2db      	uxtb	r3, r3
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d108      	bne.n	800a4b6 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f7fc fd91 	bl	8006fd8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a4c0:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	685b      	ldr	r3, [r3, #4]
 800a4ca:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	695b      	ldr	r3, [r3, #20]
 800a4d0:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	4b98      	ldr	r3, [pc, #608]	; (800a748 <HAL_COMP_Init+0x2e0>)
 800a4e8:	4013      	ands	r3, r2
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	6812      	ldr	r2, [r2, #0]
 800a4ee:	6979      	ldr	r1, [r7, #20]
 800a4f0:	430b      	orrs	r3, r1
 800a4f2:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d015      	beq.n	800a52e <HAL_COMP_Init+0xc6>
 800a502:	69bb      	ldr	r3, [r7, #24]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d112      	bne.n	800a52e <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800a508:	4b90      	ldr	r3, [pc, #576]	; (800a74c <HAL_COMP_Init+0x2e4>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	099b      	lsrs	r3, r3, #6
 800a50e:	4a90      	ldr	r2, [pc, #576]	; (800a750 <HAL_COMP_Init+0x2e8>)
 800a510:	fba2 2303 	umull	r2, r3, r2, r3
 800a514:	099a      	lsrs	r2, r3, #6
 800a516:	4613      	mov	r3, r2
 800a518:	009b      	lsls	r3, r3, #2
 800a51a:	4413      	add	r3, r2
 800a51c:	009b      	lsls	r3, r3, #2
 800a51e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800a520:	e002      	b.n	800a528 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	3b01      	subs	r3, #1
 800a526:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d1f9      	bne.n	800a522 <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a88      	ldr	r2, [pc, #544]	; (800a754 <HAL_COMP_Init+0x2ec>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d028      	beq.n	800a58a <HAL_COMP_Init+0x122>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a86      	ldr	r2, [pc, #536]	; (800a758 <HAL_COMP_Init+0x2f0>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d020      	beq.n	800a584 <HAL_COMP_Init+0x11c>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a85      	ldr	r2, [pc, #532]	; (800a75c <HAL_COMP_Init+0x2f4>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d018      	beq.n	800a57e <HAL_COMP_Init+0x116>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	4a83      	ldr	r2, [pc, #524]	; (800a760 <HAL_COMP_Init+0x2f8>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d010      	beq.n	800a578 <HAL_COMP_Init+0x110>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a82      	ldr	r2, [pc, #520]	; (800a764 <HAL_COMP_Init+0x2fc>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d008      	beq.n	800a572 <HAL_COMP_Init+0x10a>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	4a80      	ldr	r2, [pc, #512]	; (800a768 <HAL_COMP_Init+0x300>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d101      	bne.n	800a56e <HAL_COMP_Init+0x106>
 800a56a:	2301      	movs	r3, #1
 800a56c:	e00f      	b.n	800a58e <HAL_COMP_Init+0x126>
 800a56e:	2302      	movs	r3, #2
 800a570:	e00d      	b.n	800a58e <HAL_COMP_Init+0x126>
 800a572:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a576:	e00a      	b.n	800a58e <HAL_COMP_Init+0x126>
 800a578:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a57c:	e007      	b.n	800a58e <HAL_COMP_Init+0x126>
 800a57e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800a582:	e004      	b.n	800a58e <HAL_COMP_Init+0x126>
 800a584:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a588:	e001      	b.n	800a58e <HAL_COMP_Init+0x126>
 800a58a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a58e:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	699b      	ldr	r3, [r3, #24]
 800a594:	f003 0303 	and.w	r3, r3, #3
 800a598:	2b00      	cmp	r3, #0
 800a59a:	f000 80b6 	beq.w	800a70a <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	699b      	ldr	r3, [r3, #24]
 800a5a2:	f003 0310 	and.w	r3, r3, #16
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d011      	beq.n	800a5ce <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	4a6e      	ldr	r2, [pc, #440]	; (800a768 <HAL_COMP_Init+0x300>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d004      	beq.n	800a5be <HAL_COMP_Init+0x156>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a6c      	ldr	r2, [pc, #432]	; (800a76c <HAL_COMP_Init+0x304>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d103      	bne.n	800a5c6 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800a5be:	6938      	ldr	r0, [r7, #16]
 800a5c0:	f7ff fe80 	bl	800a2c4 <LL_EXTI_EnableRisingTrig_32_63>
 800a5c4:	e014      	b.n	800a5f0 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800a5c6:	6938      	ldr	r0, [r7, #16]
 800a5c8:	f7ff fe6a 	bl	800a2a0 <LL_EXTI_EnableRisingTrig_0_31>
 800a5cc:	e010      	b.n	800a5f0 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a65      	ldr	r2, [pc, #404]	; (800a768 <HAL_COMP_Init+0x300>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d004      	beq.n	800a5e2 <HAL_COMP_Init+0x17a>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	4a63      	ldr	r2, [pc, #396]	; (800a76c <HAL_COMP_Init+0x304>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d103      	bne.n	800a5ea <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800a5e2:	6938      	ldr	r0, [r7, #16]
 800a5e4:	f7ff fe94 	bl	800a310 <LL_EXTI_DisableRisingTrig_32_63>
 800a5e8:	e002      	b.n	800a5f0 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800a5ea:	6938      	ldr	r0, [r7, #16]
 800a5ec:	f7ff fe7c 	bl	800a2e8 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	699b      	ldr	r3, [r3, #24]
 800a5f4:	f003 0320 	and.w	r3, r3, #32
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d011      	beq.n	800a620 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a59      	ldr	r2, [pc, #356]	; (800a768 <HAL_COMP_Init+0x300>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d004      	beq.n	800a610 <HAL_COMP_Init+0x1a8>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4a58      	ldr	r2, [pc, #352]	; (800a76c <HAL_COMP_Init+0x304>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d103      	bne.n	800a618 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800a610:	6938      	ldr	r0, [r7, #16]
 800a612:	f7ff fea3 	bl	800a35c <LL_EXTI_EnableFallingTrig_32_63>
 800a616:	e014      	b.n	800a642 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800a618:	6938      	ldr	r0, [r7, #16]
 800a61a:	f7ff fe8d 	bl	800a338 <LL_EXTI_EnableFallingTrig_0_31>
 800a61e:	e010      	b.n	800a642 <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4a50      	ldr	r2, [pc, #320]	; (800a768 <HAL_COMP_Init+0x300>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d004      	beq.n	800a634 <HAL_COMP_Init+0x1cc>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4a4f      	ldr	r2, [pc, #316]	; (800a76c <HAL_COMP_Init+0x304>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d103      	bne.n	800a63c <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800a634:	6938      	ldr	r0, [r7, #16]
 800a636:	f7ff feb7 	bl	800a3a8 <LL_EXTI_DisableFallingTrig_32_63>
 800a63a:	e002      	b.n	800a642 <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800a63c:	6938      	ldr	r0, [r7, #16]
 800a63e:	f7ff fe9f 	bl	800a380 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a48      	ldr	r2, [pc, #288]	; (800a768 <HAL_COMP_Init+0x300>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d004      	beq.n	800a656 <HAL_COMP_Init+0x1ee>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a46      	ldr	r2, [pc, #280]	; (800a76c <HAL_COMP_Init+0x304>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d103      	bne.n	800a65e <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800a656:	6938      	ldr	r0, [r7, #16]
 800a658:	f7ff fef6 	bl	800a448 <LL_EXTI_ClearFlag_32_63>
 800a65c:	e002      	b.n	800a664 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800a65e:	6938      	ldr	r0, [r7, #16]
 800a660:	f7ff fee2 	bl	800a428 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	699b      	ldr	r3, [r3, #24]
 800a668:	f003 0302 	and.w	r3, r3, #2
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d011      	beq.n	800a694 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a3c      	ldr	r2, [pc, #240]	; (800a768 <HAL_COMP_Init+0x300>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d004      	beq.n	800a684 <HAL_COMP_Init+0x21c>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4a3b      	ldr	r2, [pc, #236]	; (800a76c <HAL_COMP_Init+0x304>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d103      	bne.n	800a68c <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800a684:	6938      	ldr	r0, [r7, #16]
 800a686:	f7ff fdd1 	bl	800a22c <LL_EXTI_EnableEvent_32_63>
 800a68a:	e014      	b.n	800a6b6 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800a68c:	6938      	ldr	r0, [r7, #16]
 800a68e:	f7ff fdbb 	bl	800a208 <LL_EXTI_EnableEvent_0_31>
 800a692:	e010      	b.n	800a6b6 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	4a33      	ldr	r2, [pc, #204]	; (800a768 <HAL_COMP_Init+0x300>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d004      	beq.n	800a6a8 <HAL_COMP_Init+0x240>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4a32      	ldr	r2, [pc, #200]	; (800a76c <HAL_COMP_Init+0x304>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d103      	bne.n	800a6b0 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800a6a8:	6938      	ldr	r0, [r7, #16]
 800a6aa:	f7ff fde5 	bl	800a278 <LL_EXTI_DisableEvent_32_63>
 800a6ae:	e002      	b.n	800a6b6 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800a6b0:	6938      	ldr	r0, [r7, #16]
 800a6b2:	f7ff fdcd 	bl	800a250 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	699b      	ldr	r3, [r3, #24]
 800a6ba:	f003 0301 	and.w	r3, r3, #1
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d011      	beq.n	800a6e6 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	4a28      	ldr	r2, [pc, #160]	; (800a768 <HAL_COMP_Init+0x300>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d004      	beq.n	800a6d6 <HAL_COMP_Init+0x26e>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4a26      	ldr	r2, [pc, #152]	; (800a76c <HAL_COMP_Init+0x304>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d103      	bne.n	800a6de <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800a6d6:	6938      	ldr	r0, [r7, #16]
 800a6d8:	f7ff fd5c 	bl	800a194 <LL_EXTI_EnableIT_32_63>
 800a6dc:	e04b      	b.n	800a776 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800a6de:	6938      	ldr	r0, [r7, #16]
 800a6e0:	f7ff fd46 	bl	800a170 <LL_EXTI_EnableIT_0_31>
 800a6e4:	e047      	b.n	800a776 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a1f      	ldr	r2, [pc, #124]	; (800a768 <HAL_COMP_Init+0x300>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d004      	beq.n	800a6fa <HAL_COMP_Init+0x292>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4a1d      	ldr	r2, [pc, #116]	; (800a76c <HAL_COMP_Init+0x304>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d103      	bne.n	800a702 <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 800a6fa:	6938      	ldr	r0, [r7, #16]
 800a6fc:	f7ff fd70 	bl	800a1e0 <LL_EXTI_DisableIT_32_63>
 800a700:	e039      	b.n	800a776 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800a702:	6938      	ldr	r0, [r7, #16]
 800a704:	f7ff fd58 	bl	800a1b8 <LL_EXTI_DisableIT_0_31>
 800a708:	e035      	b.n	800a776 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a16      	ldr	r2, [pc, #88]	; (800a768 <HAL_COMP_Init+0x300>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d004      	beq.n	800a71e <HAL_COMP_Init+0x2b6>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a14      	ldr	r2, [pc, #80]	; (800a76c <HAL_COMP_Init+0x304>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d103      	bne.n	800a726 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800a71e:	6938      	ldr	r0, [r7, #16]
 800a720:	f7ff fdaa 	bl	800a278 <LL_EXTI_DisableEvent_32_63>
 800a724:	e002      	b.n	800a72c <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800a726:	6938      	ldr	r0, [r7, #16]
 800a728:	f7ff fd92 	bl	800a250 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4a0d      	ldr	r2, [pc, #52]	; (800a768 <HAL_COMP_Init+0x300>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d004      	beq.n	800a740 <HAL_COMP_Init+0x2d8>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a0c      	ldr	r2, [pc, #48]	; (800a76c <HAL_COMP_Init+0x304>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d117      	bne.n	800a770 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800a740:	6938      	ldr	r0, [r7, #16]
 800a742:	f7ff fd4d 	bl	800a1e0 <LL_EXTI_DisableIT_32_63>
 800a746:	e016      	b.n	800a776 <HAL_COMP_Init+0x30e>
 800a748:	ff007e0f 	.word	0xff007e0f
 800a74c:	20000c34 	.word	0x20000c34
 800a750:	053e2d63 	.word	0x053e2d63
 800a754:	40010200 	.word	0x40010200
 800a758:	40010204 	.word	0x40010204
 800a75c:	40010208 	.word	0x40010208
 800a760:	4001020c 	.word	0x4001020c
 800a764:	40010210 	.word	0x40010210
 800a768:	40010214 	.word	0x40010214
 800a76c:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800a770:	6938      	ldr	r0, [r7, #16]
 800a772:	f7ff fd21 	bl	800a1b8 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	7f5b      	ldrb	r3, [r3, #29]
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d102      	bne.n	800a786 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2201      	movs	r2, #1
 800a784:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800a786:	7ffb      	ldrb	r3, [r7, #31]
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3720      	adds	r7, #32
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}

0800a790 <HAL_COMP_Stop>:
  * @brief  Stop the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{
 800a790:	b480      	push	{r7}
 800a792:	b085      	sub	sp, #20
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a798:	2300      	movs	r3, #0
 800a79a:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d102      	bne.n	800a7a8 <HAL_COMP_Stop+0x18>
  {
    status = HAL_ERROR;
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	73fb      	strb	r3, [r7, #15]
 800a7a6:	e01d      	b.n	800a7e4 <HAL_COMP_Stop+0x54>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a7b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a7b6:	d102      	bne.n	800a7be <HAL_COMP_Stop+0x2e>
  {
    status = HAL_ERROR;
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	73fb      	strb	r3, [r7, #15]
 800a7bc:	e012      	b.n	800a7e4 <HAL_COMP_Stop+0x54>
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY    */
    /* (all states except HAL_COMP_STATE_RESET and except locked status.      */
    if(hcomp->State != HAL_COMP_STATE_RESET)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	7f5b      	ldrb	r3, [r3, #29]
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d00b      	beq.n	800a7e0 <HAL_COMP_Stop+0x50>
    {
      /* Disable the selected comparator */
      CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f022 0201 	bic.w	r2, r2, #1
 800a7d6:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_READY;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	775a      	strb	r2, [r3, #29]
 800a7de:	e001      	b.n	800a7e4 <HAL_COMP_Stop+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a7e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3714      	adds	r7, #20
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr
	...

0800a7f4 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a2f      	ldr	r2, [pc, #188]	; (800a8c0 <HAL_COMP_IRQHandler+0xcc>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d028      	beq.n	800a858 <HAL_COMP_IRQHandler+0x64>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a2e      	ldr	r2, [pc, #184]	; (800a8c4 <HAL_COMP_IRQHandler+0xd0>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d020      	beq.n	800a852 <HAL_COMP_IRQHandler+0x5e>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a2c      	ldr	r2, [pc, #176]	; (800a8c8 <HAL_COMP_IRQHandler+0xd4>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d018      	beq.n	800a84c <HAL_COMP_IRQHandler+0x58>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a2b      	ldr	r2, [pc, #172]	; (800a8cc <HAL_COMP_IRQHandler+0xd8>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d010      	beq.n	800a846 <HAL_COMP_IRQHandler+0x52>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a29      	ldr	r2, [pc, #164]	; (800a8d0 <HAL_COMP_IRQHandler+0xdc>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d008      	beq.n	800a840 <HAL_COMP_IRQHandler+0x4c>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4a28      	ldr	r2, [pc, #160]	; (800a8d4 <HAL_COMP_IRQHandler+0xe0>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d101      	bne.n	800a83c <HAL_COMP_IRQHandler+0x48>
 800a838:	2301      	movs	r3, #1
 800a83a:	e00f      	b.n	800a85c <HAL_COMP_IRQHandler+0x68>
 800a83c:	2302      	movs	r3, #2
 800a83e:	e00d      	b.n	800a85c <HAL_COMP_IRQHandler+0x68>
 800a840:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a844:	e00a      	b.n	800a85c <HAL_COMP_IRQHandler+0x68>
 800a846:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a84a:	e007      	b.n	800a85c <HAL_COMP_IRQHandler+0x68>
 800a84c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800a850:	e004      	b.n	800a85c <HAL_COMP_IRQHandler+0x68>
 800a852:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a856:	e001      	b.n	800a85c <HAL_COMP_IRQHandler+0x68>
 800a858:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a85c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800a85e:	2300      	movs	r3, #0
 800a860:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
  if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4a1b      	ldr	r2, [pc, #108]	; (800a8d4 <HAL_COMP_IRQHandler+0xe0>)
 800a868:	4293      	cmp	r3, r2
 800a86a:	d004      	beq.n	800a876 <HAL_COMP_IRQHandler+0x82>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	4a19      	ldr	r2, [pc, #100]	; (800a8d8 <HAL_COMP_IRQHandler+0xe4>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d108      	bne.n	800a888 <HAL_COMP_IRQHandler+0x94>
  {
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800a876:	68b8      	ldr	r0, [r7, #8]
 800a878:	f7ff fdc0 	bl	800a3fc <LL_EXTI_IsActiveFlag_32_63>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d00a      	beq.n	800a898 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 800a882:	2302      	movs	r3, #2
 800a884:	60fb      	str	r3, [r7, #12]
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800a886:	e007      	b.n	800a898 <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if(LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 800a888:	68b8      	ldr	r0, [r7, #8]
 800a88a:	f7ff fda1 	bl	800a3d0 <LL_EXTI_IsActiveFlag_0_31>
 800a88e:	4603      	mov	r3, r0
 800a890:	2b00      	cmp	r3, #0
 800a892:	d001      	beq.n	800a898 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 800a894:	2301      	movs	r3, #1
 800a896:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif

  if(tmp_comp_exti_flag_set != 0UL)
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d00c      	beq.n	800a8b8 <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if(tmp_comp_exti_flag_set == 2UL)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	2b02      	cmp	r3, #2
 800a8a2:	d103      	bne.n	800a8ac <HAL_COMP_IRQHandler+0xb8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800a8a4:	68b8      	ldr	r0, [r7, #8]
 800a8a6:	f7ff fdcf 	bl	800a448 <LL_EXTI_ClearFlag_32_63>
 800a8aa:	e002      	b.n	800a8b2 <HAL_COMP_IRQHandler+0xbe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800a8ac:	68b8      	ldr	r0, [r7, #8]
 800a8ae:	f7ff fdbb 	bl	800a428 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f7fb fc24 	bl	8006100 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 800a8b8:	bf00      	nop
 800a8ba:	3710      	adds	r7, #16
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}
 800a8c0:	40010200 	.word	0x40010200
 800a8c4:	40010204 	.word	0x40010204
 800a8c8:	40010208 	.word	0x40010208
 800a8cc:	4001020c 	.word	0x4001020c
 800a8d0:	40010210 	.word	0x40010210
 800a8d4:	40010214 	.word	0x40010214
 800a8d8:	40010218 	.word	0x40010218

0800a8dc <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	0f9b      	lsrs	r3, r3, #30
 800a8ec:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	370c      	adds	r7, #12
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr

0800a8fc <__NVIC_SetPriorityGrouping>:
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b085      	sub	sp, #20
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f003 0307 	and.w	r3, r3, #7
 800a90a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a90c:	4b0c      	ldr	r3, [pc, #48]	; (800a940 <__NVIC_SetPriorityGrouping+0x44>)
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a912:	68ba      	ldr	r2, [r7, #8]
 800a914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a918:	4013      	ands	r3, r2
 800a91a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a92c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a92e:	4a04      	ldr	r2, [pc, #16]	; (800a940 <__NVIC_SetPriorityGrouping+0x44>)
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	60d3      	str	r3, [r2, #12]
}
 800a934:	bf00      	nop
 800a936:	3714      	adds	r7, #20
 800a938:	46bd      	mov	sp, r7
 800a93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93e:	4770      	bx	lr
 800a940:	e000ed00 	.word	0xe000ed00

0800a944 <__NVIC_GetPriorityGrouping>:
{
 800a944:	b480      	push	{r7}
 800a946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a948:	4b04      	ldr	r3, [pc, #16]	; (800a95c <__NVIC_GetPriorityGrouping+0x18>)
 800a94a:	68db      	ldr	r3, [r3, #12]
 800a94c:	0a1b      	lsrs	r3, r3, #8
 800a94e:	f003 0307 	and.w	r3, r3, #7
}
 800a952:	4618      	mov	r0, r3
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr
 800a95c:	e000ed00 	.word	0xe000ed00

0800a960 <__NVIC_EnableIRQ>:
{
 800a960:	b480      	push	{r7}
 800a962:	b083      	sub	sp, #12
 800a964:	af00      	add	r7, sp, #0
 800a966:	4603      	mov	r3, r0
 800a968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a96a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	db0b      	blt.n	800a98a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a972:	79fb      	ldrb	r3, [r7, #7]
 800a974:	f003 021f 	and.w	r2, r3, #31
 800a978:	4907      	ldr	r1, [pc, #28]	; (800a998 <__NVIC_EnableIRQ+0x38>)
 800a97a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a97e:	095b      	lsrs	r3, r3, #5
 800a980:	2001      	movs	r0, #1
 800a982:	fa00 f202 	lsl.w	r2, r0, r2
 800a986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a98a:	bf00      	nop
 800a98c:	370c      	adds	r7, #12
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	e000e100 	.word	0xe000e100

0800a99c <__NVIC_DisableIRQ>:
{
 800a99c:	b480      	push	{r7}
 800a99e:	b083      	sub	sp, #12
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	db10      	blt.n	800a9d0 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a9ae:	79fb      	ldrb	r3, [r7, #7]
 800a9b0:	f003 021f 	and.w	r2, r3, #31
 800a9b4:	4909      	ldr	r1, [pc, #36]	; (800a9dc <__NVIC_DisableIRQ+0x40>)
 800a9b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9ba:	095b      	lsrs	r3, r3, #5
 800a9bc:	2001      	movs	r0, #1
 800a9be:	fa00 f202 	lsl.w	r2, r0, r2
 800a9c2:	3320      	adds	r3, #32
 800a9c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a9c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a9cc:	f3bf 8f6f 	isb	sy
}
 800a9d0:	bf00      	nop
 800a9d2:	370c      	adds	r7, #12
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr
 800a9dc:	e000e100 	.word	0xe000e100

0800a9e0 <__NVIC_SetPriority>:
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b083      	sub	sp, #12
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	6039      	str	r1, [r7, #0]
 800a9ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	db0a      	blt.n	800aa0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	b2da      	uxtb	r2, r3
 800a9f8:	490c      	ldr	r1, [pc, #48]	; (800aa2c <__NVIC_SetPriority+0x4c>)
 800a9fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9fe:	0112      	lsls	r2, r2, #4
 800aa00:	b2d2      	uxtb	r2, r2
 800aa02:	440b      	add	r3, r1
 800aa04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800aa08:	e00a      	b.n	800aa20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	b2da      	uxtb	r2, r3
 800aa0e:	4908      	ldr	r1, [pc, #32]	; (800aa30 <__NVIC_SetPriority+0x50>)
 800aa10:	79fb      	ldrb	r3, [r7, #7]
 800aa12:	f003 030f 	and.w	r3, r3, #15
 800aa16:	3b04      	subs	r3, #4
 800aa18:	0112      	lsls	r2, r2, #4
 800aa1a:	b2d2      	uxtb	r2, r2
 800aa1c:	440b      	add	r3, r1
 800aa1e:	761a      	strb	r2, [r3, #24]
}
 800aa20:	bf00      	nop
 800aa22:	370c      	adds	r7, #12
 800aa24:	46bd      	mov	sp, r7
 800aa26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2a:	4770      	bx	lr
 800aa2c:	e000e100 	.word	0xe000e100
 800aa30:	e000ed00 	.word	0xe000ed00

0800aa34 <NVIC_EncodePriority>:
{
 800aa34:	b480      	push	{r7}
 800aa36:	b089      	sub	sp, #36	; 0x24
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	60f8      	str	r0, [r7, #12]
 800aa3c:	60b9      	str	r1, [r7, #8]
 800aa3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f003 0307 	and.w	r3, r3, #7
 800aa46:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	f1c3 0307 	rsb	r3, r3, #7
 800aa4e:	2b04      	cmp	r3, #4
 800aa50:	bf28      	it	cs
 800aa52:	2304      	movcs	r3, #4
 800aa54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	3304      	adds	r3, #4
 800aa5a:	2b06      	cmp	r3, #6
 800aa5c:	d902      	bls.n	800aa64 <NVIC_EncodePriority+0x30>
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	3b03      	subs	r3, #3
 800aa62:	e000      	b.n	800aa66 <NVIC_EncodePriority+0x32>
 800aa64:	2300      	movs	r3, #0
 800aa66:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aa68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aa6c:	69bb      	ldr	r3, [r7, #24]
 800aa6e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa72:	43da      	mvns	r2, r3
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	401a      	ands	r2, r3
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800aa7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	fa01 f303 	lsl.w	r3, r1, r3
 800aa86:	43d9      	mvns	r1, r3
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aa8c:	4313      	orrs	r3, r2
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3724      	adds	r7, #36	; 0x24
 800aa92:	46bd      	mov	sp, r7
 800aa94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa98:	4770      	bx	lr
	...

0800aa9c <SysTick_Config>:
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	3b01      	subs	r3, #1
 800aaa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800aaac:	d301      	bcc.n	800aab2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800aaae:	2301      	movs	r3, #1
 800aab0:	e00f      	b.n	800aad2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800aab2:	4a0a      	ldr	r2, [pc, #40]	; (800aadc <SysTick_Config+0x40>)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	3b01      	subs	r3, #1
 800aab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800aaba:	210f      	movs	r1, #15
 800aabc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aac0:	f7ff ff8e 	bl	800a9e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800aac4:	4b05      	ldr	r3, [pc, #20]	; (800aadc <SysTick_Config+0x40>)
 800aac6:	2200      	movs	r2, #0
 800aac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800aaca:	4b04      	ldr	r3, [pc, #16]	; (800aadc <SysTick_Config+0x40>)
 800aacc:	2207      	movs	r2, #7
 800aace:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800aad0:	2300      	movs	r3, #0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3708      	adds	r7, #8
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
 800aada:	bf00      	nop
 800aadc:	e000e010 	.word	0xe000e010

0800aae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b082      	sub	sp, #8
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f7ff ff07 	bl	800a8fc <__NVIC_SetPriorityGrouping>
}
 800aaee:	bf00      	nop
 800aaf0:	3708      	adds	r7, #8
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}

0800aaf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aaf6:	b580      	push	{r7, lr}
 800aaf8:	b086      	sub	sp, #24
 800aafa:	af00      	add	r7, sp, #0
 800aafc:	4603      	mov	r3, r0
 800aafe:	60b9      	str	r1, [r7, #8]
 800ab00:	607a      	str	r2, [r7, #4]
 800ab02:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800ab04:	f7ff ff1e 	bl	800a944 <__NVIC_GetPriorityGrouping>
 800ab08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	68b9      	ldr	r1, [r7, #8]
 800ab0e:	6978      	ldr	r0, [r7, #20]
 800ab10:	f7ff ff90 	bl	800aa34 <NVIC_EncodePriority>
 800ab14:	4602      	mov	r2, r0
 800ab16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab1a:	4611      	mov	r1, r2
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7ff ff5f 	bl	800a9e0 <__NVIC_SetPriority>
}
 800ab22:	bf00      	nop
 800ab24:	3718      	adds	r7, #24
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}

0800ab2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ab2a:	b580      	push	{r7, lr}
 800ab2c:	b082      	sub	sp, #8
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	4603      	mov	r3, r0
 800ab32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ab34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f7ff ff11 	bl	800a960 <__NVIC_EnableIRQ>
}
 800ab3e:	bf00      	nop
 800ab40:	3708      	adds	r7, #8
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b082      	sub	sp, #8
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800ab50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7ff ff21 	bl	800a99c <__NVIC_DisableIRQ>
}
 800ab5a:	bf00      	nop
 800ab5c:	3708      	adds	r7, #8
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}

0800ab62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ab62:	b580      	push	{r7, lr}
 800ab64:	b082      	sub	sp, #8
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f7ff ff96 	bl	800aa9c <SysTick_Config>
 800ab70:	4603      	mov	r3, r0
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3708      	adds	r7, #8
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}

0800ab7a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800ab7a:	b580      	push	{r7, lr}
 800ab7c:	b082      	sub	sp, #8
 800ab7e:	af00      	add	r7, sp, #0
 800ab80:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d101      	bne.n	800ab8c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	e014      	b.n	800abb6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	791b      	ldrb	r3, [r3, #4]
 800ab90:	b2db      	uxtb	r3, r3
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d105      	bne.n	800aba2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f7fc fad9 	bl	8007154 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2202      	movs	r2, #2
 800aba6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2200      	movs	r2, #0
 800abac:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2201      	movs	r2, #1
 800abb2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800abb4:	2300      	movs	r3, #0
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3708      	adds	r7, #8
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}

0800abbe <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800abbe:	b580      	push	{r7, lr}
 800abc0:	b082      	sub	sp, #8
 800abc2:	af00      	add	r7, sp, #0
 800abc4:	6078      	str	r0, [r7, #4]
 800abc6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	795b      	ldrb	r3, [r3, #5]
 800abcc:	2b01      	cmp	r3, #1
 800abce:	d101      	bne.n	800abd4 <HAL_DAC_Start+0x16>
 800abd0:	2302      	movs	r3, #2
 800abd2:	e043      	b.n	800ac5c <HAL_DAC_Start+0x9e>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2201      	movs	r2, #1
 800abd8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2202      	movs	r2, #2
 800abde:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	6819      	ldr	r1, [r3, #0]
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	f003 0310 	and.w	r3, r3, #16
 800abec:	2201      	movs	r2, #1
 800abee:	409a      	lsls	r2, r3
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	430a      	orrs	r2, r1
 800abf6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 800abf8:	2001      	movs	r0, #1
 800abfa:	f7fd fe65 	bl	80088c8 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d10f      	bne.n	800ac24 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800ac0e:	2b02      	cmp	r3, #2
 800ac10:	d11d      	bne.n	800ac4e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	685a      	ldr	r2, [r3, #4]
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f042 0201 	orr.w	r2, r2, #1
 800ac20:	605a      	str	r2, [r3, #4]
 800ac22:	e014      	b.n	800ac4e <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	f003 0310 	and.w	r3, r3, #16
 800ac34:	2102      	movs	r1, #2
 800ac36:	fa01 f303 	lsl.w	r3, r1, r3
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d107      	bne.n	800ac4e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	685a      	ldr	r2, [r3, #4]
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f042 0202 	orr.w	r2, r2, #2
 800ac4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2201      	movs	r2, #1
 800ac52:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2200      	movs	r2, #0
 800ac58:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800ac5a:	2300      	movs	r3, #0
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3708      	adds	r7, #8
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}

0800ac64 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b086      	sub	sp, #24
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	60f8      	str	r0, [r7, #12]
 800ac6c:	60b9      	str	r1, [r7, #8]
 800ac6e:	607a      	str	r2, [r7, #4]
 800ac70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800ac72:	2300      	movs	r3, #0
 800ac74:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	795b      	ldrb	r3, [r3, #5]
 800ac7a:	2b01      	cmp	r3, #1
 800ac7c:	d101      	bne.n	800ac82 <HAL_DAC_Start_DMA+0x1e>
 800ac7e:	2302      	movs	r3, #2
 800ac80:	e0a1      	b.n	800adc6 <HAL_DAC_Start_DMA+0x162>
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2201      	movs	r2, #1
 800ac86:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2202      	movs	r2, #2
 800ac8c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d12a      	bne.n	800acea <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	4a4d      	ldr	r2, [pc, #308]	; (800add0 <HAL_DAC_Start_DMA+0x16c>)
 800ac9a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	689b      	ldr	r3, [r3, #8]
 800aca0:	4a4c      	ldr	r2, [pc, #304]	; (800add4 <HAL_DAC_Start_DMA+0x170>)
 800aca2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	689b      	ldr	r3, [r3, #8]
 800aca8:	4a4b      	ldr	r2, [pc, #300]	; (800add8 <HAL_DAC_Start_DMA+0x174>)
 800acaa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	681a      	ldr	r2, [r3, #0]
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800acba:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800acbc:	6a3b      	ldr	r3, [r7, #32]
 800acbe:	2b04      	cmp	r3, #4
 800acc0:	d009      	beq.n	800acd6 <HAL_DAC_Start_DMA+0x72>
 800acc2:	2b08      	cmp	r3, #8
 800acc4:	d00c      	beq.n	800ace0 <HAL_DAC_Start_DMA+0x7c>
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d000      	beq.n	800accc <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800acca:	e039      	b.n	800ad40 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	3308      	adds	r3, #8
 800acd2:	613b      	str	r3, [r7, #16]
        break;
 800acd4:	e034      	b.n	800ad40 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	330c      	adds	r3, #12
 800acdc:	613b      	str	r3, [r7, #16]
        break;
 800acde:	e02f      	b.n	800ad40 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	3310      	adds	r3, #16
 800ace6:	613b      	str	r3, [r7, #16]
        break;
 800ace8:	e02a      	b.n	800ad40 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	68db      	ldr	r3, [r3, #12]
 800acee:	4a3b      	ldr	r2, [pc, #236]	; (800addc <HAL_DAC_Start_DMA+0x178>)
 800acf0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	68db      	ldr	r3, [r3, #12]
 800acf6:	4a3a      	ldr	r2, [pc, #232]	; (800ade0 <HAL_DAC_Start_DMA+0x17c>)
 800acf8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	68db      	ldr	r3, [r3, #12]
 800acfe:	4a39      	ldr	r2, [pc, #228]	; (800ade4 <HAL_DAC_Start_DMA+0x180>)
 800ad00:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ad10:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800ad12:	6a3b      	ldr	r3, [r7, #32]
 800ad14:	2b04      	cmp	r3, #4
 800ad16:	d009      	beq.n	800ad2c <HAL_DAC_Start_DMA+0xc8>
 800ad18:	2b08      	cmp	r3, #8
 800ad1a:	d00c      	beq.n	800ad36 <HAL_DAC_Start_DMA+0xd2>
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d000      	beq.n	800ad22 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800ad20:	e00e      	b.n	800ad40 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	3314      	adds	r3, #20
 800ad28:	613b      	str	r3, [r7, #16]
        break;
 800ad2a:	e009      	b.n	800ad40 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	3318      	adds	r3, #24
 800ad32:	613b      	str	r3, [r7, #16]
        break;
 800ad34:	e004      	b.n	800ad40 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	331c      	adds	r3, #28
 800ad3c:	613b      	str	r3, [r7, #16]
        break;
 800ad3e:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d111      	bne.n	800ad6a <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	681a      	ldr	r2, [r3, #0]
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ad54:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	6898      	ldr	r0, [r3, #8]
 800ad5a:	6879      	ldr	r1, [r7, #4]
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	693a      	ldr	r2, [r7, #16]
 800ad60:	f000 fbd2 	bl	800b508 <HAL_DMA_Start_IT>
 800ad64:	4603      	mov	r3, r0
 800ad66:	75fb      	strb	r3, [r7, #23]
 800ad68:	e010      	b.n	800ad8c <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	681a      	ldr	r2, [r3, #0]
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800ad78:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	68d8      	ldr	r0, [r3, #12]
 800ad7e:	6879      	ldr	r1, [r7, #4]
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	693a      	ldr	r2, [r7, #16]
 800ad84:	f000 fbc0 	bl	800b508 <HAL_DMA_Start_IT>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800ad92:	7dfb      	ldrb	r3, [r7, #23]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d10f      	bne.n	800adb8 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	6819      	ldr	r1, [r3, #0]
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	f003 0310 	and.w	r3, r3, #16
 800ada4:	2201      	movs	r2, #1
 800ada6:	409a      	lsls	r2, r3
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	430a      	orrs	r2, r1
 800adae:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800adb0:	2001      	movs	r0, #1
 800adb2:	f7fd fd89 	bl	80088c8 <HAL_Delay>
 800adb6:	e005      	b.n	800adc4 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	691b      	ldr	r3, [r3, #16]
 800adbc:	f043 0204 	orr.w	r2, r3, #4
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800adc4:	7dfb      	ldrb	r3, [r7, #23]
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3718      	adds	r7, #24
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	0800b2a5 	.word	0x0800b2a5
 800add4:	0800b2c7 	.word	0x0800b2c7
 800add8:	0800b2e3 	.word	0x0800b2e3
 800addc:	0800b34d 	.word	0x0800b34d
 800ade0:	0800b36f 	.word	0x0800b36f
 800ade4:	0800b38b 	.word	0x0800b38b

0800ade8 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	6819      	ldr	r1, [r3, #0]
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	f003 0310 	and.w	r3, r3, #16
 800adfe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ae02:	fa02 f303 	lsl.w	r3, r2, r3
 800ae06:	43da      	mvns	r2, r3
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	400a      	ands	r2, r1
 800ae0e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	6819      	ldr	r1, [r3, #0]
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	f003 0310 	and.w	r3, r3, #16
 800ae1c:	2201      	movs	r2, #1
 800ae1e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae22:	43da      	mvns	r2, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	400a      	ands	r2, r1
 800ae2a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800ae2c:	2001      	movs	r0, #1
 800ae2e:	f7fd fd4b 	bl	80088c8 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d10f      	bne.n	800ae58 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	689b      	ldr	r3, [r3, #8]
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f000 fbde 	bl	800b5fe <HAL_DMA_Abort>
 800ae42:	4603      	mov	r3, r0
 800ae44:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ae54:	601a      	str	r2, [r3, #0]
 800ae56:	e00e      	b.n	800ae76 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	68db      	ldr	r3, [r3, #12]
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f000 fbce 	bl	800b5fe <HAL_DMA_Abort>
 800ae62:	4603      	mov	r3, r0
 800ae64:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	681a      	ldr	r2, [r3, #0]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800ae74:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800ae76:	7bfb      	ldrb	r3, [r7, #15]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d003      	beq.n	800ae84 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2204      	movs	r2, #4
 800ae80:	711a      	strb	r2, [r3, #4]
 800ae82:	e002      	b.n	800ae8a <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2201      	movs	r2, #1
 800ae88:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800ae8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b087      	sub	sp, #28
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	60f8      	str	r0, [r7, #12]
 800ae9c:	60b9      	str	r1, [r7, #8]
 800ae9e:	607a      	str	r2, [r7, #4]
 800aea0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800aea2:	2300      	movs	r3, #0
 800aea4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d105      	bne.n	800aec4 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800aeb8:	697a      	ldr	r2, [r7, #20]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	4413      	add	r3, r2
 800aebe:	3308      	adds	r3, #8
 800aec0:	617b      	str	r3, [r7, #20]
 800aec2:	e004      	b.n	800aece <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800aec4:	697a      	ldr	r2, [r7, #20]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	4413      	add	r3, r2
 800aeca:	3314      	adds	r3, #20
 800aecc:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	461a      	mov	r2, r3
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800aed6:	2300      	movs	r3, #0
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	371c      	adds	r7, #28
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr

0800aee4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800aeec:	bf00      	nop
 800aeee:	370c      	adds	r7, #12
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr

0800aef8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800aef8:	b480      	push	{r7}
 800aefa:	b083      	sub	sp, #12
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800af00:	bf00      	nop
 800af02:	370c      	adds	r7, #12
 800af04:	46bd      	mov	sp, r7
 800af06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0a:	4770      	bx	lr

0800af0c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800af0c:	b480      	push	{r7}
 800af0e:	b083      	sub	sp, #12
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800af14:	bf00      	nop
 800af16:	370c      	adds	r7, #12
 800af18:	46bd      	mov	sp, r7
 800af1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1e:	4770      	bx	lr

0800af20 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800af20:	b480      	push	{r7}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d103      	bne.n	800af38 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af36:	e002      	b.n	800af3e <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800af3e:	4618      	mov	r0, r3
 800af40:	370c      	adds	r7, #12
 800af42:	46bd      	mov	sp, r7
 800af44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af48:	4770      	bx	lr
	...

0800af4c <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b08a      	sub	sp, #40	; 0x28
 800af50:	af00      	add	r7, sp, #0
 800af52:	60f8      	str	r0, [r7, #12]
 800af54:	60b9      	str	r1, [r7, #8]
 800af56:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800af58:	2300      	movs	r3, #0
 800af5a:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	795b      	ldrb	r3, [r3, #5]
 800af60:	2b01      	cmp	r3, #1
 800af62:	d101      	bne.n	800af68 <HAL_DAC_ConfigChannel+0x1c>
 800af64:	2302      	movs	r3, #2
 800af66:	e194      	b.n	800b292 <HAL_DAC_ConfigChannel+0x346>
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2201      	movs	r2, #1
 800af6c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2202      	movs	r2, #2
 800af72:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	689b      	ldr	r3, [r3, #8]
 800af78:	2b04      	cmp	r3, #4
 800af7a:	d174      	bne.n	800b066 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d137      	bne.n	800aff2 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800af82:	f7fd fc95 	bl	80088b0 <HAL_GetTick>
 800af86:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800af88:	e011      	b.n	800afae <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800af8a:	f7fd fc91 	bl	80088b0 <HAL_GetTick>
 800af8e:	4602      	mov	r2, r0
 800af90:	69fb      	ldr	r3, [r7, #28]
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	2b01      	cmp	r3, #1
 800af96:	d90a      	bls.n	800afae <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	691b      	ldr	r3, [r3, #16]
 800af9c:	f043 0208 	orr.w	r2, r3, #8
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	2203      	movs	r2, #3
 800afa8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	e171      	b.n	800b292 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d1e6      	bne.n	800af8a <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800afbc:	2001      	movs	r0, #1
 800afbe:	f7fd fc83 	bl	80088c8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	68ba      	ldr	r2, [r7, #8]
 800afc8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800afca:	641a      	str	r2, [r3, #64]	; 0x40
 800afcc:	e01e      	b.n	800b00c <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800afce:	f7fd fc6f 	bl	80088b0 <HAL_GetTick>
 800afd2:	4602      	mov	r2, r0
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	1ad3      	subs	r3, r2, r3
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d90a      	bls.n	800aff2 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	691b      	ldr	r3, [r3, #16]
 800afe0:	f043 0208 	orr.w	r2, r3, #8
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2203      	movs	r2, #3
 800afec:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800afee:	2303      	movs	r3, #3
 800aff0:	e14f      	b.n	800b292 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aff8:	2b00      	cmp	r3, #0
 800affa:	dbe8      	blt.n	800afce <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800affc:	2001      	movs	r0, #1
 800affe:	f7fd fc63 	bl	80088c8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68ba      	ldr	r2, [r7, #8]
 800b008:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b00a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f003 0310 	and.w	r3, r3, #16
 800b018:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800b01c:	fa01 f303 	lsl.w	r3, r1, r3
 800b020:	43db      	mvns	r3, r3
 800b022:	ea02 0103 	and.w	r1, r2, r3
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f003 0310 	and.w	r3, r3, #16
 800b030:	409a      	lsls	r2, r3
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	430a      	orrs	r2, r1
 800b038:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f003 0310 	and.w	r3, r3, #16
 800b046:	21ff      	movs	r1, #255	; 0xff
 800b048:	fa01 f303 	lsl.w	r3, r1, r3
 800b04c:	43db      	mvns	r3, r3
 800b04e:	ea02 0103 	and.w	r1, r2, r3
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f003 0310 	and.w	r3, r3, #16
 800b05c:	409a      	lsls	r2, r3
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	430a      	orrs	r2, r1
 800b064:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	69db      	ldr	r3, [r3, #28]
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	d11d      	bne.n	800b0aa <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b074:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f003 0310 	and.w	r3, r3, #16
 800b07c:	221f      	movs	r2, #31
 800b07e:	fa02 f303 	lsl.w	r3, r2, r3
 800b082:	43db      	mvns	r3, r3
 800b084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b086:	4013      	ands	r3, r2
 800b088:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	6a1b      	ldr	r3, [r3, #32]
 800b08e:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f003 0310 	and.w	r3, r3, #16
 800b096:	69ba      	ldr	r2, [r7, #24]
 800b098:	fa02 f303 	lsl.w	r3, r2, r3
 800b09c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0a8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0b0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f003 0310 	and.w	r3, r3, #16
 800b0b8:	2207      	movs	r2, #7
 800b0ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b0be:	43db      	mvns	r3, r3
 800b0c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0c2:	4013      	ands	r3, r2
 800b0c4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	699b      	ldr	r3, [r3, #24]
 800b0ca:	f003 0301 	and.w	r3, r3, #1
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d002      	beq.n	800b0d8 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	623b      	str	r3, [r7, #32]
 800b0d6:	e011      	b.n	800b0fc <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	699b      	ldr	r3, [r3, #24]
 800b0dc:	f003 0302 	and.w	r3, r3, #2
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d002      	beq.n	800b0ea <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	623b      	str	r3, [r7, #32]
 800b0e8:	e008      	b.n	800b0fc <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	695b      	ldr	r3, [r3, #20]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d102      	bne.n	800b0f8 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	623b      	str	r3, [r7, #32]
 800b0f6:	e001      	b.n	800b0fc <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	689a      	ldr	r2, [r3, #8]
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	695b      	ldr	r3, [r3, #20]
 800b104:	4313      	orrs	r3, r2
 800b106:	6a3a      	ldr	r2, [r7, #32]
 800b108:	4313      	orrs	r3, r2
 800b10a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f003 0310 	and.w	r3, r3, #16
 800b112:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b116:	fa02 f303 	lsl.w	r3, r2, r3
 800b11a:	43db      	mvns	r3, r3
 800b11c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b11e:	4013      	ands	r3, r2
 800b120:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	791b      	ldrb	r3, [r3, #4]
 800b126:	2b01      	cmp	r3, #1
 800b128:	d102      	bne.n	800b130 <HAL_DAC_ConfigChannel+0x1e4>
 800b12a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b12e:	e000      	b.n	800b132 <HAL_DAC_ConfigChannel+0x1e6>
 800b130:	2300      	movs	r3, #0
 800b132:	69ba      	ldr	r2, [r7, #24]
 800b134:	4313      	orrs	r3, r2
 800b136:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f003 0310 	and.w	r3, r3, #16
 800b13e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b142:	fa02 f303 	lsl.w	r3, r2, r3
 800b146:	43db      	mvns	r3, r3
 800b148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b14a:	4013      	ands	r3, r2
 800b14c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	795b      	ldrb	r3, [r3, #5]
 800b152:	2b01      	cmp	r3, #1
 800b154:	d102      	bne.n	800b15c <HAL_DAC_ConfigChannel+0x210>
 800b156:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b15a:	e000      	b.n	800b15e <HAL_DAC_ConfigChannel+0x212>
 800b15c:	2300      	movs	r3, #0
 800b15e:	69ba      	ldr	r2, [r7, #24]
 800b160:	4313      	orrs	r3, r2
 800b162:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800b164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b166:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b16a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2b02      	cmp	r3, #2
 800b172:	d114      	bne.n	800b19e <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800b174:	f001 fbc2 	bl	800c8fc <HAL_RCC_GetHCLKFreq>
 800b178:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	4a47      	ldr	r2, [pc, #284]	; (800b29c <HAL_DAC_ConfigChannel+0x350>)
 800b17e:	4293      	cmp	r3, r2
 800b180:	d904      	bls.n	800b18c <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800b182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b188:	627b      	str	r3, [r7, #36]	; 0x24
 800b18a:	e00d      	b.n	800b1a8 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	4a44      	ldr	r2, [pc, #272]	; (800b2a0 <HAL_DAC_ConfigChannel+0x354>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d909      	bls.n	800b1a8 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800b194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b196:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b19a:	627b      	str	r3, [r7, #36]	; 0x24
 800b19c:	e004      	b.n	800b1a8 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1a4:	4313      	orrs	r3, r2
 800b1a6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f003 0310 	and.w	r3, r3, #16
 800b1ae:	69ba      	ldr	r2, [r7, #24]
 800b1b0:	fa02 f303 	lsl.w	r3, r2, r3
 800b1b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1b6:	4313      	orrs	r3, r2
 800b1b8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	6819      	ldr	r1, [r3, #0]
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f003 0310 	and.w	r3, r3, #16
 800b1ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b1d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1d6:	43da      	mvns	r2, r3
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	400a      	ands	r2, r1
 800b1de:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f003 0310 	and.w	r3, r3, #16
 800b1ee:	f640 72fe 	movw	r2, #4094	; 0xffe
 800b1f2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1f6:	43db      	mvns	r3, r3
 800b1f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1fa:	4013      	ands	r3, r2
 800b1fc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f003 0310 	and.w	r3, r3, #16
 800b20a:	69ba      	ldr	r2, [r7, #24]
 800b20c:	fa02 f303 	lsl.w	r3, r2, r3
 800b210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b212:	4313      	orrs	r3, r2
 800b214:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b21c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	6819      	ldr	r1, [r3, #0]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f003 0310 	and.w	r3, r3, #16
 800b22a:	22c0      	movs	r2, #192	; 0xc0
 800b22c:	fa02 f303 	lsl.w	r3, r2, r3
 800b230:	43da      	mvns	r2, r3
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	400a      	ands	r2, r1
 800b238:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	089b      	lsrs	r3, r3, #2
 800b240:	f003 030f 	and.w	r3, r3, #15
 800b244:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	691b      	ldr	r3, [r3, #16]
 800b24a:	089b      	lsrs	r3, r3, #2
 800b24c:	021b      	lsls	r3, r3, #8
 800b24e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b252:	69ba      	ldr	r2, [r7, #24]
 800b254:	4313      	orrs	r3, r2
 800b256:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f003 0310 	and.w	r3, r3, #16
 800b264:	f640 710f 	movw	r1, #3855	; 0xf0f
 800b268:	fa01 f303 	lsl.w	r3, r1, r3
 800b26c:	43db      	mvns	r3, r3
 800b26e:	ea02 0103 	and.w	r1, r2, r3
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f003 0310 	and.w	r3, r3, #16
 800b278:	69ba      	ldr	r2, [r7, #24]
 800b27a:	409a      	lsls	r2, r3
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	430a      	orrs	r2, r1
 800b282:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2201      	movs	r2, #1
 800b288:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	2200      	movs	r2, #0
 800b28e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b290:	2300      	movs	r3, #0
}
 800b292:	4618      	mov	r0, r3
 800b294:	3728      	adds	r7, #40	; 0x28
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	09896800 	.word	0x09896800
 800b2a0:	04c4b400 	.word	0x04c4b400

0800b2a4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b084      	sub	sp, #16
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2b0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800b2b2:	68f8      	ldr	r0, [r7, #12]
 800b2b4:	f7ff fe16 	bl	800aee4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	711a      	strb	r2, [r3, #4]
}
 800b2be:	bf00      	nop
 800b2c0:	3710      	adds	r7, #16
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}

0800b2c6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b2c6:	b580      	push	{r7, lr}
 800b2c8:	b084      	sub	sp, #16
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2d2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800b2d4:	68f8      	ldr	r0, [r7, #12]
 800b2d6:	f7ff fe0f 	bl	800aef8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800b2da:	bf00      	nop
 800b2dc:	3710      	adds	r7, #16
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}

0800b2e2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800b2e2:	b580      	push	{r7, lr}
 800b2e4:	b084      	sub	sp, #16
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ee:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	691b      	ldr	r3, [r3, #16]
 800b2f4:	f043 0204 	orr.w	r2, r3, #4
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800b2fc:	68f8      	ldr	r0, [r7, #12]
 800b2fe:	f7ff fe05 	bl	800af0c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2201      	movs	r2, #1
 800b306:	711a      	strb	r2, [r3, #4]
}
 800b308:	bf00      	nop
 800b30a:	3710      	adds	r7, #16
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b310:	b480      	push	{r7}
 800b312:	b083      	sub	sp, #12
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800b318:	bf00      	nop
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr

0800b324 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b324:	b480      	push	{r7}
 800b326:	b083      	sub	sp, #12
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800b32c:	bf00      	nop
 800b32e:	370c      	adds	r7, #12
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr

0800b338 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b338:	b480      	push	{r7}
 800b33a:	b083      	sub	sp, #12
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800b340:	bf00      	nop
 800b342:	370c      	adds	r7, #12
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b084      	sub	sp, #16
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b358:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800b35a:	68f8      	ldr	r0, [r7, #12]
 800b35c:	f7ff ffd8 	bl	800b310 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	2201      	movs	r2, #1
 800b364:	711a      	strb	r2, [r3, #4]
}
 800b366:	bf00      	nop
 800b368:	3710      	adds	r7, #16
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}

0800b36e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800b36e:	b580      	push	{r7, lr}
 800b370:	b084      	sub	sp, #16
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b37a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f7ff ffd1 	bl	800b324 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800b382:	bf00      	nop
 800b384:	3710      	adds	r7, #16
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}

0800b38a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800b38a:	b580      	push	{r7, lr}
 800b38c:	b084      	sub	sp, #16
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b396:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	691b      	ldr	r3, [r3, #16]
 800b39c:	f043 0204 	orr.w	r2, r3, #4
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800b3a4:	68f8      	ldr	r0, [r7, #12]
 800b3a6:	f7ff ffc7 	bl	800b338 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	711a      	strb	r2, [r3, #4]
}
 800b3b0:	bf00      	nop
 800b3b2:	3710      	adds	r7, #16
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d101      	bne.n	800b3ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	e08d      	b.n	800b4e6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	4b47      	ldr	r3, [pc, #284]	; (800b4f0 <HAL_DMA_Init+0x138>)
 800b3d2:	429a      	cmp	r2, r3
 800b3d4:	d80f      	bhi.n	800b3f6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	461a      	mov	r2, r3
 800b3dc:	4b45      	ldr	r3, [pc, #276]	; (800b4f4 <HAL_DMA_Init+0x13c>)
 800b3de:	4413      	add	r3, r2
 800b3e0:	4a45      	ldr	r2, [pc, #276]	; (800b4f8 <HAL_DMA_Init+0x140>)
 800b3e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b3e6:	091b      	lsrs	r3, r3, #4
 800b3e8:	009a      	lsls	r2, r3, #2
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	4a42      	ldr	r2, [pc, #264]	; (800b4fc <HAL_DMA_Init+0x144>)
 800b3f2:	641a      	str	r2, [r3, #64]	; 0x40
 800b3f4:	e00e      	b.n	800b414 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	4b40      	ldr	r3, [pc, #256]	; (800b500 <HAL_DMA_Init+0x148>)
 800b3fe:	4413      	add	r3, r2
 800b400:	4a3d      	ldr	r2, [pc, #244]	; (800b4f8 <HAL_DMA_Init+0x140>)
 800b402:	fba2 2303 	umull	r2, r3, r2, r3
 800b406:	091b      	lsrs	r3, r3, #4
 800b408:	009a      	lsls	r2, r3, #2
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	4a3c      	ldr	r2, [pc, #240]	; (800b504 <HAL_DMA_Init+0x14c>)
 800b412:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2202      	movs	r2, #2
 800b418:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800b42a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b42e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800b438:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	691b      	ldr	r3, [r3, #16]
 800b43e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b444:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	699b      	ldr	r3, [r3, #24]
 800b44a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b450:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800b458:	68fa      	ldr	r2, [r7, #12]
 800b45a:	4313      	orrs	r3, r2
 800b45c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	68fa      	ldr	r2, [r7, #12]
 800b464:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f000 fa10 	bl	800b88c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	689b      	ldr	r3, [r3, #8]
 800b470:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b474:	d102      	bne.n	800b47c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2200      	movs	r2, #0
 800b47a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	685a      	ldr	r2, [r3, #4]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b484:	b2d2      	uxtb	r2, r2
 800b486:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b48c:	687a      	ldr	r2, [r7, #4]
 800b48e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b490:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d010      	beq.n	800b4bc <HAL_DMA_Init+0x104>
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	2b04      	cmp	r3, #4
 800b4a0:	d80c      	bhi.n	800b4bc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f000 fa30 	bl	800b908 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b4b8:	605a      	str	r2, [r3, #4]
 800b4ba:	e008      	b.n	800b4ce <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800b4e4:	2300      	movs	r3, #0
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	3710      	adds	r7, #16
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}
 800b4ee:	bf00      	nop
 800b4f0:	40020407 	.word	0x40020407
 800b4f4:	bffdfff8 	.word	0xbffdfff8
 800b4f8:	cccccccd 	.word	0xcccccccd
 800b4fc:	40020000 	.word	0x40020000
 800b500:	bffdfbf8 	.word	0xbffdfbf8
 800b504:	40020400 	.word	0x40020400

0800b508 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b086      	sub	sp, #24
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	60f8      	str	r0, [r7, #12]
 800b510:	60b9      	str	r1, [r7, #8]
 800b512:	607a      	str	r2, [r7, #4]
 800b514:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b516:	2300      	movs	r3, #0
 800b518:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b520:	2b01      	cmp	r3, #1
 800b522:	d101      	bne.n	800b528 <HAL_DMA_Start_IT+0x20>
 800b524:	2302      	movs	r3, #2
 800b526:	e066      	b.n	800b5f6 <HAL_DMA_Start_IT+0xee>
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2201      	movs	r2, #1
 800b52c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b536:	b2db      	uxtb	r3, r3
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d155      	bne.n	800b5e8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	2202      	movs	r2, #2
 800b540:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2200      	movs	r2, #0
 800b548:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	681a      	ldr	r2, [r3, #0]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f022 0201 	bic.w	r2, r2, #1
 800b558:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	68b9      	ldr	r1, [r7, #8]
 800b560:	68f8      	ldr	r0, [r7, #12]
 800b562:	f000 f954 	bl	800b80e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d008      	beq.n	800b580 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f042 020e 	orr.w	r2, r2, #14
 800b57c:	601a      	str	r2, [r3, #0]
 800b57e:	e00f      	b.n	800b5a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f022 0204 	bic.w	r2, r2, #4
 800b58e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	681a      	ldr	r2, [r3, #0]
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f042 020a 	orr.w	r2, r2, #10
 800b59e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d007      	beq.n	800b5be <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5b2:	681a      	ldr	r2, [r3, #0]
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b5bc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d007      	beq.n	800b5d6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5ca:	681a      	ldr	r2, [r3, #0]
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b5d4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	681a      	ldr	r2, [r3, #0]
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f042 0201 	orr.w	r2, r2, #1
 800b5e4:	601a      	str	r2, [r3, #0]
 800b5e6:	e005      	b.n	800b5f4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800b5f0:	2302      	movs	r3, #2
 800b5f2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800b5f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3718      	adds	r7, #24
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}

0800b5fe <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b5fe:	b480      	push	{r7}
 800b600:	b085      	sub	sp, #20
 800b602:	af00      	add	r7, sp, #0
 800b604:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b606:	2300      	movs	r3, #0
 800b608:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b610:	b2db      	uxtb	r3, r3
 800b612:	2b02      	cmp	r3, #2
 800b614:	d005      	beq.n	800b622 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2204      	movs	r2, #4
 800b61a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800b61c:	2301      	movs	r3, #1
 800b61e:	73fb      	strb	r3, [r7, #15]
 800b620:	e037      	b.n	800b692 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	681a      	ldr	r2, [r3, #0]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f022 020e 	bic.w	r2, r2, #14
 800b630:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b636:	681a      	ldr	r2, [r3, #0]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b63c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b640:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	681a      	ldr	r2, [r3, #0]
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	f022 0201 	bic.w	r2, r2, #1
 800b650:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b656:	f003 021f 	and.w	r2, r3, #31
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b65e:	2101      	movs	r1, #1
 800b660:	fa01 f202 	lsl.w	r2, r1, r2
 800b664:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b66a:	687a      	ldr	r2, [r7, #4]
 800b66c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b66e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b674:	2b00      	cmp	r3, #0
 800b676:	d00c      	beq.n	800b692 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b682:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b686:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b68c:	687a      	ldr	r2, [r7, #4]
 800b68e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b690:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2201      	movs	r2, #1
 800b696:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800b6a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3714      	adds	r7, #20
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6cc:	f003 031f 	and.w	r3, r3, #31
 800b6d0:	2204      	movs	r2, #4
 800b6d2:	409a      	lsls	r2, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d026      	beq.n	800b72a <HAL_DMA_IRQHandler+0x7a>
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	f003 0304 	and.w	r3, r3, #4
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d021      	beq.n	800b72a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f003 0320 	and.w	r3, r3, #32
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d107      	bne.n	800b704 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f022 0204 	bic.w	r2, r2, #4
 800b702:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b708:	f003 021f 	and.w	r2, r3, #31
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b710:	2104      	movs	r1, #4
 800b712:	fa01 f202 	lsl.w	r2, r1, r2
 800b716:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d071      	beq.n	800b804 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b728:	e06c      	b.n	800b804 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b72e:	f003 031f 	and.w	r3, r3, #31
 800b732:	2202      	movs	r2, #2
 800b734:	409a      	lsls	r2, r3
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	4013      	ands	r3, r2
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d02e      	beq.n	800b79c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	f003 0302 	and.w	r3, r3, #2
 800b744:	2b00      	cmp	r3, #0
 800b746:	d029      	beq.n	800b79c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f003 0320 	and.w	r3, r3, #32
 800b752:	2b00      	cmp	r3, #0
 800b754:	d10b      	bne.n	800b76e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	681a      	ldr	r2, [r3, #0]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f022 020a 	bic.w	r2, r2, #10
 800b764:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2201      	movs	r2, #1
 800b76a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b772:	f003 021f 	and.w	r2, r3, #31
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b77a:	2102      	movs	r1, #2
 800b77c:	fa01 f202 	lsl.w	r2, r1, r2
 800b780:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2200      	movs	r2, #0
 800b786:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d038      	beq.n	800b804 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b79a:	e033      	b.n	800b804 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7a0:	f003 031f 	and.w	r3, r3, #31
 800b7a4:	2208      	movs	r2, #8
 800b7a6:	409a      	lsls	r2, r3
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	4013      	ands	r3, r2
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d02a      	beq.n	800b806 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	f003 0308 	and.w	r3, r3, #8
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d025      	beq.n	800b806 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	681a      	ldr	r2, [r3, #0]
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f022 020e 	bic.w	r2, r2, #14
 800b7c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7ce:	f003 021f 	and.w	r2, r3, #31
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7d6:	2101      	movs	r1, #1
 800b7d8:	fa01 f202 	lsl.w	r2, r1, r2
 800b7dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d004      	beq.n	800b806 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b804:	bf00      	nop
 800b806:	bf00      	nop
}
 800b808:	3710      	adds	r7, #16
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}

0800b80e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b80e:	b480      	push	{r7}
 800b810:	b085      	sub	sp, #20
 800b812:	af00      	add	r7, sp, #0
 800b814:	60f8      	str	r0, [r7, #12]
 800b816:	60b9      	str	r1, [r7, #8]
 800b818:	607a      	str	r2, [r7, #4]
 800b81a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b820:	68fa      	ldr	r2, [r7, #12]
 800b822:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b824:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d004      	beq.n	800b838 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b832:	68fa      	ldr	r2, [r7, #12]
 800b834:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b836:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b83c:	f003 021f 	and.w	r2, r3, #31
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b844:	2101      	movs	r1, #1
 800b846:	fa01 f202 	lsl.w	r2, r1, r2
 800b84a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	683a      	ldr	r2, [r7, #0]
 800b852:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	2b10      	cmp	r3, #16
 800b85a:	d108      	bne.n	800b86e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	687a      	ldr	r2, [r7, #4]
 800b862:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68ba      	ldr	r2, [r7, #8]
 800b86a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b86c:	e007      	b.n	800b87e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	68ba      	ldr	r2, [r7, #8]
 800b874:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	687a      	ldr	r2, [r7, #4]
 800b87c:	60da      	str	r2, [r3, #12]
}
 800b87e:	bf00      	nop
 800b880:	3714      	adds	r7, #20
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr
	...

0800b88c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b087      	sub	sp, #28
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	461a      	mov	r2, r3
 800b89a:	4b16      	ldr	r3, [pc, #88]	; (800b8f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b89c:	429a      	cmp	r2, r3
 800b89e:	d802      	bhi.n	800b8a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b8a0:	4b15      	ldr	r3, [pc, #84]	; (800b8f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b8a2:	617b      	str	r3, [r7, #20]
 800b8a4:	e001      	b.n	800b8aa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800b8a6:	4b15      	ldr	r3, [pc, #84]	; (800b8fc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b8a8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	b2db      	uxtb	r3, r3
 800b8b4:	3b08      	subs	r3, #8
 800b8b6:	4a12      	ldr	r2, [pc, #72]	; (800b900 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b8b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b8bc:	091b      	lsrs	r3, r3, #4
 800b8be:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b8c4:	089b      	lsrs	r3, r3, #2
 800b8c6:	009a      	lsls	r2, r3, #2
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	4a0b      	ldr	r2, [pc, #44]	; (800b904 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b8d6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f003 031f 	and.w	r3, r3, #31
 800b8de:	2201      	movs	r2, #1
 800b8e0:	409a      	lsls	r2, r3
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	651a      	str	r2, [r3, #80]	; 0x50
}
 800b8e6:	bf00      	nop
 800b8e8:	371c      	adds	r7, #28
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr
 800b8f2:	bf00      	nop
 800b8f4:	40020407 	.word	0x40020407
 800b8f8:	40020800 	.word	0x40020800
 800b8fc:	40020820 	.word	0x40020820
 800b900:	cccccccd 	.word	0xcccccccd
 800b904:	40020880 	.word	0x40020880

0800b908 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b908:	b480      	push	{r7}
 800b90a:	b085      	sub	sp, #20
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	b2db      	uxtb	r3, r3
 800b916:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b918:	68fa      	ldr	r2, [r7, #12]
 800b91a:	4b0b      	ldr	r3, [pc, #44]	; (800b948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b91c:	4413      	add	r3, r2
 800b91e:	009b      	lsls	r3, r3, #2
 800b920:	461a      	mov	r2, r3
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	4a08      	ldr	r2, [pc, #32]	; (800b94c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b92a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	3b01      	subs	r3, #1
 800b930:	f003 031f 	and.w	r3, r3, #31
 800b934:	2201      	movs	r2, #1
 800b936:	409a      	lsls	r2, r3
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800b93c:	bf00      	nop
 800b93e:	3714      	adds	r7, #20
 800b940:	46bd      	mov	sp, r7
 800b942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b946:	4770      	bx	lr
 800b948:	1000823f 	.word	0x1000823f
 800b94c:	40020940 	.word	0x40020940

0800b950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b950:	b480      	push	{r7}
 800b952:	b087      	sub	sp, #28
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b95a:	2300      	movs	r3, #0
 800b95c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b95e:	e15a      	b.n	800bc16 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	2101      	movs	r1, #1
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	fa01 f303 	lsl.w	r3, r1, r3
 800b96c:	4013      	ands	r3, r2
 800b96e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2b00      	cmp	r3, #0
 800b974:	f000 814c 	beq.w	800bc10 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	2b01      	cmp	r3, #1
 800b97e:	d00b      	beq.n	800b998 <HAL_GPIO_Init+0x48>
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	685b      	ldr	r3, [r3, #4]
 800b984:	2b02      	cmp	r3, #2
 800b986:	d007      	beq.n	800b998 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b98c:	2b11      	cmp	r3, #17
 800b98e:	d003      	beq.n	800b998 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	2b12      	cmp	r3, #18
 800b996:	d130      	bne.n	800b9fa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	689b      	ldr	r3, [r3, #8]
 800b99c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	005b      	lsls	r3, r3, #1
 800b9a2:	2203      	movs	r2, #3
 800b9a4:	fa02 f303 	lsl.w	r3, r2, r3
 800b9a8:	43db      	mvns	r3, r3
 800b9aa:	693a      	ldr	r2, [r7, #16]
 800b9ac:	4013      	ands	r3, r2
 800b9ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	68da      	ldr	r2, [r3, #12]
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	005b      	lsls	r3, r3, #1
 800b9b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b9bc:	693a      	ldr	r2, [r7, #16]
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	693a      	ldr	r2, [r7, #16]
 800b9c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	685b      	ldr	r3, [r3, #4]
 800b9cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b9d6:	43db      	mvns	r3, r3
 800b9d8:	693a      	ldr	r2, [r7, #16]
 800b9da:	4013      	ands	r3, r2
 800b9dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	685b      	ldr	r3, [r3, #4]
 800b9e2:	091b      	lsrs	r3, r3, #4
 800b9e4:	f003 0201 	and.w	r2, r3, #1
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ee:	693a      	ldr	r2, [r7, #16]
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	693a      	ldr	r2, [r7, #16]
 800b9f8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	68db      	ldr	r3, [r3, #12]
 800b9fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ba00:	697b      	ldr	r3, [r7, #20]
 800ba02:	005b      	lsls	r3, r3, #1
 800ba04:	2203      	movs	r2, #3
 800ba06:	fa02 f303 	lsl.w	r3, r2, r3
 800ba0a:	43db      	mvns	r3, r3
 800ba0c:	693a      	ldr	r2, [r7, #16]
 800ba0e:	4013      	ands	r3, r2
 800ba10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	689a      	ldr	r2, [r3, #8]
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	005b      	lsls	r3, r3, #1
 800ba1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba1e:	693a      	ldr	r2, [r7, #16]
 800ba20:	4313      	orrs	r3, r2
 800ba22:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	693a      	ldr	r2, [r7, #16]
 800ba28:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	2b02      	cmp	r3, #2
 800ba30:	d003      	beq.n	800ba3a <HAL_GPIO_Init+0xea>
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	685b      	ldr	r3, [r3, #4]
 800ba36:	2b12      	cmp	r3, #18
 800ba38:	d123      	bne.n	800ba82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	08da      	lsrs	r2, r3, #3
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	3208      	adds	r2, #8
 800ba42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	f003 0307 	and.w	r3, r3, #7
 800ba4e:	009b      	lsls	r3, r3, #2
 800ba50:	220f      	movs	r2, #15
 800ba52:	fa02 f303 	lsl.w	r3, r2, r3
 800ba56:	43db      	mvns	r3, r3
 800ba58:	693a      	ldr	r2, [r7, #16]
 800ba5a:	4013      	ands	r3, r2
 800ba5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	691a      	ldr	r2, [r3, #16]
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	f003 0307 	and.w	r3, r3, #7
 800ba68:	009b      	lsls	r3, r3, #2
 800ba6a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba6e:	693a      	ldr	r2, [r7, #16]
 800ba70:	4313      	orrs	r3, r2
 800ba72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	08da      	lsrs	r2, r3, #3
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	3208      	adds	r2, #8
 800ba7c:	6939      	ldr	r1, [r7, #16]
 800ba7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	005b      	lsls	r3, r3, #1
 800ba8c:	2203      	movs	r2, #3
 800ba8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ba92:	43db      	mvns	r3, r3
 800ba94:	693a      	ldr	r2, [r7, #16]
 800ba96:	4013      	ands	r3, r2
 800ba98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	685b      	ldr	r3, [r3, #4]
 800ba9e:	f003 0203 	and.w	r2, r3, #3
 800baa2:	697b      	ldr	r3, [r7, #20]
 800baa4:	005b      	lsls	r3, r3, #1
 800baa6:	fa02 f303 	lsl.w	r3, r2, r3
 800baaa:	693a      	ldr	r2, [r7, #16]
 800baac:	4313      	orrs	r3, r2
 800baae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	693a      	ldr	r2, [r7, #16]
 800bab4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	685b      	ldr	r3, [r3, #4]
 800baba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800babe:	2b00      	cmp	r3, #0
 800bac0:	f000 80a6 	beq.w	800bc10 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bac4:	4b5b      	ldr	r3, [pc, #364]	; (800bc34 <HAL_GPIO_Init+0x2e4>)
 800bac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bac8:	4a5a      	ldr	r2, [pc, #360]	; (800bc34 <HAL_GPIO_Init+0x2e4>)
 800baca:	f043 0301 	orr.w	r3, r3, #1
 800bace:	6613      	str	r3, [r2, #96]	; 0x60
 800bad0:	4b58      	ldr	r3, [pc, #352]	; (800bc34 <HAL_GPIO_Init+0x2e4>)
 800bad2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bad4:	f003 0301 	and.w	r3, r3, #1
 800bad8:	60bb      	str	r3, [r7, #8]
 800bada:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800badc:	4a56      	ldr	r2, [pc, #344]	; (800bc38 <HAL_GPIO_Init+0x2e8>)
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	089b      	lsrs	r3, r3, #2
 800bae2:	3302      	adds	r3, #2
 800bae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bae8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	f003 0303 	and.w	r3, r3, #3
 800baf0:	009b      	lsls	r3, r3, #2
 800baf2:	220f      	movs	r2, #15
 800baf4:	fa02 f303 	lsl.w	r3, r2, r3
 800baf8:	43db      	mvns	r3, r3
 800bafa:	693a      	ldr	r2, [r7, #16]
 800bafc:	4013      	ands	r3, r2
 800bafe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800bb06:	d01f      	beq.n	800bb48 <HAL_GPIO_Init+0x1f8>
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	4a4c      	ldr	r2, [pc, #304]	; (800bc3c <HAL_GPIO_Init+0x2ec>)
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d019      	beq.n	800bb44 <HAL_GPIO_Init+0x1f4>
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	4a4b      	ldr	r2, [pc, #300]	; (800bc40 <HAL_GPIO_Init+0x2f0>)
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d013      	beq.n	800bb40 <HAL_GPIO_Init+0x1f0>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	4a4a      	ldr	r2, [pc, #296]	; (800bc44 <HAL_GPIO_Init+0x2f4>)
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d00d      	beq.n	800bb3c <HAL_GPIO_Init+0x1ec>
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	4a49      	ldr	r2, [pc, #292]	; (800bc48 <HAL_GPIO_Init+0x2f8>)
 800bb24:	4293      	cmp	r3, r2
 800bb26:	d007      	beq.n	800bb38 <HAL_GPIO_Init+0x1e8>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	4a48      	ldr	r2, [pc, #288]	; (800bc4c <HAL_GPIO_Init+0x2fc>)
 800bb2c:	4293      	cmp	r3, r2
 800bb2e:	d101      	bne.n	800bb34 <HAL_GPIO_Init+0x1e4>
 800bb30:	2305      	movs	r3, #5
 800bb32:	e00a      	b.n	800bb4a <HAL_GPIO_Init+0x1fa>
 800bb34:	2306      	movs	r3, #6
 800bb36:	e008      	b.n	800bb4a <HAL_GPIO_Init+0x1fa>
 800bb38:	2304      	movs	r3, #4
 800bb3a:	e006      	b.n	800bb4a <HAL_GPIO_Init+0x1fa>
 800bb3c:	2303      	movs	r3, #3
 800bb3e:	e004      	b.n	800bb4a <HAL_GPIO_Init+0x1fa>
 800bb40:	2302      	movs	r3, #2
 800bb42:	e002      	b.n	800bb4a <HAL_GPIO_Init+0x1fa>
 800bb44:	2301      	movs	r3, #1
 800bb46:	e000      	b.n	800bb4a <HAL_GPIO_Init+0x1fa>
 800bb48:	2300      	movs	r3, #0
 800bb4a:	697a      	ldr	r2, [r7, #20]
 800bb4c:	f002 0203 	and.w	r2, r2, #3
 800bb50:	0092      	lsls	r2, r2, #2
 800bb52:	4093      	lsls	r3, r2
 800bb54:	693a      	ldr	r2, [r7, #16]
 800bb56:	4313      	orrs	r3, r2
 800bb58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bb5a:	4937      	ldr	r1, [pc, #220]	; (800bc38 <HAL_GPIO_Init+0x2e8>)
 800bb5c:	697b      	ldr	r3, [r7, #20]
 800bb5e:	089b      	lsrs	r3, r3, #2
 800bb60:	3302      	adds	r3, #2
 800bb62:	693a      	ldr	r2, [r7, #16]
 800bb64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800bb68:	4b39      	ldr	r3, [pc, #228]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	43db      	mvns	r3, r3
 800bb72:	693a      	ldr	r2, [r7, #16]
 800bb74:	4013      	ands	r3, r2
 800bb76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d003      	beq.n	800bb8c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800bb84:	693a      	ldr	r2, [r7, #16]
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	4313      	orrs	r3, r2
 800bb8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800bb8c:	4a30      	ldr	r2, [pc, #192]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bb8e:	693b      	ldr	r3, [r7, #16]
 800bb90:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800bb92:	4b2f      	ldr	r3, [pc, #188]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bb94:	685b      	ldr	r3, [r3, #4]
 800bb96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	43db      	mvns	r3, r3
 800bb9c:	693a      	ldr	r2, [r7, #16]
 800bb9e:	4013      	ands	r3, r2
 800bba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	685b      	ldr	r3, [r3, #4]
 800bba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d003      	beq.n	800bbb6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800bbae:	693a      	ldr	r2, [r7, #16]
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	4313      	orrs	r3, r2
 800bbb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800bbb6:	4a26      	ldr	r2, [pc, #152]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800bbbc:	4b24      	ldr	r3, [pc, #144]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	43db      	mvns	r3, r3
 800bbc6:	693a      	ldr	r2, [r7, #16]
 800bbc8:	4013      	ands	r3, r2
 800bbca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	685b      	ldr	r3, [r3, #4]
 800bbd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d003      	beq.n	800bbe0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800bbd8:	693a      	ldr	r2, [r7, #16]
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800bbe0:	4a1b      	ldr	r2, [pc, #108]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800bbe6:	4b1a      	ldr	r3, [pc, #104]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	43db      	mvns	r3, r3
 800bbf0:	693a      	ldr	r2, [r7, #16]
 800bbf2:	4013      	ands	r3, r2
 800bbf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	685b      	ldr	r3, [r3, #4]
 800bbfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d003      	beq.n	800bc0a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800bc02:	693a      	ldr	r2, [r7, #16]
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	4313      	orrs	r3, r2
 800bc08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800bc0a:	4a11      	ldr	r2, [pc, #68]	; (800bc50 <HAL_GPIO_Init+0x300>)
 800bc0c:	693b      	ldr	r3, [r7, #16]
 800bc0e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	3301      	adds	r3, #1
 800bc14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	697b      	ldr	r3, [r7, #20]
 800bc1c:	fa22 f303 	lsr.w	r3, r2, r3
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	f47f ae9d 	bne.w	800b960 <HAL_GPIO_Init+0x10>
  }
}
 800bc26:	bf00      	nop
 800bc28:	371c      	adds	r7, #28
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc30:	4770      	bx	lr
 800bc32:	bf00      	nop
 800bc34:	40021000 	.word	0x40021000
 800bc38:	40010000 	.word	0x40010000
 800bc3c:	48000400 	.word	0x48000400
 800bc40:	48000800 	.word	0x48000800
 800bc44:	48000c00 	.word	0x48000c00
 800bc48:	48001000 	.word	0x48001000
 800bc4c:	48001400 	.word	0x48001400
 800bc50:	40010400 	.word	0x40010400

0800bc54 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800bc54:	b480      	push	{r7}
 800bc56:	b087      	sub	sp, #28
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800bc62:	e0bd      	b.n	800bde0 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800bc64:	2201      	movs	r2, #1
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	fa02 f303 	lsl.w	r3, r2, r3
 800bc6c:	683a      	ldr	r2, [r7, #0]
 800bc6e:	4013      	ands	r3, r2
 800bc70:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800bc72:	693b      	ldr	r3, [r7, #16]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	f000 80b0 	beq.w	800bdda <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800bc7a:	4a60      	ldr	r2, [pc, #384]	; (800bdfc <HAL_GPIO_DeInit+0x1a8>)
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	089b      	lsrs	r3, r3, #2
 800bc80:	3302      	adds	r3, #2
 800bc82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc86:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	f003 0303 	and.w	r3, r3, #3
 800bc8e:	009b      	lsls	r3, r3, #2
 800bc90:	220f      	movs	r2, #15
 800bc92:	fa02 f303 	lsl.w	r3, r2, r3
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	4013      	ands	r3, r2
 800bc9a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800bca2:	d01f      	beq.n	800bce4 <HAL_GPIO_DeInit+0x90>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	4a56      	ldr	r2, [pc, #344]	; (800be00 <HAL_GPIO_DeInit+0x1ac>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d019      	beq.n	800bce0 <HAL_GPIO_DeInit+0x8c>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	4a55      	ldr	r2, [pc, #340]	; (800be04 <HAL_GPIO_DeInit+0x1b0>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d013      	beq.n	800bcdc <HAL_GPIO_DeInit+0x88>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	4a54      	ldr	r2, [pc, #336]	; (800be08 <HAL_GPIO_DeInit+0x1b4>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d00d      	beq.n	800bcd8 <HAL_GPIO_DeInit+0x84>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	4a53      	ldr	r2, [pc, #332]	; (800be0c <HAL_GPIO_DeInit+0x1b8>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d007      	beq.n	800bcd4 <HAL_GPIO_DeInit+0x80>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	4a52      	ldr	r2, [pc, #328]	; (800be10 <HAL_GPIO_DeInit+0x1bc>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d101      	bne.n	800bcd0 <HAL_GPIO_DeInit+0x7c>
 800bccc:	2305      	movs	r3, #5
 800bcce:	e00a      	b.n	800bce6 <HAL_GPIO_DeInit+0x92>
 800bcd0:	2306      	movs	r3, #6
 800bcd2:	e008      	b.n	800bce6 <HAL_GPIO_DeInit+0x92>
 800bcd4:	2304      	movs	r3, #4
 800bcd6:	e006      	b.n	800bce6 <HAL_GPIO_DeInit+0x92>
 800bcd8:	2303      	movs	r3, #3
 800bcda:	e004      	b.n	800bce6 <HAL_GPIO_DeInit+0x92>
 800bcdc:	2302      	movs	r3, #2
 800bcde:	e002      	b.n	800bce6 <HAL_GPIO_DeInit+0x92>
 800bce0:	2301      	movs	r3, #1
 800bce2:	e000      	b.n	800bce6 <HAL_GPIO_DeInit+0x92>
 800bce4:	2300      	movs	r3, #0
 800bce6:	697a      	ldr	r2, [r7, #20]
 800bce8:	f002 0203 	and.w	r2, r2, #3
 800bcec:	0092      	lsls	r2, r2, #2
 800bcee:	4093      	lsls	r3, r2
 800bcf0:	68fa      	ldr	r2, [r7, #12]
 800bcf2:	429a      	cmp	r2, r3
 800bcf4:	d132      	bne.n	800bd5c <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800bcf6:	4b47      	ldr	r3, [pc, #284]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	43db      	mvns	r3, r3
 800bcfe:	4945      	ldr	r1, [pc, #276]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bd00:	4013      	ands	r3, r2
 800bd02:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800bd04:	4b43      	ldr	r3, [pc, #268]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bd06:	685a      	ldr	r2, [r3, #4]
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	43db      	mvns	r3, r3
 800bd0c:	4941      	ldr	r1, [pc, #260]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bd0e:	4013      	ands	r3, r2
 800bd10:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800bd12:	4b40      	ldr	r3, [pc, #256]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bd14:	689a      	ldr	r2, [r3, #8]
 800bd16:	693b      	ldr	r3, [r7, #16]
 800bd18:	43db      	mvns	r3, r3
 800bd1a:	493e      	ldr	r1, [pc, #248]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bd1c:	4013      	ands	r3, r2
 800bd1e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800bd20:	4b3c      	ldr	r3, [pc, #240]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bd22:	68da      	ldr	r2, [r3, #12]
 800bd24:	693b      	ldr	r3, [r7, #16]
 800bd26:	43db      	mvns	r3, r3
 800bd28:	493a      	ldr	r1, [pc, #232]	; (800be14 <HAL_GPIO_DeInit+0x1c0>)
 800bd2a:	4013      	ands	r3, r2
 800bd2c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	f003 0303 	and.w	r3, r3, #3
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	220f      	movs	r2, #15
 800bd38:	fa02 f303 	lsl.w	r3, r2, r3
 800bd3c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800bd3e:	4a2f      	ldr	r2, [pc, #188]	; (800bdfc <HAL_GPIO_DeInit+0x1a8>)
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	089b      	lsrs	r3, r3, #2
 800bd44:	3302      	adds	r3, #2
 800bd46:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	43da      	mvns	r2, r3
 800bd4e:	482b      	ldr	r0, [pc, #172]	; (800bdfc <HAL_GPIO_DeInit+0x1a8>)
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	089b      	lsrs	r3, r3, #2
 800bd54:	400a      	ands	r2, r1
 800bd56:	3302      	adds	r3, #2
 800bd58:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681a      	ldr	r2, [r3, #0]
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	005b      	lsls	r3, r3, #1
 800bd64:	2103      	movs	r1, #3
 800bd66:	fa01 f303 	lsl.w	r3, r1, r3
 800bd6a:	431a      	orrs	r2, r3
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	08da      	lsrs	r2, r3, #3
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	3208      	adds	r2, #8
 800bd78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd7c:	697b      	ldr	r3, [r7, #20]
 800bd7e:	f003 0307 	and.w	r3, r3, #7
 800bd82:	009b      	lsls	r3, r3, #2
 800bd84:	220f      	movs	r2, #15
 800bd86:	fa02 f303 	lsl.w	r3, r2, r3
 800bd8a:	43db      	mvns	r3, r3
 800bd8c:	697a      	ldr	r2, [r7, #20]
 800bd8e:	08d2      	lsrs	r2, r2, #3
 800bd90:	4019      	ands	r1, r3
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	3208      	adds	r2, #8
 800bd96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	68da      	ldr	r2, [r3, #12]
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	005b      	lsls	r3, r3, #1
 800bda2:	2103      	movs	r1, #3
 800bda4:	fa01 f303 	lsl.w	r3, r1, r3
 800bda8:	43db      	mvns	r3, r3
 800bdaa:	401a      	ands	r2, r3
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	685a      	ldr	r2, [r3, #4]
 800bdb4:	2101      	movs	r1, #1
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	fa01 f303 	lsl.w	r3, r1, r3
 800bdbc:	43db      	mvns	r3, r3
 800bdbe:	401a      	ands	r2, r3
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	689a      	ldr	r2, [r3, #8]
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	005b      	lsls	r3, r3, #1
 800bdcc:	2103      	movs	r1, #3
 800bdce:	fa01 f303 	lsl.w	r3, r1, r3
 800bdd2:	43db      	mvns	r3, r3
 800bdd4:	401a      	ands	r2, r3
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	609a      	str	r2, [r3, #8]
    }

    position++;
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	3301      	adds	r3, #1
 800bdde:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800bde0:	683a      	ldr	r2, [r7, #0]
 800bde2:	697b      	ldr	r3, [r7, #20]
 800bde4:	fa22 f303 	lsr.w	r3, r2, r3
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	f47f af3b 	bne.w	800bc64 <HAL_GPIO_DeInit+0x10>
  }
}
 800bdee:	bf00      	nop
 800bdf0:	371c      	adds	r7, #28
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf8:	4770      	bx	lr
 800bdfa:	bf00      	nop
 800bdfc:	40010000 	.word	0x40010000
 800be00:	48000400 	.word	0x48000400
 800be04:	48000800 	.word	0x48000800
 800be08:	48000c00 	.word	0x48000c00
 800be0c:	48001000 	.word	0x48001000
 800be10:	48001400 	.word	0x48001400
 800be14:	40010400 	.word	0x40010400

0800be18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800be18:	b480      	push	{r7}
 800be1a:	b083      	sub	sp, #12
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	460b      	mov	r3, r1
 800be22:	807b      	strh	r3, [r7, #2]
 800be24:	4613      	mov	r3, r2
 800be26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800be28:	787b      	ldrb	r3, [r7, #1]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d003      	beq.n	800be36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800be2e:	887a      	ldrh	r2, [r7, #2]
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800be34:	e002      	b.n	800be3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800be36:	887a      	ldrh	r2, [r7, #2]
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800be3c:	bf00      	nop
 800be3e:	370c      	adds	r7, #12
 800be40:	46bd      	mov	sp, r7
 800be42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be46:	4770      	bx	lr

0800be48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800be48:	b480      	push	{r7}
 800be4a:	b085      	sub	sp, #20
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d141      	bne.n	800beda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800be56:	4b4b      	ldr	r3, [pc, #300]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800be5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be62:	d131      	bne.n	800bec8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800be64:	4b47      	ldr	r3, [pc, #284]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800be66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800be6a:	4a46      	ldr	r2, [pc, #280]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800be6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800be70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800be74:	4b43      	ldr	r3, [pc, #268]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800be7c:	4a41      	ldr	r2, [pc, #260]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800be7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800be82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800be84:	4b40      	ldr	r3, [pc, #256]	; (800bf88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	2232      	movs	r2, #50	; 0x32
 800be8a:	fb02 f303 	mul.w	r3, r2, r3
 800be8e:	4a3f      	ldr	r2, [pc, #252]	; (800bf8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800be90:	fba2 2303 	umull	r2, r3, r2, r3
 800be94:	0c9b      	lsrs	r3, r3, #18
 800be96:	3301      	adds	r3, #1
 800be98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800be9a:	e002      	b.n	800bea2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	3b01      	subs	r3, #1
 800bea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bea2:	4b38      	ldr	r3, [pc, #224]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bea4:	695b      	ldr	r3, [r3, #20]
 800bea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800beaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800beae:	d102      	bne.n	800beb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1f2      	bne.n	800be9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800beb6:	4b33      	ldr	r3, [pc, #204]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800beb8:	695b      	ldr	r3, [r3, #20]
 800beba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bec2:	d158      	bne.n	800bf76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800bec4:	2303      	movs	r3, #3
 800bec6:	e057      	b.n	800bf78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bec8:	4b2e      	ldr	r3, [pc, #184]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800beca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bece:	4a2d      	ldr	r2, [pc, #180]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bed4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800bed8:	e04d      	b.n	800bf76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bee0:	d141      	bne.n	800bf66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800bee2:	4b28      	ldr	r3, [pc, #160]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800beea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800beee:	d131      	bne.n	800bf54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bef0:	4b24      	ldr	r3, [pc, #144]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bef6:	4a23      	ldr	r2, [pc, #140]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800befc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bf00:	4b20      	ldr	r3, [pc, #128]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800bf08:	4a1e      	ldr	r2, [pc, #120]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bf0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bf10:	4b1d      	ldr	r3, [pc, #116]	; (800bf88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	2232      	movs	r2, #50	; 0x32
 800bf16:	fb02 f303 	mul.w	r3, r2, r3
 800bf1a:	4a1c      	ldr	r2, [pc, #112]	; (800bf8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800bf1c:	fba2 2303 	umull	r2, r3, r2, r3
 800bf20:	0c9b      	lsrs	r3, r3, #18
 800bf22:	3301      	adds	r3, #1
 800bf24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bf26:	e002      	b.n	800bf2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	3b01      	subs	r3, #1
 800bf2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bf2e:	4b15      	ldr	r3, [pc, #84]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf30:	695b      	ldr	r3, [r3, #20]
 800bf32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf3a:	d102      	bne.n	800bf42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d1f2      	bne.n	800bf28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bf42:	4b10      	ldr	r3, [pc, #64]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf44:	695b      	ldr	r3, [r3, #20]
 800bf46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf4e:	d112      	bne.n	800bf76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800bf50:	2303      	movs	r3, #3
 800bf52:	e011      	b.n	800bf78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bf54:	4b0b      	ldr	r3, [pc, #44]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bf5a:	4a0a      	ldr	r2, [pc, #40]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bf60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800bf64:	e007      	b.n	800bf76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800bf66:	4b07      	ldr	r3, [pc, #28]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800bf6e:	4a05      	ldr	r2, [pc, #20]	; (800bf84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bf70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bf74:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800bf76:	2300      	movs	r3, #0
}
 800bf78:	4618      	mov	r0, r3
 800bf7a:	3714      	adds	r7, #20
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf82:	4770      	bx	lr
 800bf84:	40007000 	.word	0x40007000
 800bf88:	20000c34 	.word	0x20000c34
 800bf8c:	431bde83 	.word	0x431bde83

0800bf90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b088      	sub	sp, #32
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d101      	bne.n	800bfa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	e308      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f003 0301 	and.w	r3, r3, #1
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d075      	beq.n	800c09a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bfae:	4ba3      	ldr	r3, [pc, #652]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	f003 030c 	and.w	r3, r3, #12
 800bfb6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bfb8:	4ba0      	ldr	r3, [pc, #640]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800bfba:	68db      	ldr	r3, [r3, #12]
 800bfbc:	f003 0303 	and.w	r3, r3, #3
 800bfc0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800bfc2:	69bb      	ldr	r3, [r7, #24]
 800bfc4:	2b0c      	cmp	r3, #12
 800bfc6:	d102      	bne.n	800bfce <HAL_RCC_OscConfig+0x3e>
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	2b03      	cmp	r3, #3
 800bfcc:	d002      	beq.n	800bfd4 <HAL_RCC_OscConfig+0x44>
 800bfce:	69bb      	ldr	r3, [r7, #24]
 800bfd0:	2b08      	cmp	r3, #8
 800bfd2:	d10b      	bne.n	800bfec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bfd4:	4b99      	ldr	r3, [pc, #612]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d05b      	beq.n	800c098 <HAL_RCC_OscConfig+0x108>
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	685b      	ldr	r3, [r3, #4]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d157      	bne.n	800c098 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e2e3      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	685b      	ldr	r3, [r3, #4]
 800bff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bff4:	d106      	bne.n	800c004 <HAL_RCC_OscConfig+0x74>
 800bff6:	4b91      	ldr	r3, [pc, #580]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	4a90      	ldr	r2, [pc, #576]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800bffc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c000:	6013      	str	r3, [r2, #0]
 800c002:	e01d      	b.n	800c040 <HAL_RCC_OscConfig+0xb0>
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c00c:	d10c      	bne.n	800c028 <HAL_RCC_OscConfig+0x98>
 800c00e:	4b8b      	ldr	r3, [pc, #556]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4a8a      	ldr	r2, [pc, #552]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c018:	6013      	str	r3, [r2, #0]
 800c01a:	4b88      	ldr	r3, [pc, #544]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	4a87      	ldr	r2, [pc, #540]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c024:	6013      	str	r3, [r2, #0]
 800c026:	e00b      	b.n	800c040 <HAL_RCC_OscConfig+0xb0>
 800c028:	4b84      	ldr	r3, [pc, #528]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	4a83      	ldr	r2, [pc, #524]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c02e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c032:	6013      	str	r3, [r2, #0]
 800c034:	4b81      	ldr	r3, [pc, #516]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	4a80      	ldr	r2, [pc, #512]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c03a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c03e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	685b      	ldr	r3, [r3, #4]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d013      	beq.n	800c070 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c048:	f7fc fc32 	bl	80088b0 <HAL_GetTick>
 800c04c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c04e:	e008      	b.n	800c062 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c050:	f7fc fc2e 	bl	80088b0 <HAL_GetTick>
 800c054:	4602      	mov	r2, r0
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	1ad3      	subs	r3, r2, r3
 800c05a:	2b64      	cmp	r3, #100	; 0x64
 800c05c:	d901      	bls.n	800c062 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c05e:	2303      	movs	r3, #3
 800c060:	e2a8      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c062:	4b76      	ldr	r3, [pc, #472]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d0f0      	beq.n	800c050 <HAL_RCC_OscConfig+0xc0>
 800c06e:	e014      	b.n	800c09a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c070:	f7fc fc1e 	bl	80088b0 <HAL_GetTick>
 800c074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c076:	e008      	b.n	800c08a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c078:	f7fc fc1a 	bl	80088b0 <HAL_GetTick>
 800c07c:	4602      	mov	r2, r0
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	1ad3      	subs	r3, r2, r3
 800c082:	2b64      	cmp	r3, #100	; 0x64
 800c084:	d901      	bls.n	800c08a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c086:	2303      	movs	r3, #3
 800c088:	e294      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c08a:	4b6c      	ldr	r3, [pc, #432]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c092:	2b00      	cmp	r3, #0
 800c094:	d1f0      	bne.n	800c078 <HAL_RCC_OscConfig+0xe8>
 800c096:	e000      	b.n	800c09a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f003 0302 	and.w	r3, r3, #2
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d075      	beq.n	800c192 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c0a6:	4b65      	ldr	r3, [pc, #404]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c0a8:	689b      	ldr	r3, [r3, #8]
 800c0aa:	f003 030c 	and.w	r3, r3, #12
 800c0ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c0b0:	4b62      	ldr	r3, [pc, #392]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	f003 0303 	and.w	r3, r3, #3
 800c0b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800c0ba:	69bb      	ldr	r3, [r7, #24]
 800c0bc:	2b0c      	cmp	r3, #12
 800c0be:	d102      	bne.n	800c0c6 <HAL_RCC_OscConfig+0x136>
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	2b02      	cmp	r3, #2
 800c0c4:	d002      	beq.n	800c0cc <HAL_RCC_OscConfig+0x13c>
 800c0c6:	69bb      	ldr	r3, [r7, #24]
 800c0c8:	2b04      	cmp	r3, #4
 800c0ca:	d11f      	bne.n	800c10c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c0cc:	4b5b      	ldr	r3, [pc, #364]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d005      	beq.n	800c0e4 <HAL_RCC_OscConfig+0x154>
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	68db      	ldr	r3, [r3, #12]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	e267      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c0e4:	4b55      	ldr	r3, [pc, #340]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	691b      	ldr	r3, [r3, #16]
 800c0f0:	061b      	lsls	r3, r3, #24
 800c0f2:	4952      	ldr	r1, [pc, #328]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c0f4:	4313      	orrs	r3, r2
 800c0f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c0f8:	4b51      	ldr	r3, [pc, #324]	; (800c240 <HAL_RCC_OscConfig+0x2b0>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7fc fb8b 	bl	8008818 <HAL_InitTick>
 800c102:	4603      	mov	r3, r0
 800c104:	2b00      	cmp	r3, #0
 800c106:	d043      	beq.n	800c190 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800c108:	2301      	movs	r3, #1
 800c10a:	e253      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	68db      	ldr	r3, [r3, #12]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d023      	beq.n	800c15c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c114:	4b49      	ldr	r3, [pc, #292]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	4a48      	ldr	r2, [pc, #288]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c11a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c11e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c120:	f7fc fbc6 	bl	80088b0 <HAL_GetTick>
 800c124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c126:	e008      	b.n	800c13a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c128:	f7fc fbc2 	bl	80088b0 <HAL_GetTick>
 800c12c:	4602      	mov	r2, r0
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	1ad3      	subs	r3, r2, r3
 800c132:	2b02      	cmp	r3, #2
 800c134:	d901      	bls.n	800c13a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c136:	2303      	movs	r3, #3
 800c138:	e23c      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c13a:	4b40      	ldr	r3, [pc, #256]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c142:	2b00      	cmp	r3, #0
 800c144:	d0f0      	beq.n	800c128 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c146:	4b3d      	ldr	r3, [pc, #244]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c148:	685b      	ldr	r3, [r3, #4]
 800c14a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	691b      	ldr	r3, [r3, #16]
 800c152:	061b      	lsls	r3, r3, #24
 800c154:	4939      	ldr	r1, [pc, #228]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c156:	4313      	orrs	r3, r2
 800c158:	604b      	str	r3, [r1, #4]
 800c15a:	e01a      	b.n	800c192 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c15c:	4b37      	ldr	r3, [pc, #220]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	4a36      	ldr	r2, [pc, #216]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c162:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c168:	f7fc fba2 	bl	80088b0 <HAL_GetTick>
 800c16c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c16e:	e008      	b.n	800c182 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c170:	f7fc fb9e 	bl	80088b0 <HAL_GetTick>
 800c174:	4602      	mov	r2, r0
 800c176:	693b      	ldr	r3, [r7, #16]
 800c178:	1ad3      	subs	r3, r2, r3
 800c17a:	2b02      	cmp	r3, #2
 800c17c:	d901      	bls.n	800c182 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800c17e:	2303      	movs	r3, #3
 800c180:	e218      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c182:	4b2e      	ldr	r3, [pc, #184]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d1f0      	bne.n	800c170 <HAL_RCC_OscConfig+0x1e0>
 800c18e:	e000      	b.n	800c192 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c190:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f003 0308 	and.w	r3, r3, #8
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d03c      	beq.n	800c218 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	695b      	ldr	r3, [r3, #20]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d01c      	beq.n	800c1e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c1a6:	4b25      	ldr	r3, [pc, #148]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c1a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1ac:	4a23      	ldr	r2, [pc, #140]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c1ae:	f043 0301 	orr.w	r3, r3, #1
 800c1b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c1b6:	f7fc fb7b 	bl	80088b0 <HAL_GetTick>
 800c1ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c1bc:	e008      	b.n	800c1d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c1be:	f7fc fb77 	bl	80088b0 <HAL_GetTick>
 800c1c2:	4602      	mov	r2, r0
 800c1c4:	693b      	ldr	r3, [r7, #16]
 800c1c6:	1ad3      	subs	r3, r2, r3
 800c1c8:	2b02      	cmp	r3, #2
 800c1ca:	d901      	bls.n	800c1d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c1cc:	2303      	movs	r3, #3
 800c1ce:	e1f1      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c1d0:	4b1a      	ldr	r3, [pc, #104]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c1d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1d6:	f003 0302 	and.w	r3, r3, #2
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d0ef      	beq.n	800c1be <HAL_RCC_OscConfig+0x22e>
 800c1de:	e01b      	b.n	800c218 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c1e0:	4b16      	ldr	r3, [pc, #88]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c1e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1e6:	4a15      	ldr	r2, [pc, #84]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c1e8:	f023 0301 	bic.w	r3, r3, #1
 800c1ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c1f0:	f7fc fb5e 	bl	80088b0 <HAL_GetTick>
 800c1f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c1f6:	e008      	b.n	800c20a <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c1f8:	f7fc fb5a 	bl	80088b0 <HAL_GetTick>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	1ad3      	subs	r3, r2, r3
 800c202:	2b02      	cmp	r3, #2
 800c204:	d901      	bls.n	800c20a <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800c206:	2303      	movs	r3, #3
 800c208:	e1d4      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c20a:	4b0c      	ldr	r3, [pc, #48]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c20c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c210:	f003 0302 	and.w	r3, r3, #2
 800c214:	2b00      	cmp	r3, #0
 800c216:	d1ef      	bne.n	800c1f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	f003 0304 	and.w	r3, r3, #4
 800c220:	2b00      	cmp	r3, #0
 800c222:	f000 80ab 	beq.w	800c37c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c226:	2300      	movs	r3, #0
 800c228:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c22a:	4b04      	ldr	r3, [pc, #16]	; (800c23c <HAL_RCC_OscConfig+0x2ac>)
 800c22c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c22e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c232:	2b00      	cmp	r3, #0
 800c234:	d106      	bne.n	800c244 <HAL_RCC_OscConfig+0x2b4>
 800c236:	2301      	movs	r3, #1
 800c238:	e005      	b.n	800c246 <HAL_RCC_OscConfig+0x2b6>
 800c23a:	bf00      	nop
 800c23c:	40021000 	.word	0x40021000
 800c240:	20000c38 	.word	0x20000c38
 800c244:	2300      	movs	r3, #0
 800c246:	2b00      	cmp	r3, #0
 800c248:	d00d      	beq.n	800c266 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c24a:	4baf      	ldr	r3, [pc, #700]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c24c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c24e:	4aae      	ldr	r2, [pc, #696]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c254:	6593      	str	r3, [r2, #88]	; 0x58
 800c256:	4bac      	ldr	r3, [pc, #688]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c25a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c25e:	60fb      	str	r3, [r7, #12]
 800c260:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c262:	2301      	movs	r3, #1
 800c264:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c266:	4ba9      	ldr	r3, [pc, #676]	; (800c50c <HAL_RCC_OscConfig+0x57c>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d118      	bne.n	800c2a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c272:	4ba6      	ldr	r3, [pc, #664]	; (800c50c <HAL_RCC_OscConfig+0x57c>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4aa5      	ldr	r2, [pc, #660]	; (800c50c <HAL_RCC_OscConfig+0x57c>)
 800c278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c27c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c27e:	f7fc fb17 	bl	80088b0 <HAL_GetTick>
 800c282:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c284:	e008      	b.n	800c298 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c286:	f7fc fb13 	bl	80088b0 <HAL_GetTick>
 800c28a:	4602      	mov	r2, r0
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	1ad3      	subs	r3, r2, r3
 800c290:	2b02      	cmp	r3, #2
 800c292:	d901      	bls.n	800c298 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c294:	2303      	movs	r3, #3
 800c296:	e18d      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c298:	4b9c      	ldr	r3, [pc, #624]	; (800c50c <HAL_RCC_OscConfig+0x57c>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d0f0      	beq.n	800c286 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	689b      	ldr	r3, [r3, #8]
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	d108      	bne.n	800c2be <HAL_RCC_OscConfig+0x32e>
 800c2ac:	4b96      	ldr	r3, [pc, #600]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2b2:	4a95      	ldr	r2, [pc, #596]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2b4:	f043 0301 	orr.w	r3, r3, #1
 800c2b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c2bc:	e024      	b.n	800c308 <HAL_RCC_OscConfig+0x378>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	689b      	ldr	r3, [r3, #8]
 800c2c2:	2b05      	cmp	r3, #5
 800c2c4:	d110      	bne.n	800c2e8 <HAL_RCC_OscConfig+0x358>
 800c2c6:	4b90      	ldr	r3, [pc, #576]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2cc:	4a8e      	ldr	r2, [pc, #568]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2ce:	f043 0304 	orr.w	r3, r3, #4
 800c2d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c2d6:	4b8c      	ldr	r3, [pc, #560]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2dc:	4a8a      	ldr	r2, [pc, #552]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2de:	f043 0301 	orr.w	r3, r3, #1
 800c2e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c2e6:	e00f      	b.n	800c308 <HAL_RCC_OscConfig+0x378>
 800c2e8:	4b87      	ldr	r3, [pc, #540]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2ee:	4a86      	ldr	r2, [pc, #536]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2f0:	f023 0301 	bic.w	r3, r3, #1
 800c2f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c2f8:	4b83      	ldr	r3, [pc, #524]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c2fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2fe:	4a82      	ldr	r2, [pc, #520]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c300:	f023 0304 	bic.w	r3, r3, #4
 800c304:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d016      	beq.n	800c33e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c310:	f7fc face 	bl	80088b0 <HAL_GetTick>
 800c314:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c316:	e00a      	b.n	800c32e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c318:	f7fc faca 	bl	80088b0 <HAL_GetTick>
 800c31c:	4602      	mov	r2, r0
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	1ad3      	subs	r3, r2, r3
 800c322:	f241 3288 	movw	r2, #5000	; 0x1388
 800c326:	4293      	cmp	r3, r2
 800c328:	d901      	bls.n	800c32e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800c32a:	2303      	movs	r3, #3
 800c32c:	e142      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c32e:	4b76      	ldr	r3, [pc, #472]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c334:	f003 0302 	and.w	r3, r3, #2
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d0ed      	beq.n	800c318 <HAL_RCC_OscConfig+0x388>
 800c33c:	e015      	b.n	800c36a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c33e:	f7fc fab7 	bl	80088b0 <HAL_GetTick>
 800c342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c344:	e00a      	b.n	800c35c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c346:	f7fc fab3 	bl	80088b0 <HAL_GetTick>
 800c34a:	4602      	mov	r2, r0
 800c34c:	693b      	ldr	r3, [r7, #16]
 800c34e:	1ad3      	subs	r3, r2, r3
 800c350:	f241 3288 	movw	r2, #5000	; 0x1388
 800c354:	4293      	cmp	r3, r2
 800c356:	d901      	bls.n	800c35c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800c358:	2303      	movs	r3, #3
 800c35a:	e12b      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c35c:	4b6a      	ldr	r3, [pc, #424]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c35e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c362:	f003 0302 	and.w	r3, r3, #2
 800c366:	2b00      	cmp	r3, #0
 800c368:	d1ed      	bne.n	800c346 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c36a:	7ffb      	ldrb	r3, [r7, #31]
 800c36c:	2b01      	cmp	r3, #1
 800c36e:	d105      	bne.n	800c37c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c370:	4b65      	ldr	r3, [pc, #404]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c374:	4a64      	ldr	r2, [pc, #400]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c376:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c37a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f003 0320 	and.w	r3, r3, #32
 800c384:	2b00      	cmp	r3, #0
 800c386:	d03c      	beq.n	800c402 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	699b      	ldr	r3, [r3, #24]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d01c      	beq.n	800c3ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c390:	4b5d      	ldr	r3, [pc, #372]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c392:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c396:	4a5c      	ldr	r2, [pc, #368]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c398:	f043 0301 	orr.w	r3, r3, #1
 800c39c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c3a0:	f7fc fa86 	bl	80088b0 <HAL_GetTick>
 800c3a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c3a6:	e008      	b.n	800c3ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c3a8:	f7fc fa82 	bl	80088b0 <HAL_GetTick>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	1ad3      	subs	r3, r2, r3
 800c3b2:	2b02      	cmp	r3, #2
 800c3b4:	d901      	bls.n	800c3ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800c3b6:	2303      	movs	r3, #3
 800c3b8:	e0fc      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c3ba:	4b53      	ldr	r3, [pc, #332]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c3bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c3c0:	f003 0302 	and.w	r3, r3, #2
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d0ef      	beq.n	800c3a8 <HAL_RCC_OscConfig+0x418>
 800c3c8:	e01b      	b.n	800c402 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c3ca:	4b4f      	ldr	r3, [pc, #316]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c3cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c3d0:	4a4d      	ldr	r2, [pc, #308]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c3d2:	f023 0301 	bic.w	r3, r3, #1
 800c3d6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c3da:	f7fc fa69 	bl	80088b0 <HAL_GetTick>
 800c3de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c3e0:	e008      	b.n	800c3f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c3e2:	f7fc fa65 	bl	80088b0 <HAL_GetTick>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	1ad3      	subs	r3, r2, r3
 800c3ec:	2b02      	cmp	r3, #2
 800c3ee:	d901      	bls.n	800c3f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800c3f0:	2303      	movs	r3, #3
 800c3f2:	e0df      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c3f4:	4b44      	ldr	r3, [pc, #272]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c3f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c3fa:	f003 0302 	and.w	r3, r3, #2
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d1ef      	bne.n	800c3e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	69db      	ldr	r3, [r3, #28]
 800c406:	2b00      	cmp	r3, #0
 800c408:	f000 80d3 	beq.w	800c5b2 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c40c:	4b3e      	ldr	r3, [pc, #248]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c40e:	689b      	ldr	r3, [r3, #8]
 800c410:	f003 030c 	and.w	r3, r3, #12
 800c414:	2b0c      	cmp	r3, #12
 800c416:	f000 808d 	beq.w	800c534 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	69db      	ldr	r3, [r3, #28]
 800c41e:	2b02      	cmp	r3, #2
 800c420:	d15a      	bne.n	800c4d8 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c422:	4b39      	ldr	r3, [pc, #228]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	4a38      	ldr	r2, [pc, #224]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c428:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c42c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c42e:	f7fc fa3f 	bl	80088b0 <HAL_GetTick>
 800c432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c434:	e008      	b.n	800c448 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c436:	f7fc fa3b 	bl	80088b0 <HAL_GetTick>
 800c43a:	4602      	mov	r2, r0
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	1ad3      	subs	r3, r2, r3
 800c440:	2b02      	cmp	r3, #2
 800c442:	d901      	bls.n	800c448 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800c444:	2303      	movs	r3, #3
 800c446:	e0b5      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c448:	4b2f      	ldr	r3, [pc, #188]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c450:	2b00      	cmp	r3, #0
 800c452:	d1f0      	bne.n	800c436 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c454:	4b2c      	ldr	r3, [pc, #176]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c456:	68da      	ldr	r2, [r3, #12]
 800c458:	4b2d      	ldr	r3, [pc, #180]	; (800c510 <HAL_RCC_OscConfig+0x580>)
 800c45a:	4013      	ands	r3, r2
 800c45c:	687a      	ldr	r2, [r7, #4]
 800c45e:	6a11      	ldr	r1, [r2, #32]
 800c460:	687a      	ldr	r2, [r7, #4]
 800c462:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c464:	3a01      	subs	r2, #1
 800c466:	0112      	lsls	r2, r2, #4
 800c468:	4311      	orrs	r1, r2
 800c46a:	687a      	ldr	r2, [r7, #4]
 800c46c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800c46e:	0212      	lsls	r2, r2, #8
 800c470:	4311      	orrs	r1, r2
 800c472:	687a      	ldr	r2, [r7, #4]
 800c474:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c476:	0852      	lsrs	r2, r2, #1
 800c478:	3a01      	subs	r2, #1
 800c47a:	0552      	lsls	r2, r2, #21
 800c47c:	4311      	orrs	r1, r2
 800c47e:	687a      	ldr	r2, [r7, #4]
 800c480:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c482:	0852      	lsrs	r2, r2, #1
 800c484:	3a01      	subs	r2, #1
 800c486:	0652      	lsls	r2, r2, #25
 800c488:	4311      	orrs	r1, r2
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800c48e:	06d2      	lsls	r2, r2, #27
 800c490:	430a      	orrs	r2, r1
 800c492:	491d      	ldr	r1, [pc, #116]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c494:	4313      	orrs	r3, r2
 800c496:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c498:	4b1b      	ldr	r3, [pc, #108]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	4a1a      	ldr	r2, [pc, #104]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c49e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c4a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c4a4:	4b18      	ldr	r3, [pc, #96]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4a6:	68db      	ldr	r3, [r3, #12]
 800c4a8:	4a17      	ldr	r2, [pc, #92]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c4ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c4b0:	f7fc f9fe 	bl	80088b0 <HAL_GetTick>
 800c4b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c4b6:	e008      	b.n	800c4ca <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c4b8:	f7fc f9fa 	bl	80088b0 <HAL_GetTick>
 800c4bc:	4602      	mov	r2, r0
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	1ad3      	subs	r3, r2, r3
 800c4c2:	2b02      	cmp	r3, #2
 800c4c4:	d901      	bls.n	800c4ca <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800c4c6:	2303      	movs	r3, #3
 800c4c8:	e074      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c4ca:	4b0f      	ldr	r3, [pc, #60]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d0f0      	beq.n	800c4b8 <HAL_RCC_OscConfig+0x528>
 800c4d6:	e06c      	b.n	800c5b2 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c4d8:	4b0b      	ldr	r3, [pc, #44]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	4a0a      	ldr	r2, [pc, #40]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c4e2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800c4e4:	4b08      	ldr	r3, [pc, #32]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4e6:	68db      	ldr	r3, [r3, #12]
 800c4e8:	4a07      	ldr	r2, [pc, #28]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4ea:	f023 0303 	bic.w	r3, r3, #3
 800c4ee:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800c4f0:	4b05      	ldr	r3, [pc, #20]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4f2:	68db      	ldr	r3, [r3, #12]
 800c4f4:	4a04      	ldr	r2, [pc, #16]	; (800c508 <HAL_RCC_OscConfig+0x578>)
 800c4f6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800c4fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c4fe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c500:	f7fc f9d6 	bl	80088b0 <HAL_GetTick>
 800c504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c506:	e00e      	b.n	800c526 <HAL_RCC_OscConfig+0x596>
 800c508:	40021000 	.word	0x40021000
 800c50c:	40007000 	.word	0x40007000
 800c510:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c514:	f7fc f9cc 	bl	80088b0 <HAL_GetTick>
 800c518:	4602      	mov	r2, r0
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	2b02      	cmp	r3, #2
 800c520:	d901      	bls.n	800c526 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800c522:	2303      	movs	r3, #3
 800c524:	e046      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c526:	4b25      	ldr	r3, [pc, #148]	; (800c5bc <HAL_RCC_OscConfig+0x62c>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d1f0      	bne.n	800c514 <HAL_RCC_OscConfig+0x584>
 800c532:	e03e      	b.n	800c5b2 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	69db      	ldr	r3, [r3, #28]
 800c538:	2b01      	cmp	r3, #1
 800c53a:	d101      	bne.n	800c540 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800c53c:	2301      	movs	r3, #1
 800c53e:	e039      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800c540:	4b1e      	ldr	r3, [pc, #120]	; (800c5bc <HAL_RCC_OscConfig+0x62c>)
 800c542:	68db      	ldr	r3, [r3, #12]
 800c544:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	f003 0203 	and.w	r2, r3, #3
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	6a1b      	ldr	r3, [r3, #32]
 800c550:	429a      	cmp	r2, r3
 800c552:	d12c      	bne.n	800c5ae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c55e:	3b01      	subs	r3, #1
 800c560:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c562:	429a      	cmp	r2, r3
 800c564:	d123      	bne.n	800c5ae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c570:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c572:	429a      	cmp	r2, r3
 800c574:	d11b      	bne.n	800c5ae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c580:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c582:	429a      	cmp	r2, r3
 800c584:	d113      	bne.n	800c5ae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c590:	085b      	lsrs	r3, r3, #1
 800c592:	3b01      	subs	r3, #1
 800c594:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c596:	429a      	cmp	r2, r3
 800c598:	d109      	bne.n	800c5ae <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5a4:	085b      	lsrs	r3, r3, #1
 800c5a6:	3b01      	subs	r3, #1
 800c5a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c5aa:	429a      	cmp	r2, r3
 800c5ac:	d001      	beq.n	800c5b2 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800c5ae:	2301      	movs	r3, #1
 800c5b0:	e000      	b.n	800c5b4 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800c5b2:	2300      	movs	r3, #0
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	3720      	adds	r7, #32
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}
 800c5bc:	40021000 	.word	0x40021000

0800c5c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b086      	sub	sp, #24
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
 800c5c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d101      	bne.n	800c5d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c5d4:	2301      	movs	r3, #1
 800c5d6:	e11e      	b.n	800c816 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c5d8:	4b91      	ldr	r3, [pc, #580]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f003 030f 	and.w	r3, r3, #15
 800c5e0:	683a      	ldr	r2, [r7, #0]
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d910      	bls.n	800c608 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c5e6:	4b8e      	ldr	r3, [pc, #568]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f023 020f 	bic.w	r2, r3, #15
 800c5ee:	498c      	ldr	r1, [pc, #560]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	4313      	orrs	r3, r2
 800c5f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c5f6:	4b8a      	ldr	r3, [pc, #552]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	f003 030f 	and.w	r3, r3, #15
 800c5fe:	683a      	ldr	r2, [r7, #0]
 800c600:	429a      	cmp	r2, r3
 800c602:	d001      	beq.n	800c608 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c604:	2301      	movs	r3, #1
 800c606:	e106      	b.n	800c816 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f003 0301 	and.w	r3, r3, #1
 800c610:	2b00      	cmp	r3, #0
 800c612:	d073      	beq.n	800c6fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	2b03      	cmp	r3, #3
 800c61a:	d129      	bne.n	800c670 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c61c:	4b81      	ldr	r3, [pc, #516]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c624:	2b00      	cmp	r3, #0
 800c626:	d101      	bne.n	800c62c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c628:	2301      	movs	r3, #1
 800c62a:	e0f4      	b.n	800c816 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c62c:	f000 f972 	bl	800c914 <RCC_GetSysClockFreqFromPLLSource>
 800c630:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c632:	693b      	ldr	r3, [r7, #16]
 800c634:	4a7c      	ldr	r2, [pc, #496]	; (800c828 <HAL_RCC_ClockConfig+0x268>)
 800c636:	4293      	cmp	r3, r2
 800c638:	d93f      	bls.n	800c6ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c63a:	4b7a      	ldr	r3, [pc, #488]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c63c:	689b      	ldr	r3, [r3, #8]
 800c63e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c642:	2b00      	cmp	r3, #0
 800c644:	d009      	beq.n	800c65a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d033      	beq.n	800c6ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c656:	2b00      	cmp	r3, #0
 800c658:	d12f      	bne.n	800c6ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c65a:	4b72      	ldr	r3, [pc, #456]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c65c:	689b      	ldr	r3, [r3, #8]
 800c65e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c662:	4a70      	ldr	r2, [pc, #448]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c668:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c66a:	2380      	movs	r3, #128	; 0x80
 800c66c:	617b      	str	r3, [r7, #20]
 800c66e:	e024      	b.n	800c6ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	2b02      	cmp	r3, #2
 800c676:	d107      	bne.n	800c688 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c678:	4b6a      	ldr	r3, [pc, #424]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c680:	2b00      	cmp	r3, #0
 800c682:	d109      	bne.n	800c698 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c684:	2301      	movs	r3, #1
 800c686:	e0c6      	b.n	800c816 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c688:	4b66      	ldr	r3, [pc, #408]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c690:	2b00      	cmp	r3, #0
 800c692:	d101      	bne.n	800c698 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c694:	2301      	movs	r3, #1
 800c696:	e0be      	b.n	800c816 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c698:	f000 f8ce 	bl	800c838 <HAL_RCC_GetSysClockFreq>
 800c69c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	4a61      	ldr	r2, [pc, #388]	; (800c828 <HAL_RCC_ClockConfig+0x268>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d909      	bls.n	800c6ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c6a6:	4b5f      	ldr	r3, [pc, #380]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c6a8:	689b      	ldr	r3, [r3, #8]
 800c6aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c6ae:	4a5d      	ldr	r2, [pc, #372]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c6b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c6b6:	2380      	movs	r3, #128	; 0x80
 800c6b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c6ba:	4b5a      	ldr	r3, [pc, #360]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c6bc:	689b      	ldr	r3, [r3, #8]
 800c6be:	f023 0203 	bic.w	r2, r3, #3
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	685b      	ldr	r3, [r3, #4]
 800c6c6:	4957      	ldr	r1, [pc, #348]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c6cc:	f7fc f8f0 	bl	80088b0 <HAL_GetTick>
 800c6d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c6d2:	e00a      	b.n	800c6ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c6d4:	f7fc f8ec 	bl	80088b0 <HAL_GetTick>
 800c6d8:	4602      	mov	r2, r0
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	1ad3      	subs	r3, r2, r3
 800c6de:	f241 3288 	movw	r2, #5000	; 0x1388
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d901      	bls.n	800c6ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c6e6:	2303      	movs	r3, #3
 800c6e8:	e095      	b.n	800c816 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c6ea:	4b4e      	ldr	r3, [pc, #312]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c6ec:	689b      	ldr	r3, [r3, #8]
 800c6ee:	f003 020c 	and.w	r2, r3, #12
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	685b      	ldr	r3, [r3, #4]
 800c6f6:	009b      	lsls	r3, r3, #2
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d1eb      	bne.n	800c6d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f003 0302 	and.w	r3, r3, #2
 800c704:	2b00      	cmp	r3, #0
 800c706:	d023      	beq.n	800c750 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f003 0304 	and.w	r3, r3, #4
 800c710:	2b00      	cmp	r3, #0
 800c712:	d005      	beq.n	800c720 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c714:	4b43      	ldr	r3, [pc, #268]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c716:	689b      	ldr	r3, [r3, #8]
 800c718:	4a42      	ldr	r2, [pc, #264]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c71a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800c71e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f003 0308 	and.w	r3, r3, #8
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d007      	beq.n	800c73c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c72c:	4b3d      	ldr	r3, [pc, #244]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c72e:	689b      	ldr	r3, [r3, #8]
 800c730:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c734:	4a3b      	ldr	r2, [pc, #236]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c736:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800c73a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c73c:	4b39      	ldr	r3, [pc, #228]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c73e:	689b      	ldr	r3, [r3, #8]
 800c740:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	689b      	ldr	r3, [r3, #8]
 800c748:	4936      	ldr	r1, [pc, #216]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c74a:	4313      	orrs	r3, r2
 800c74c:	608b      	str	r3, [r1, #8]
 800c74e:	e008      	b.n	800c762 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	2b80      	cmp	r3, #128	; 0x80
 800c754:	d105      	bne.n	800c762 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c756:	4b33      	ldr	r3, [pc, #204]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	4a32      	ldr	r2, [pc, #200]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c75c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c760:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c762:	4b2f      	ldr	r3, [pc, #188]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f003 030f 	and.w	r3, r3, #15
 800c76a:	683a      	ldr	r2, [r7, #0]
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d21d      	bcs.n	800c7ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c770:	4b2b      	ldr	r3, [pc, #172]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f023 020f 	bic.w	r2, r3, #15
 800c778:	4929      	ldr	r1, [pc, #164]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c780:	f7fc f896 	bl	80088b0 <HAL_GetTick>
 800c784:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c786:	e00a      	b.n	800c79e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c788:	f7fc f892 	bl	80088b0 <HAL_GetTick>
 800c78c:	4602      	mov	r2, r0
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	1ad3      	subs	r3, r2, r3
 800c792:	f241 3288 	movw	r2, #5000	; 0x1388
 800c796:	4293      	cmp	r3, r2
 800c798:	d901      	bls.n	800c79e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c79a:	2303      	movs	r3, #3
 800c79c:	e03b      	b.n	800c816 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c79e:	4b20      	ldr	r3, [pc, #128]	; (800c820 <HAL_RCC_ClockConfig+0x260>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	f003 030f 	and.w	r3, r3, #15
 800c7a6:	683a      	ldr	r2, [r7, #0]
 800c7a8:	429a      	cmp	r2, r3
 800c7aa:	d1ed      	bne.n	800c788 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f003 0304 	and.w	r3, r3, #4
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d008      	beq.n	800c7ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c7b8:	4b1a      	ldr	r3, [pc, #104]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	68db      	ldr	r3, [r3, #12]
 800c7c4:	4917      	ldr	r1, [pc, #92]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c7c6:	4313      	orrs	r3, r2
 800c7c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f003 0308 	and.w	r3, r3, #8
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d009      	beq.n	800c7ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c7d6:	4b13      	ldr	r3, [pc, #76]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c7d8:	689b      	ldr	r3, [r3, #8]
 800c7da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	691b      	ldr	r3, [r3, #16]
 800c7e2:	00db      	lsls	r3, r3, #3
 800c7e4:	490f      	ldr	r1, [pc, #60]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c7ea:	f000 f825 	bl	800c838 <HAL_RCC_GetSysClockFreq>
 800c7ee:	4601      	mov	r1, r0
 800c7f0:	4b0c      	ldr	r3, [pc, #48]	; (800c824 <HAL_RCC_ClockConfig+0x264>)
 800c7f2:	689b      	ldr	r3, [r3, #8]
 800c7f4:	091b      	lsrs	r3, r3, #4
 800c7f6:	f003 030f 	and.w	r3, r3, #15
 800c7fa:	4a0c      	ldr	r2, [pc, #48]	; (800c82c <HAL_RCC_ClockConfig+0x26c>)
 800c7fc:	5cd3      	ldrb	r3, [r2, r3]
 800c7fe:	f003 031f 	and.w	r3, r3, #31
 800c802:	fa21 f303 	lsr.w	r3, r1, r3
 800c806:	4a0a      	ldr	r2, [pc, #40]	; (800c830 <HAL_RCC_ClockConfig+0x270>)
 800c808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c80a:	4b0a      	ldr	r3, [pc, #40]	; (800c834 <HAL_RCC_ClockConfig+0x274>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	4618      	mov	r0, r3
 800c810:	f7fc f802 	bl	8008818 <HAL_InitTick>
 800c814:	4603      	mov	r3, r0
}
 800c816:	4618      	mov	r0, r3
 800c818:	3718      	adds	r7, #24
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	bf00      	nop
 800c820:	40022000 	.word	0x40022000
 800c824:	40021000 	.word	0x40021000
 800c828:	04c4b400 	.word	0x04c4b400
 800c82c:	080151fc 	.word	0x080151fc
 800c830:	20000c34 	.word	0x20000c34
 800c834:	20000c38 	.word	0x20000c38

0800c838 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c838:	b480      	push	{r7}
 800c83a:	b087      	sub	sp, #28
 800c83c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c83e:	4b2c      	ldr	r3, [pc, #176]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c840:	689b      	ldr	r3, [r3, #8]
 800c842:	f003 030c 	and.w	r3, r3, #12
 800c846:	2b04      	cmp	r3, #4
 800c848:	d102      	bne.n	800c850 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c84a:	4b2a      	ldr	r3, [pc, #168]	; (800c8f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c84c:	613b      	str	r3, [r7, #16]
 800c84e:	e047      	b.n	800c8e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c850:	4b27      	ldr	r3, [pc, #156]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c852:	689b      	ldr	r3, [r3, #8]
 800c854:	f003 030c 	and.w	r3, r3, #12
 800c858:	2b08      	cmp	r3, #8
 800c85a:	d102      	bne.n	800c862 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c85c:	4b26      	ldr	r3, [pc, #152]	; (800c8f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c85e:	613b      	str	r3, [r7, #16]
 800c860:	e03e      	b.n	800c8e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c862:	4b23      	ldr	r3, [pc, #140]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c864:	689b      	ldr	r3, [r3, #8]
 800c866:	f003 030c 	and.w	r3, r3, #12
 800c86a:	2b0c      	cmp	r3, #12
 800c86c:	d136      	bne.n	800c8dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c86e:	4b20      	ldr	r3, [pc, #128]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c870:	68db      	ldr	r3, [r3, #12]
 800c872:	f003 0303 	and.w	r3, r3, #3
 800c876:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c878:	4b1d      	ldr	r3, [pc, #116]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c87a:	68db      	ldr	r3, [r3, #12]
 800c87c:	091b      	lsrs	r3, r3, #4
 800c87e:	f003 030f 	and.w	r3, r3, #15
 800c882:	3301      	adds	r3, #1
 800c884:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	2b03      	cmp	r3, #3
 800c88a:	d10c      	bne.n	800c8a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c88c:	4a1a      	ldr	r2, [pc, #104]	; (800c8f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c88e:	68bb      	ldr	r3, [r7, #8]
 800c890:	fbb2 f3f3 	udiv	r3, r2, r3
 800c894:	4a16      	ldr	r2, [pc, #88]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c896:	68d2      	ldr	r2, [r2, #12]
 800c898:	0a12      	lsrs	r2, r2, #8
 800c89a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c89e:	fb02 f303 	mul.w	r3, r2, r3
 800c8a2:	617b      	str	r3, [r7, #20]
      break;
 800c8a4:	e00c      	b.n	800c8c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c8a6:	4a13      	ldr	r2, [pc, #76]	; (800c8f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c8a8:	68bb      	ldr	r3, [r7, #8]
 800c8aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8ae:	4a10      	ldr	r2, [pc, #64]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c8b0:	68d2      	ldr	r2, [r2, #12]
 800c8b2:	0a12      	lsrs	r2, r2, #8
 800c8b4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c8b8:	fb02 f303 	mul.w	r3, r2, r3
 800c8bc:	617b      	str	r3, [r7, #20]
      break;
 800c8be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c8c0:	4b0b      	ldr	r3, [pc, #44]	; (800c8f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c8c2:	68db      	ldr	r3, [r3, #12]
 800c8c4:	0e5b      	lsrs	r3, r3, #25
 800c8c6:	f003 0303 	and.w	r3, r3, #3
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	005b      	lsls	r3, r3, #1
 800c8ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c8d0:	697a      	ldr	r2, [r7, #20]
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8d8:	613b      	str	r3, [r7, #16]
 800c8da:	e001      	b.n	800c8e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c8dc:	2300      	movs	r3, #0
 800c8de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c8e0:	693b      	ldr	r3, [r7, #16]
}
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	371c      	adds	r7, #28
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ec:	4770      	bx	lr
 800c8ee:	bf00      	nop
 800c8f0:	40021000 	.word	0x40021000
 800c8f4:	00f42400 	.word	0x00f42400
 800c8f8:	007a1200 	.word	0x007a1200

0800c8fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c900:	4b03      	ldr	r3, [pc, #12]	; (800c910 <HAL_RCC_GetHCLKFreq+0x14>)
 800c902:	681b      	ldr	r3, [r3, #0]
}
 800c904:	4618      	mov	r0, r3
 800c906:	46bd      	mov	sp, r7
 800c908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90c:	4770      	bx	lr
 800c90e:	bf00      	nop
 800c910:	20000c34 	.word	0x20000c34

0800c914 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c914:	b480      	push	{r7}
 800c916:	b087      	sub	sp, #28
 800c918:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c91a:	4b1e      	ldr	r3, [pc, #120]	; (800c994 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c91c:	68db      	ldr	r3, [r3, #12]
 800c91e:	f003 0303 	and.w	r3, r3, #3
 800c922:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c924:	4b1b      	ldr	r3, [pc, #108]	; (800c994 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	091b      	lsrs	r3, r3, #4
 800c92a:	f003 030f 	and.w	r3, r3, #15
 800c92e:	3301      	adds	r3, #1
 800c930:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	2b03      	cmp	r3, #3
 800c936:	d10c      	bne.n	800c952 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c938:	4a17      	ldr	r2, [pc, #92]	; (800c998 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c940:	4a14      	ldr	r2, [pc, #80]	; (800c994 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c942:	68d2      	ldr	r2, [r2, #12]
 800c944:	0a12      	lsrs	r2, r2, #8
 800c946:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c94a:	fb02 f303 	mul.w	r3, r2, r3
 800c94e:	617b      	str	r3, [r7, #20]
    break;
 800c950:	e00c      	b.n	800c96c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c952:	4a12      	ldr	r2, [pc, #72]	; (800c99c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	fbb2 f3f3 	udiv	r3, r2, r3
 800c95a:	4a0e      	ldr	r2, [pc, #56]	; (800c994 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c95c:	68d2      	ldr	r2, [r2, #12]
 800c95e:	0a12      	lsrs	r2, r2, #8
 800c960:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c964:	fb02 f303 	mul.w	r3, r2, r3
 800c968:	617b      	str	r3, [r7, #20]
    break;
 800c96a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c96c:	4b09      	ldr	r3, [pc, #36]	; (800c994 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c96e:	68db      	ldr	r3, [r3, #12]
 800c970:	0e5b      	lsrs	r3, r3, #25
 800c972:	f003 0303 	and.w	r3, r3, #3
 800c976:	3301      	adds	r3, #1
 800c978:	005b      	lsls	r3, r3, #1
 800c97a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c97c:	697a      	ldr	r2, [r7, #20]
 800c97e:	68bb      	ldr	r3, [r7, #8]
 800c980:	fbb2 f3f3 	udiv	r3, r2, r3
 800c984:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c986:	687b      	ldr	r3, [r7, #4]
}
 800c988:	4618      	mov	r0, r3
 800c98a:	371c      	adds	r7, #28
 800c98c:	46bd      	mov	sp, r7
 800c98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c992:	4770      	bx	lr
 800c994:	40021000 	.word	0x40021000
 800c998:	007a1200 	.word	0x007a1200
 800c99c:	00f42400 	.word	0x00f42400

0800c9a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b086      	sub	sp, #24
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	f000 8098 	beq.w	800caee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c9be:	2300      	movs	r3, #0
 800c9c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c9c2:	4b43      	ldr	r3, [pc, #268]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c9c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d10d      	bne.n	800c9ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c9ce:	4b40      	ldr	r3, [pc, #256]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c9d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9d2:	4a3f      	ldr	r2, [pc, #252]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c9d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9d8:	6593      	str	r3, [r2, #88]	; 0x58
 800c9da:	4b3d      	ldr	r3, [pc, #244]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c9dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9e2:	60bb      	str	r3, [r7, #8]
 800c9e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c9ea:	4b3a      	ldr	r3, [pc, #232]	; (800cad4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4a39      	ldr	r2, [pc, #228]	; (800cad4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c9f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c9f6:	f7fb ff5b 	bl	80088b0 <HAL_GetTick>
 800c9fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c9fc:	e009      	b.n	800ca12 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c9fe:	f7fb ff57 	bl	80088b0 <HAL_GetTick>
 800ca02:	4602      	mov	r2, r0
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	1ad3      	subs	r3, r2, r3
 800ca08:	2b02      	cmp	r3, #2
 800ca0a:	d902      	bls.n	800ca12 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800ca0c:	2303      	movs	r3, #3
 800ca0e:	74fb      	strb	r3, [r7, #19]
        break;
 800ca10:	e005      	b.n	800ca1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ca12:	4b30      	ldr	r3, [pc, #192]	; (800cad4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d0ef      	beq.n	800c9fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800ca1e:	7cfb      	ldrb	r3, [r7, #19]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d159      	bne.n	800cad8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ca24:	4b2a      	ldr	r3, [pc, #168]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ca26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ca2e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d01e      	beq.n	800ca74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca3a:	697a      	ldr	r2, [r7, #20]
 800ca3c:	429a      	cmp	r2, r3
 800ca3e:	d019      	beq.n	800ca74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ca40:	4b23      	ldr	r3, [pc, #140]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ca42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ca4c:	4b20      	ldr	r3, [pc, #128]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ca4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca52:	4a1f      	ldr	r2, [pc, #124]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ca54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ca58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ca5c:	4b1c      	ldr	r3, [pc, #112]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ca5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ca62:	4a1b      	ldr	r2, [pc, #108]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ca64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ca68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ca6c:	4a18      	ldr	r2, [pc, #96]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ca6e:	697b      	ldr	r3, [r7, #20]
 800ca70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	f003 0301 	and.w	r3, r3, #1
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d016      	beq.n	800caac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca7e:	f7fb ff17 	bl	80088b0 <HAL_GetTick>
 800ca82:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ca84:	e00b      	b.n	800ca9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca86:	f7fb ff13 	bl	80088b0 <HAL_GetTick>
 800ca8a:	4602      	mov	r2, r0
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	1ad3      	subs	r3, r2, r3
 800ca90:	f241 3288 	movw	r2, #5000	; 0x1388
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d902      	bls.n	800ca9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800ca98:	2303      	movs	r3, #3
 800ca9a:	74fb      	strb	r3, [r7, #19]
            break;
 800ca9c:	e006      	b.n	800caac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ca9e:	4b0c      	ldr	r3, [pc, #48]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800caa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800caa4:	f003 0302 	and.w	r3, r3, #2
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d0ec      	beq.n	800ca86 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800caac:	7cfb      	ldrb	r3, [r7, #19]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d10b      	bne.n	800caca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cab2:	4b07      	ldr	r3, [pc, #28]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cab8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cac0:	4903      	ldr	r1, [pc, #12]	; (800cad0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cac2:	4313      	orrs	r3, r2
 800cac4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800cac8:	e008      	b.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800caca:	7cfb      	ldrb	r3, [r7, #19]
 800cacc:	74bb      	strb	r3, [r7, #18]
 800cace:	e005      	b.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800cad0:	40021000 	.word	0x40021000
 800cad4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cad8:	7cfb      	ldrb	r3, [r7, #19]
 800cada:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cadc:	7c7b      	ldrb	r3, [r7, #17]
 800cade:	2b01      	cmp	r3, #1
 800cae0:	d105      	bne.n	800caee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cae2:	4baf      	ldr	r3, [pc, #700]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cae6:	4aae      	ldr	r2, [pc, #696]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800caec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f003 0301 	and.w	r3, r3, #1
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d00a      	beq.n	800cb10 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800cafa:	4ba9      	ldr	r3, [pc, #676]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cafc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb00:	f023 0203 	bic.w	r2, r3, #3
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	685b      	ldr	r3, [r3, #4]
 800cb08:	49a5      	ldr	r1, [pc, #660]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	f003 0302 	and.w	r3, r3, #2
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d00a      	beq.n	800cb32 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800cb1c:	4ba0      	ldr	r3, [pc, #640]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb22:	f023 020c 	bic.w	r2, r3, #12
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	689b      	ldr	r3, [r3, #8]
 800cb2a:	499d      	ldr	r1, [pc, #628]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb2c:	4313      	orrs	r3, r2
 800cb2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f003 0304 	and.w	r3, r3, #4
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d00a      	beq.n	800cb54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800cb3e:	4b98      	ldr	r3, [pc, #608]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb44:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	68db      	ldr	r3, [r3, #12]
 800cb4c:	4994      	ldr	r1, [pc, #592]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb4e:	4313      	orrs	r3, r2
 800cb50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f003 0308 	and.w	r3, r3, #8
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d00a      	beq.n	800cb76 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800cb60:	4b8f      	ldr	r3, [pc, #572]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb66:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	691b      	ldr	r3, [r3, #16]
 800cb6e:	498c      	ldr	r1, [pc, #560]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb70:	4313      	orrs	r3, r2
 800cb72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	f003 0310 	and.w	r3, r3, #16
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d00a      	beq.n	800cb98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800cb82:	4b87      	ldr	r3, [pc, #540]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	695b      	ldr	r3, [r3, #20]
 800cb90:	4983      	ldr	r1, [pc, #524]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb92:	4313      	orrs	r3, r2
 800cb94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f003 0320 	and.w	r3, r3, #32
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d00a      	beq.n	800cbba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cba4:	4b7e      	ldr	r3, [pc, #504]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cbaa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	699b      	ldr	r3, [r3, #24]
 800cbb2:	497b      	ldr	r1, [pc, #492]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d00a      	beq.n	800cbdc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800cbc6:	4b76      	ldr	r3, [pc, #472]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cbcc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	69db      	ldr	r3, [r3, #28]
 800cbd4:	4972      	ldr	r1, [pc, #456]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbd6:	4313      	orrs	r3, r2
 800cbd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d00a      	beq.n	800cbfe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800cbe8:	4b6d      	ldr	r3, [pc, #436]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cbee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6a1b      	ldr	r3, [r3, #32]
 800cbf6:	496a      	ldr	r1, [pc, #424]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbf8:	4313      	orrs	r3, r2
 800cbfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d00a      	beq.n	800cc20 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800cc0a:	4b65      	ldr	r3, [pc, #404]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc18:	4961      	ldr	r1, [pc, #388]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc1a:	4313      	orrs	r3, r2
 800cc1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d00a      	beq.n	800cc42 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cc2c:	4b5c      	ldr	r3, [pc, #368]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800cc32:	f023 0203 	bic.w	r2, r3, #3
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc3a:	4959      	ldr	r1, [pc, #356]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d00a      	beq.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cc4e:	4b54      	ldr	r3, [pc, #336]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc5c:	4950      	ldr	r1, [pc, #320]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc5e:	4313      	orrs	r3, r2
 800cc60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d015      	beq.n	800cc9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cc70:	4b4b      	ldr	r3, [pc, #300]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc76:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc7e:	4948      	ldr	r1, [pc, #288]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc80:	4313      	orrs	r3, r2
 800cc82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cc8e:	d105      	bne.n	800cc9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cc90:	4b43      	ldr	r3, [pc, #268]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc92:	68db      	ldr	r3, [r3, #12]
 800cc94:	4a42      	ldr	r2, [pc, #264]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cc96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc9a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d015      	beq.n	800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800cca8:	4b3d      	ldr	r3, [pc, #244]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ccaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ccae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccb6:	493a      	ldr	r1, [pc, #232]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ccb8:	4313      	orrs	r3, r2
 800ccba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ccc6:	d105      	bne.n	800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ccc8:	4b35      	ldr	r3, [pc, #212]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ccca:	68db      	ldr	r3, [r3, #12]
 800cccc:	4a34      	ldr	r2, [pc, #208]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ccce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ccd2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d015      	beq.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cce0:	4b2f      	ldr	r3, [pc, #188]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cce6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccee:	492c      	ldr	r1, [pc, #176]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ccf0:	4313      	orrs	r3, r2
 800ccf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccfa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ccfe:	d105      	bne.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cd00:	4b27      	ldr	r3, [pc, #156]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd02:	68db      	ldr	r3, [r3, #12]
 800cd04:	4a26      	ldr	r2, [pc, #152]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd0a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d015      	beq.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cd18:	4b21      	ldr	r3, [pc, #132]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd1e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd26:	491e      	ldr	r1, [pc, #120]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cd36:	d105      	bne.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cd38:	4b19      	ldr	r3, [pc, #100]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd3a:	68db      	ldr	r3, [r3, #12]
 800cd3c:	4a18      	ldr	r2, [pc, #96]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd42:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d015      	beq.n	800cd7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cd50:	4b13      	ldr	r3, [pc, #76]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd56:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd5e:	4910      	ldr	r1, [pc, #64]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd60:	4313      	orrs	r3, r2
 800cd62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cd6e:	d105      	bne.n	800cd7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cd70:	4b0b      	ldr	r3, [pc, #44]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd72:	68db      	ldr	r3, [r3, #12]
 800cd74:	4a0a      	ldr	r2, [pc, #40]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd7a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d018      	beq.n	800cdba <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800cd88:	4b05      	ldr	r3, [pc, #20]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd8e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd96:	4902      	ldr	r1, [pc, #8]	; (800cda0 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800cd9e:	e001      	b.n	800cda4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800cda0:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cda8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cdac:	d105      	bne.n	800cdba <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800cdae:	4b21      	ldr	r3, [pc, #132]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cdb0:	68db      	ldr	r3, [r3, #12]
 800cdb2:	4a20      	ldr	r2, [pc, #128]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cdb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cdb8:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d015      	beq.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800cdc6:	4b1b      	ldr	r3, [pc, #108]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cdc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cdcc:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cdd4:	4917      	ldr	r1, [pc, #92]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cde0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cde4:	d105      	bne.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800cde6:	4b13      	ldr	r3, [pc, #76]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cde8:	68db      	ldr	r3, [r3, #12]
 800cdea:	4a12      	ldr	r2, [pc, #72]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cdec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cdf0:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d015      	beq.n	800ce2a <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cdfe:	4b0d      	ldr	r3, [pc, #52]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800ce00:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ce04:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce0c:	4909      	ldr	r1, [pc, #36]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce18:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ce1c:	d105      	bne.n	800ce2a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ce1e:	4b05      	ldr	r3, [pc, #20]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800ce20:	68db      	ldr	r3, [r3, #12]
 800ce22:	4a04      	ldr	r2, [pc, #16]	; (800ce34 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800ce24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce28:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ce2a:	7cbb      	ldrb	r3, [r7, #18]
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3718      	adds	r7, #24
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}
 800ce34:	40021000 	.word	0x40021000

0800ce38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b084      	sub	sp, #16
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d101      	bne.n	800ce4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ce46:	2301      	movs	r3, #1
 800ce48:	e084      	b.n	800cf54 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ce56:	b2db      	uxtb	r3, r3
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d106      	bne.n	800ce6a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f7fa ff0b 	bl	8007c80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2202      	movs	r2, #2
 800ce6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	681a      	ldr	r2, [r3, #0]
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ce80:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	68db      	ldr	r3, [r3, #12]
 800ce86:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ce8a:	d902      	bls.n	800ce92 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	60fb      	str	r3, [r7, #12]
 800ce90:	e002      	b.n	800ce98 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ce92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ce96:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	68db      	ldr	r3, [r3, #12]
 800ce9c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800cea0:	d007      	beq.n	800ceb2 <HAL_SPI_Init+0x7a>
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	68db      	ldr	r3, [r3, #12]
 800cea6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ceaa:	d002      	beq.n	800ceb2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2200      	movs	r2, #0
 800ceb0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d10b      	bne.n	800ced2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	68db      	ldr	r3, [r3, #12]
 800cebe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cec2:	d903      	bls.n	800cecc <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2202      	movs	r2, #2
 800cec8:	631a      	str	r2, [r3, #48]	; 0x30
 800ceca:	e002      	b.n	800ced2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2201      	movs	r2, #1
 800ced0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	685a      	ldr	r2, [r3, #4]
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	689b      	ldr	r3, [r3, #8]
 800ceda:	431a      	orrs	r2, r3
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	691b      	ldr	r3, [r3, #16]
 800cee0:	431a      	orrs	r2, r3
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	695b      	ldr	r3, [r3, #20]
 800cee6:	431a      	orrs	r2, r3
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	699b      	ldr	r3, [r3, #24]
 800ceec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cef0:	431a      	orrs	r2, r3
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	69db      	ldr	r3, [r3, #28]
 800cef6:	431a      	orrs	r2, r3
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	6a1b      	ldr	r3, [r3, #32]
 800cefc:	ea42 0103 	orr.w	r1, r2, r3
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	430a      	orrs	r2, r1
 800cf0a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	699b      	ldr	r3, [r3, #24]
 800cf10:	0c1b      	lsrs	r3, r3, #16
 800cf12:	f003 0204 	and.w	r2, r3, #4
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf1a:	431a      	orrs	r2, r3
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf20:	431a      	orrs	r2, r3
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	68db      	ldr	r3, [r3, #12]
 800cf26:	ea42 0103 	orr.w	r1, r2, r3
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	68fa      	ldr	r2, [r7, #12]
 800cf30:	430a      	orrs	r2, r1
 800cf32:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	69da      	ldr	r2, [r3, #28]
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cf42:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	2200      	movs	r2, #0
 800cf48:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2201      	movs	r2, #1
 800cf4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800cf52:	2300      	movs	r3, #0
}
 800cf54:	4618      	mov	r0, r3
 800cf56:	3710      	adds	r7, #16
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bd80      	pop	{r7, pc}

0800cf5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b082      	sub	sp, #8
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d101      	bne.n	800cf6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e049      	b.n	800d002 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf74:	b2db      	uxtb	r3, r3
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d106      	bne.n	800cf88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f7fb fb52 	bl	800862c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2202      	movs	r2, #2
 800cf8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681a      	ldr	r2, [r3, #0]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	3304      	adds	r3, #4
 800cf98:	4619      	mov	r1, r3
 800cf9a:	4610      	mov	r0, r2
 800cf9c:	f000 ff20 	bl	800dde0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2201      	movs	r2, #1
 800cfa4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2201      	movs	r2, #1
 800cfac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2201      	movs	r2, #1
 800cfec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2201      	movs	r2, #1
 800cff4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2201      	movs	r2, #1
 800cffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d000:	2300      	movs	r3, #0
}
 800d002:	4618      	mov	r0, r3
 800d004:	3708      	adds	r7, #8
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
	...

0800d00c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d00c:	b480      	push	{r7}
 800d00e:	b085      	sub	sp, #20
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d01a:	b2db      	uxtb	r3, r3
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	d001      	beq.n	800d024 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d020:	2301      	movs	r3, #1
 800d022:	e019      	b.n	800d058 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	2202      	movs	r2, #2
 800d028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	689a      	ldr	r2, [r3, #8]
 800d032:	4b0c      	ldr	r3, [pc, #48]	; (800d064 <HAL_TIM_Base_Start+0x58>)
 800d034:	4013      	ands	r3, r2
 800d036:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	2b06      	cmp	r3, #6
 800d03c:	d00b      	beq.n	800d056 <HAL_TIM_Base_Start+0x4a>
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d044:	d007      	beq.n	800d056 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	681a      	ldr	r2, [r3, #0]
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	f042 0201 	orr.w	r2, r2, #1
 800d054:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d056:	2300      	movs	r3, #0
}
 800d058:	4618      	mov	r0, r3
 800d05a:	3714      	adds	r7, #20
 800d05c:	46bd      	mov	sp, r7
 800d05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d062:	4770      	bx	lr
 800d064:	00010007 	.word	0x00010007

0800d068 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800d068:	b480      	push	{r7}
 800d06a:	b083      	sub	sp, #12
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	6a1a      	ldr	r2, [r3, #32]
 800d076:	f241 1311 	movw	r3, #4369	; 0x1111
 800d07a:	4013      	ands	r3, r2
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d10f      	bne.n	800d0a0 <HAL_TIM_Base_Stop+0x38>
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	6a1a      	ldr	r2, [r3, #32]
 800d086:	f244 4344 	movw	r3, #17476	; 0x4444
 800d08a:	4013      	ands	r3, r2
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d107      	bne.n	800d0a0 <HAL_TIM_Base_Stop+0x38>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	681a      	ldr	r2, [r3, #0]
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	f022 0201 	bic.w	r2, r2, #1
 800d09e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2201      	movs	r2, #1
 800d0a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d0a8:	2300      	movs	r3, #0
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	370c      	adds	r7, #12
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr
	...

0800d0b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b085      	sub	sp, #20
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d0c6:	b2db      	uxtb	r3, r3
 800d0c8:	2b01      	cmp	r3, #1
 800d0ca:	d001      	beq.n	800d0d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	e021      	b.n	800d114 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	2202      	movs	r2, #2
 800d0d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	68da      	ldr	r2, [r3, #12]
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f042 0201 	orr.w	r2, r2, #1
 800d0e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	689a      	ldr	r2, [r3, #8]
 800d0ee:	4b0c      	ldr	r3, [pc, #48]	; (800d120 <HAL_TIM_Base_Start_IT+0x68>)
 800d0f0:	4013      	ands	r3, r2
 800d0f2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2b06      	cmp	r3, #6
 800d0f8:	d00b      	beq.n	800d112 <HAL_TIM_Base_Start_IT+0x5a>
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d100:	d007      	beq.n	800d112 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	681a      	ldr	r2, [r3, #0]
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	f042 0201 	orr.w	r2, r2, #1
 800d110:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d112:	2300      	movs	r3, #0
}
 800d114:	4618      	mov	r0, r3
 800d116:	3714      	adds	r7, #20
 800d118:	46bd      	mov	sp, r7
 800d11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11e:	4770      	bx	lr
 800d120:	00010007 	.word	0x00010007

0800d124 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	68da      	ldr	r2, [r3, #12]
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	f022 0201 	bic.w	r2, r2, #1
 800d13a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	6a1a      	ldr	r2, [r3, #32]
 800d142:	f241 1311 	movw	r3, #4369	; 0x1111
 800d146:	4013      	ands	r3, r2
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d10f      	bne.n	800d16c <HAL_TIM_Base_Stop_IT+0x48>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	6a1a      	ldr	r2, [r3, #32]
 800d152:	f244 4344 	movw	r3, #17476	; 0x4444
 800d156:	4013      	ands	r3, r2
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d107      	bne.n	800d16c <HAL_TIM_Base_Stop_IT+0x48>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	681a      	ldr	r2, [r3, #0]
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f022 0201 	bic.w	r2, r2, #1
 800d16a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2201      	movs	r2, #1
 800d170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800d174:	2300      	movs	r3, #0
}
 800d176:	4618      	mov	r0, r3
 800d178:	370c      	adds	r7, #12
 800d17a:	46bd      	mov	sp, r7
 800d17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d180:	4770      	bx	lr

0800d182 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d182:	b580      	push	{r7, lr}
 800d184:	b082      	sub	sp, #8
 800d186:	af00      	add	r7, sp, #0
 800d188:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d101      	bne.n	800d194 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d190:	2301      	movs	r3, #1
 800d192:	e049      	b.n	800d228 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d106      	bne.n	800d1ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f000 f841 	bl	800d230 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2202      	movs	r2, #2
 800d1b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681a      	ldr	r2, [r3, #0]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	3304      	adds	r3, #4
 800d1be:	4619      	mov	r1, r3
 800d1c0:	4610      	mov	r0, r2
 800d1c2:	f000 fe0d 	bl	800dde0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	2201      	movs	r2, #1
 800d1d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	2201      	movs	r2, #1
 800d1da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2201      	movs	r2, #1
 800d1e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2201      	movs	r2, #1
 800d1ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2201      	movs	r2, #1
 800d1f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2201      	movs	r2, #1
 800d1fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	2201      	movs	r2, #1
 800d202:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	2201      	movs	r2, #1
 800d20a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	2201      	movs	r2, #1
 800d212:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	2201      	movs	r2, #1
 800d21a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	2201      	movs	r2, #1
 800d222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d226:	2300      	movs	r3, #0
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3708      	adds	r7, #8
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}

0800d230 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d230:	b480      	push	{r7}
 800d232:	b083      	sub	sp, #12
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d238:	bf00      	nop
 800d23a:	370c      	adds	r7, #12
 800d23c:	46bd      	mov	sp, r7
 800d23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d242:	4770      	bx	lr

0800d244 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
 800d24c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d109      	bne.n	800d268 <HAL_TIM_PWM_Start+0x24>
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d25a:	b2db      	uxtb	r3, r3
 800d25c:	2b01      	cmp	r3, #1
 800d25e:	bf14      	ite	ne
 800d260:	2301      	movne	r3, #1
 800d262:	2300      	moveq	r3, #0
 800d264:	b2db      	uxtb	r3, r3
 800d266:	e03c      	b.n	800d2e2 <HAL_TIM_PWM_Start+0x9e>
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	2b04      	cmp	r3, #4
 800d26c:	d109      	bne.n	800d282 <HAL_TIM_PWM_Start+0x3e>
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d274:	b2db      	uxtb	r3, r3
 800d276:	2b01      	cmp	r3, #1
 800d278:	bf14      	ite	ne
 800d27a:	2301      	movne	r3, #1
 800d27c:	2300      	moveq	r3, #0
 800d27e:	b2db      	uxtb	r3, r3
 800d280:	e02f      	b.n	800d2e2 <HAL_TIM_PWM_Start+0x9e>
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	2b08      	cmp	r3, #8
 800d286:	d109      	bne.n	800d29c <HAL_TIM_PWM_Start+0x58>
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d28e:	b2db      	uxtb	r3, r3
 800d290:	2b01      	cmp	r3, #1
 800d292:	bf14      	ite	ne
 800d294:	2301      	movne	r3, #1
 800d296:	2300      	moveq	r3, #0
 800d298:	b2db      	uxtb	r3, r3
 800d29a:	e022      	b.n	800d2e2 <HAL_TIM_PWM_Start+0x9e>
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	2b0c      	cmp	r3, #12
 800d2a0:	d109      	bne.n	800d2b6 <HAL_TIM_PWM_Start+0x72>
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d2a8:	b2db      	uxtb	r3, r3
 800d2aa:	2b01      	cmp	r3, #1
 800d2ac:	bf14      	ite	ne
 800d2ae:	2301      	movne	r3, #1
 800d2b0:	2300      	moveq	r3, #0
 800d2b2:	b2db      	uxtb	r3, r3
 800d2b4:	e015      	b.n	800d2e2 <HAL_TIM_PWM_Start+0x9e>
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	2b10      	cmp	r3, #16
 800d2ba:	d109      	bne.n	800d2d0 <HAL_TIM_PWM_Start+0x8c>
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d2c2:	b2db      	uxtb	r3, r3
 800d2c4:	2b01      	cmp	r3, #1
 800d2c6:	bf14      	ite	ne
 800d2c8:	2301      	movne	r3, #1
 800d2ca:	2300      	moveq	r3, #0
 800d2cc:	b2db      	uxtb	r3, r3
 800d2ce:	e008      	b.n	800d2e2 <HAL_TIM_PWM_Start+0x9e>
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d2d6:	b2db      	uxtb	r3, r3
 800d2d8:	2b01      	cmp	r3, #1
 800d2da:	bf14      	ite	ne
 800d2dc:	2301      	movne	r3, #1
 800d2de:	2300      	moveq	r3, #0
 800d2e0:	b2db      	uxtb	r3, r3
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d001      	beq.n	800d2ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	e073      	b.n	800d3d2 <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d104      	bne.n	800d2fa <HAL_TIM_PWM_Start+0xb6>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2202      	movs	r2, #2
 800d2f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d2f8:	e023      	b.n	800d342 <HAL_TIM_PWM_Start+0xfe>
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	2b04      	cmp	r3, #4
 800d2fe:	d104      	bne.n	800d30a <HAL_TIM_PWM_Start+0xc6>
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2202      	movs	r2, #2
 800d304:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d308:	e01b      	b.n	800d342 <HAL_TIM_PWM_Start+0xfe>
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	2b08      	cmp	r3, #8
 800d30e:	d104      	bne.n	800d31a <HAL_TIM_PWM_Start+0xd6>
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2202      	movs	r2, #2
 800d314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d318:	e013      	b.n	800d342 <HAL_TIM_PWM_Start+0xfe>
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	2b0c      	cmp	r3, #12
 800d31e:	d104      	bne.n	800d32a <HAL_TIM_PWM_Start+0xe6>
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2202      	movs	r2, #2
 800d324:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d328:	e00b      	b.n	800d342 <HAL_TIM_PWM_Start+0xfe>
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	2b10      	cmp	r3, #16
 800d32e:	d104      	bne.n	800d33a <HAL_TIM_PWM_Start+0xf6>
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2202      	movs	r2, #2
 800d334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d338:	e003      	b.n	800d342 <HAL_TIM_PWM_Start+0xfe>
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2202      	movs	r2, #2
 800d33e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	2201      	movs	r2, #1
 800d348:	6839      	ldr	r1, [r7, #0]
 800d34a:	4618      	mov	r0, r3
 800d34c:	f001 f9b6 	bl	800e6bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a21      	ldr	r2, [pc, #132]	; (800d3dc <HAL_TIM_PWM_Start+0x198>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d018      	beq.n	800d38c <HAL_TIM_PWM_Start+0x148>
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	4a20      	ldr	r2, [pc, #128]	; (800d3e0 <HAL_TIM_PWM_Start+0x19c>)
 800d360:	4293      	cmp	r3, r2
 800d362:	d013      	beq.n	800d38c <HAL_TIM_PWM_Start+0x148>
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	4a1e      	ldr	r2, [pc, #120]	; (800d3e4 <HAL_TIM_PWM_Start+0x1a0>)
 800d36a:	4293      	cmp	r3, r2
 800d36c:	d00e      	beq.n	800d38c <HAL_TIM_PWM_Start+0x148>
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	4a1d      	ldr	r2, [pc, #116]	; (800d3e8 <HAL_TIM_PWM_Start+0x1a4>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d009      	beq.n	800d38c <HAL_TIM_PWM_Start+0x148>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4a1b      	ldr	r2, [pc, #108]	; (800d3ec <HAL_TIM_PWM_Start+0x1a8>)
 800d37e:	4293      	cmp	r3, r2
 800d380:	d004      	beq.n	800d38c <HAL_TIM_PWM_Start+0x148>
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	4a1a      	ldr	r2, [pc, #104]	; (800d3f0 <HAL_TIM_PWM_Start+0x1ac>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d101      	bne.n	800d390 <HAL_TIM_PWM_Start+0x14c>
 800d38c:	2301      	movs	r3, #1
 800d38e:	e000      	b.n	800d392 <HAL_TIM_PWM_Start+0x14e>
 800d390:	2300      	movs	r3, #0
 800d392:	2b00      	cmp	r3, #0
 800d394:	d007      	beq.n	800d3a6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d3a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	689a      	ldr	r2, [r3, #8]
 800d3ac:	4b11      	ldr	r3, [pc, #68]	; (800d3f4 <HAL_TIM_PWM_Start+0x1b0>)
 800d3ae:	4013      	ands	r3, r2
 800d3b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	2b06      	cmp	r3, #6
 800d3b6:	d00b      	beq.n	800d3d0 <HAL_TIM_PWM_Start+0x18c>
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d3be:	d007      	beq.n	800d3d0 <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	681a      	ldr	r2, [r3, #0]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	f042 0201 	orr.w	r2, r2, #1
 800d3ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d3d0:	2300      	movs	r3, #0
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3710      	adds	r7, #16
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	40012c00 	.word	0x40012c00
 800d3e0:	40013400 	.word	0x40013400
 800d3e4:	40014000 	.word	0x40014000
 800d3e8:	40014400 	.word	0x40014400
 800d3ec:	40014800 	.word	0x40014800
 800d3f0:	40015000 	.word	0x40015000
 800d3f4:	00010007 	.word	0x00010007

0800d3f8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b082      	sub	sp, #8
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	2200      	movs	r2, #0
 800d408:	6839      	ldr	r1, [r7, #0]
 800d40a:	4618      	mov	r0, r3
 800d40c:	f001 f956 	bl	800e6bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a40      	ldr	r2, [pc, #256]	; (800d518 <HAL_TIM_PWM_Stop+0x120>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d018      	beq.n	800d44c <HAL_TIM_PWM_Stop+0x54>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	4a3f      	ldr	r2, [pc, #252]	; (800d51c <HAL_TIM_PWM_Stop+0x124>)
 800d420:	4293      	cmp	r3, r2
 800d422:	d013      	beq.n	800d44c <HAL_TIM_PWM_Stop+0x54>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a3d      	ldr	r2, [pc, #244]	; (800d520 <HAL_TIM_PWM_Stop+0x128>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d00e      	beq.n	800d44c <HAL_TIM_PWM_Stop+0x54>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a3c      	ldr	r2, [pc, #240]	; (800d524 <HAL_TIM_PWM_Stop+0x12c>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d009      	beq.n	800d44c <HAL_TIM_PWM_Stop+0x54>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a3a      	ldr	r2, [pc, #232]	; (800d528 <HAL_TIM_PWM_Stop+0x130>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d004      	beq.n	800d44c <HAL_TIM_PWM_Stop+0x54>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	4a39      	ldr	r2, [pc, #228]	; (800d52c <HAL_TIM_PWM_Stop+0x134>)
 800d448:	4293      	cmp	r3, r2
 800d44a:	d101      	bne.n	800d450 <HAL_TIM_PWM_Stop+0x58>
 800d44c:	2301      	movs	r3, #1
 800d44e:	e000      	b.n	800d452 <HAL_TIM_PWM_Stop+0x5a>
 800d450:	2300      	movs	r3, #0
 800d452:	2b00      	cmp	r3, #0
 800d454:	d017      	beq.n	800d486 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	6a1a      	ldr	r2, [r3, #32]
 800d45c:	f241 1311 	movw	r3, #4369	; 0x1111
 800d460:	4013      	ands	r3, r2
 800d462:	2b00      	cmp	r3, #0
 800d464:	d10f      	bne.n	800d486 <HAL_TIM_PWM_Stop+0x8e>
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	6a1a      	ldr	r2, [r3, #32]
 800d46c:	f244 4344 	movw	r3, #17476	; 0x4444
 800d470:	4013      	ands	r3, r2
 800d472:	2b00      	cmp	r3, #0
 800d474:	d107      	bne.n	800d486 <HAL_TIM_PWM_Stop+0x8e>
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d484:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	6a1a      	ldr	r2, [r3, #32]
 800d48c:	f241 1311 	movw	r3, #4369	; 0x1111
 800d490:	4013      	ands	r3, r2
 800d492:	2b00      	cmp	r3, #0
 800d494:	d10f      	bne.n	800d4b6 <HAL_TIM_PWM_Stop+0xbe>
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	6a1a      	ldr	r2, [r3, #32]
 800d49c:	f244 4344 	movw	r3, #17476	; 0x4444
 800d4a0:	4013      	ands	r3, r2
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d107      	bne.n	800d4b6 <HAL_TIM_PWM_Stop+0xbe>
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	681a      	ldr	r2, [r3, #0]
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	f022 0201 	bic.w	r2, r2, #1
 800d4b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d104      	bne.n	800d4c6 <HAL_TIM_PWM_Stop+0xce>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2201      	movs	r2, #1
 800d4c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d4c4:	e023      	b.n	800d50e <HAL_TIM_PWM_Stop+0x116>
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	2b04      	cmp	r3, #4
 800d4ca:	d104      	bne.n	800d4d6 <HAL_TIM_PWM_Stop+0xde>
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	2201      	movs	r2, #1
 800d4d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d4d4:	e01b      	b.n	800d50e <HAL_TIM_PWM_Stop+0x116>
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	2b08      	cmp	r3, #8
 800d4da:	d104      	bne.n	800d4e6 <HAL_TIM_PWM_Stop+0xee>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	2201      	movs	r2, #1
 800d4e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d4e4:	e013      	b.n	800d50e <HAL_TIM_PWM_Stop+0x116>
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	2b0c      	cmp	r3, #12
 800d4ea:	d104      	bne.n	800d4f6 <HAL_TIM_PWM_Stop+0xfe>
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2201      	movs	r2, #1
 800d4f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d4f4:	e00b      	b.n	800d50e <HAL_TIM_PWM_Stop+0x116>
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	2b10      	cmp	r3, #16
 800d4fa:	d104      	bne.n	800d506 <HAL_TIM_PWM_Stop+0x10e>
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2201      	movs	r2, #1
 800d500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d504:	e003      	b.n	800d50e <HAL_TIM_PWM_Stop+0x116>
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2201      	movs	r2, #1
 800d50a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800d50e:	2300      	movs	r3, #0
}
 800d510:	4618      	mov	r0, r3
 800d512:	3708      	adds	r7, #8
 800d514:	46bd      	mov	sp, r7
 800d516:	bd80      	pop	{r7, pc}
 800d518:	40012c00 	.word	0x40012c00
 800d51c:	40013400 	.word	0x40013400
 800d520:	40014000 	.word	0x40014000
 800d524:	40014400 	.word	0x40014400
 800d528:	40014800 	.word	0x40014800
 800d52c:	40015000 	.word	0x40015000

0800d530 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b086      	sub	sp, #24
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d101      	bne.n	800d544 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d540:	2301      	movs	r3, #1
 800d542:	e097      	b.n	800d674 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d54a:	b2db      	uxtb	r3, r3
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d106      	bne.n	800d55e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	2200      	movs	r2, #0
 800d554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	f7fb f813 	bl	8008584 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	2202      	movs	r2, #2
 800d562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	689b      	ldr	r3, [r3, #8]
 800d56c:	687a      	ldr	r2, [r7, #4]
 800d56e:	6812      	ldr	r2, [r2, #0]
 800d570:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800d574:	f023 0307 	bic.w	r3, r3, #7
 800d578:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681a      	ldr	r2, [r3, #0]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	3304      	adds	r3, #4
 800d582:	4619      	mov	r1, r3
 800d584:	4610      	mov	r0, r2
 800d586:	f000 fc2b 	bl	800dde0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	689b      	ldr	r3, [r3, #8]
 800d590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	699b      	ldr	r3, [r3, #24]
 800d598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	6a1b      	ldr	r3, [r3, #32]
 800d5a0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	697a      	ldr	r2, [r7, #20]
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d5b2:	f023 0303 	bic.w	r3, r3, #3
 800d5b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	689a      	ldr	r2, [r3, #8]
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	699b      	ldr	r3, [r3, #24]
 800d5c0:	021b      	lsls	r3, r3, #8
 800d5c2:	4313      	orrs	r3, r2
 800d5c4:	693a      	ldr	r2, [r7, #16]
 800d5c6:	4313      	orrs	r3, r2
 800d5c8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d5ca:	693b      	ldr	r3, [r7, #16]
 800d5cc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800d5d0:	f023 030c 	bic.w	r3, r3, #12
 800d5d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d5dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d5e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	68da      	ldr	r2, [r3, #12]
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	69db      	ldr	r3, [r3, #28]
 800d5ea:	021b      	lsls	r3, r3, #8
 800d5ec:	4313      	orrs	r3, r2
 800d5ee:	693a      	ldr	r2, [r7, #16]
 800d5f0:	4313      	orrs	r3, r2
 800d5f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	691b      	ldr	r3, [r3, #16]
 800d5f8:	011a      	lsls	r2, r3, #4
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	6a1b      	ldr	r3, [r3, #32]
 800d5fe:	031b      	lsls	r3, r3, #12
 800d600:	4313      	orrs	r3, r2
 800d602:	693a      	ldr	r2, [r7, #16]
 800d604:	4313      	orrs	r3, r2
 800d606:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800d60e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800d616:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	685a      	ldr	r2, [r3, #4]
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	695b      	ldr	r3, [r3, #20]
 800d620:	011b      	lsls	r3, r3, #4
 800d622:	4313      	orrs	r3, r2
 800d624:	68fa      	ldr	r2, [r7, #12]
 800d626:	4313      	orrs	r3, r2
 800d628:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	697a      	ldr	r2, [r7, #20]
 800d630:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	693a      	ldr	r2, [r7, #16]
 800d638:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	68fa      	ldr	r2, [r7, #12]
 800d640:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2201      	movs	r2, #1
 800d646:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2201      	movs	r2, #1
 800d64e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2201      	movs	r2, #1
 800d656:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2201      	movs	r2, #1
 800d65e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2201      	movs	r2, #1
 800d666:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2201      	movs	r2, #1
 800d66e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d672:	2300      	movs	r3, #0
}
 800d674:	4618      	mov	r0, r3
 800d676:	3718      	adds	r7, #24
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}

0800d67c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d67c:	b580      	push	{r7, lr}
 800d67e:	b082      	sub	sp, #8
 800d680:	af00      	add	r7, sp, #0
 800d682:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	691b      	ldr	r3, [r3, #16]
 800d68a:	f003 0302 	and.w	r3, r3, #2
 800d68e:	2b02      	cmp	r3, #2
 800d690:	d122      	bne.n	800d6d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	68db      	ldr	r3, [r3, #12]
 800d698:	f003 0302 	and.w	r3, r3, #2
 800d69c:	2b02      	cmp	r3, #2
 800d69e:	d11b      	bne.n	800d6d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f06f 0202 	mvn.w	r2, #2
 800d6a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	2201      	movs	r2, #1
 800d6ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	699b      	ldr	r3, [r3, #24]
 800d6b6:	f003 0303 	and.w	r3, r3, #3
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d003      	beq.n	800d6c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f000 fb70 	bl	800dda4 <HAL_TIM_IC_CaptureCallback>
 800d6c4:	e005      	b.n	800d6d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f000 fb62 	bl	800dd90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f000 fb73 	bl	800ddb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	691b      	ldr	r3, [r3, #16]
 800d6de:	f003 0304 	and.w	r3, r3, #4
 800d6e2:	2b04      	cmp	r3, #4
 800d6e4:	d122      	bne.n	800d72c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	68db      	ldr	r3, [r3, #12]
 800d6ec:	f003 0304 	and.w	r3, r3, #4
 800d6f0:	2b04      	cmp	r3, #4
 800d6f2:	d11b      	bne.n	800d72c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f06f 0204 	mvn.w	r2, #4
 800d6fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2202      	movs	r2, #2
 800d702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	699b      	ldr	r3, [r3, #24]
 800d70a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d003      	beq.n	800d71a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f000 fb46 	bl	800dda4 <HAL_TIM_IC_CaptureCallback>
 800d718:	e005      	b.n	800d726 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d71a:	6878      	ldr	r0, [r7, #4]
 800d71c:	f000 fb38 	bl	800dd90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d720:	6878      	ldr	r0, [r7, #4]
 800d722:	f000 fb49 	bl	800ddb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	2200      	movs	r2, #0
 800d72a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	691b      	ldr	r3, [r3, #16]
 800d732:	f003 0308 	and.w	r3, r3, #8
 800d736:	2b08      	cmp	r3, #8
 800d738:	d122      	bne.n	800d780 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	68db      	ldr	r3, [r3, #12]
 800d740:	f003 0308 	and.w	r3, r3, #8
 800d744:	2b08      	cmp	r3, #8
 800d746:	d11b      	bne.n	800d780 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	f06f 0208 	mvn.w	r2, #8
 800d750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	2204      	movs	r2, #4
 800d756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	69db      	ldr	r3, [r3, #28]
 800d75e:	f003 0303 	and.w	r3, r3, #3
 800d762:	2b00      	cmp	r3, #0
 800d764:	d003      	beq.n	800d76e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d766:	6878      	ldr	r0, [r7, #4]
 800d768:	f000 fb1c 	bl	800dda4 <HAL_TIM_IC_CaptureCallback>
 800d76c:	e005      	b.n	800d77a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d76e:	6878      	ldr	r0, [r7, #4]
 800d770:	f000 fb0e 	bl	800dd90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d774:	6878      	ldr	r0, [r7, #4]
 800d776:	f000 fb1f 	bl	800ddb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2200      	movs	r2, #0
 800d77e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	691b      	ldr	r3, [r3, #16]
 800d786:	f003 0310 	and.w	r3, r3, #16
 800d78a:	2b10      	cmp	r3, #16
 800d78c:	d122      	bne.n	800d7d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	68db      	ldr	r3, [r3, #12]
 800d794:	f003 0310 	and.w	r3, r3, #16
 800d798:	2b10      	cmp	r3, #16
 800d79a:	d11b      	bne.n	800d7d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	f06f 0210 	mvn.w	r2, #16
 800d7a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	2208      	movs	r2, #8
 800d7aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	69db      	ldr	r3, [r3, #28]
 800d7b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d003      	beq.n	800d7c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d7ba:	6878      	ldr	r0, [r7, #4]
 800d7bc:	f000 faf2 	bl	800dda4 <HAL_TIM_IC_CaptureCallback>
 800d7c0:	e005      	b.n	800d7ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	f000 fae4 	bl	800dd90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f000 faf5 	bl	800ddb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	691b      	ldr	r3, [r3, #16]
 800d7da:	f003 0301 	and.w	r3, r3, #1
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	d10e      	bne.n	800d800 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	68db      	ldr	r3, [r3, #12]
 800d7e8:	f003 0301 	and.w	r3, r3, #1
 800d7ec:	2b01      	cmp	r3, #1
 800d7ee:	d107      	bne.n	800d800 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	f06f 0201 	mvn.w	r2, #1
 800d7f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f000 fabe 	bl	800dd7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	691b      	ldr	r3, [r3, #16]
 800d806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d80a:	2b80      	cmp	r3, #128	; 0x80
 800d80c:	d10e      	bne.n	800d82c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	68db      	ldr	r3, [r3, #12]
 800d814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d818:	2b80      	cmp	r3, #128	; 0x80
 800d81a:	d107      	bne.n	800d82c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	f001 f8c0 	bl	800e9ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	691b      	ldr	r3, [r3, #16]
 800d832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d836:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d83a:	d10e      	bne.n	800d85a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d846:	2b80      	cmp	r3, #128	; 0x80
 800d848:	d107      	bne.n	800d85a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d854:	6878      	ldr	r0, [r7, #4]
 800d856:	f001 f8b3 	bl	800e9c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	691b      	ldr	r3, [r3, #16]
 800d860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d864:	2b40      	cmp	r3, #64	; 0x40
 800d866:	d10e      	bne.n	800d886 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	68db      	ldr	r3, [r3, #12]
 800d86e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d872:	2b40      	cmp	r3, #64	; 0x40
 800d874:	d107      	bne.n	800d886 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d87e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d880:	6878      	ldr	r0, [r7, #4]
 800d882:	f000 faa3 	bl	800ddcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	691b      	ldr	r3, [r3, #16]
 800d88c:	f003 0320 	and.w	r3, r3, #32
 800d890:	2b20      	cmp	r3, #32
 800d892:	d10e      	bne.n	800d8b2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	68db      	ldr	r3, [r3, #12]
 800d89a:	f003 0320 	and.w	r3, r3, #32
 800d89e:	2b20      	cmp	r3, #32
 800d8a0:	d107      	bne.n	800d8b2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	f06f 0220 	mvn.w	r2, #32
 800d8aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	f001 f873 	bl	800e998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	691b      	ldr	r3, [r3, #16]
 800d8b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d8bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d8c0:	d10f      	bne.n	800d8e2 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	68db      	ldr	r3, [r3, #12]
 800d8c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d8cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d8d0:	d107      	bne.n	800d8e2 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800d8da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800d8dc:	6878      	ldr	r0, [r7, #4]
 800d8de:	f001 f879 	bl	800e9d4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	691b      	ldr	r3, [r3, #16]
 800d8e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d8ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d8f0:	d10f      	bne.n	800d912 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	68db      	ldr	r3, [r3, #12]
 800d8f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d8fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d900:	d107      	bne.n	800d912 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800d90a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f001 f86b 	bl	800e9e8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	691b      	ldr	r3, [r3, #16]
 800d918:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d91c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d920:	d10f      	bne.n	800d942 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	68db      	ldr	r3, [r3, #12]
 800d928:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d92c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d930:	d107      	bne.n	800d942 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800d93a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f001 f85d 	bl	800e9fc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	691b      	ldr	r3, [r3, #16]
 800d948:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d94c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d950:	d10f      	bne.n	800d972 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	68db      	ldr	r3, [r3, #12]
 800d958:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d95c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d960:	d107      	bne.n	800d972 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800d96a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800d96c:	6878      	ldr	r0, [r7, #4]
 800d96e:	f001 f84f 	bl	800ea10 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d972:	bf00      	nop
 800d974:	3708      	adds	r7, #8
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}
	...

0800d97c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b084      	sub	sp, #16
 800d980:	af00      	add	r7, sp, #0
 800d982:	60f8      	str	r0, [r7, #12]
 800d984:	60b9      	str	r1, [r7, #8]
 800d986:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d98e:	2b01      	cmp	r3, #1
 800d990:	d101      	bne.n	800d996 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d992:	2302      	movs	r3, #2
 800d994:	e0fd      	b.n	800db92 <HAL_TIM_PWM_ConfigChannel+0x216>
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2201      	movs	r2, #1
 800d99a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2b14      	cmp	r3, #20
 800d9a2:	f200 80f0 	bhi.w	800db86 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800d9a6:	a201      	add	r2, pc, #4	; (adr r2, 800d9ac <HAL_TIM_PWM_ConfigChannel+0x30>)
 800d9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9ac:	0800da01 	.word	0x0800da01
 800d9b0:	0800db87 	.word	0x0800db87
 800d9b4:	0800db87 	.word	0x0800db87
 800d9b8:	0800db87 	.word	0x0800db87
 800d9bc:	0800da41 	.word	0x0800da41
 800d9c0:	0800db87 	.word	0x0800db87
 800d9c4:	0800db87 	.word	0x0800db87
 800d9c8:	0800db87 	.word	0x0800db87
 800d9cc:	0800da83 	.word	0x0800da83
 800d9d0:	0800db87 	.word	0x0800db87
 800d9d4:	0800db87 	.word	0x0800db87
 800d9d8:	0800db87 	.word	0x0800db87
 800d9dc:	0800dac3 	.word	0x0800dac3
 800d9e0:	0800db87 	.word	0x0800db87
 800d9e4:	0800db87 	.word	0x0800db87
 800d9e8:	0800db87 	.word	0x0800db87
 800d9ec:	0800db05 	.word	0x0800db05
 800d9f0:	0800db87 	.word	0x0800db87
 800d9f4:	0800db87 	.word	0x0800db87
 800d9f8:	0800db87 	.word	0x0800db87
 800d9fc:	0800db45 	.word	0x0800db45
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	68b9      	ldr	r1, [r7, #8]
 800da06:	4618      	mov	r0, r3
 800da08:	f000 fa92 	bl	800df30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	699a      	ldr	r2, [r3, #24]
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	f042 0208 	orr.w	r2, r2, #8
 800da1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	699a      	ldr	r2, [r3, #24]
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	f022 0204 	bic.w	r2, r2, #4
 800da2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	6999      	ldr	r1, [r3, #24]
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	691a      	ldr	r2, [r3, #16]
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	430a      	orrs	r2, r1
 800da3c:	619a      	str	r2, [r3, #24]
      break;
 800da3e:	e0a3      	b.n	800db88 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	68b9      	ldr	r1, [r7, #8]
 800da46:	4618      	mov	r0, r3
 800da48:	f000 fb0c 	bl	800e064 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	699a      	ldr	r2, [r3, #24]
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800da5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	699a      	ldr	r2, [r3, #24]
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800da6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	6999      	ldr	r1, [r3, #24]
 800da72:	68bb      	ldr	r3, [r7, #8]
 800da74:	691b      	ldr	r3, [r3, #16]
 800da76:	021a      	lsls	r2, r3, #8
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	430a      	orrs	r2, r1
 800da7e:	619a      	str	r2, [r3, #24]
      break;
 800da80:	e082      	b.n	800db88 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	68b9      	ldr	r1, [r7, #8]
 800da88:	4618      	mov	r0, r3
 800da8a:	f000 fb7f 	bl	800e18c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	69da      	ldr	r2, [r3, #28]
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	f042 0208 	orr.w	r2, r2, #8
 800da9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	69da      	ldr	r2, [r3, #28]
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	f022 0204 	bic.w	r2, r2, #4
 800daac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	69d9      	ldr	r1, [r3, #28]
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	691a      	ldr	r2, [r3, #16]
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	430a      	orrs	r2, r1
 800dabe:	61da      	str	r2, [r3, #28]
      break;
 800dac0:	e062      	b.n	800db88 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	68b9      	ldr	r1, [r7, #8]
 800dac8:	4618      	mov	r0, r3
 800daca:	f000 fbf1 	bl	800e2b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	69da      	ldr	r2, [r3, #28]
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dadc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	69da      	ldr	r2, [r3, #28]
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800daec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	69d9      	ldr	r1, [r3, #28]
 800daf4:	68bb      	ldr	r3, [r7, #8]
 800daf6:	691b      	ldr	r3, [r3, #16]
 800daf8:	021a      	lsls	r2, r3, #8
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	430a      	orrs	r2, r1
 800db00:	61da      	str	r2, [r3, #28]
      break;
 800db02:	e041      	b.n	800db88 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	68b9      	ldr	r1, [r7, #8]
 800db0a:	4618      	mov	r0, r3
 800db0c:	f000 fc64 	bl	800e3d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f042 0208 	orr.w	r2, r2, #8
 800db1e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	f022 0204 	bic.w	r2, r2, #4
 800db2e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	691a      	ldr	r2, [r3, #16]
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	430a      	orrs	r2, r1
 800db40:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800db42:	e021      	b.n	800db88 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	68b9      	ldr	r1, [r7, #8]
 800db4a:	4618      	mov	r0, r3
 800db4c:	f000 fcae 	bl	800e4ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800db5e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800db6e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800db76:	68bb      	ldr	r3, [r7, #8]
 800db78:	691b      	ldr	r3, [r3, #16]
 800db7a:	021a      	lsls	r2, r3, #8
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	430a      	orrs	r2, r1
 800db82:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800db84:	e000      	b.n	800db88 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800db86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	2200      	movs	r2, #0
 800db8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800db90:	2300      	movs	r3, #0
}
 800db92:	4618      	mov	r0, r3
 800db94:	3710      	adds	r7, #16
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop

0800db9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b084      	sub	sp, #16
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
 800dba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d101      	bne.n	800dbb4 <HAL_TIM_ConfigClockSource+0x18>
 800dbb0:	2302      	movs	r3, #2
 800dbb2:	e0d2      	b.n	800dd5a <HAL_TIM_ConfigClockSource+0x1be>
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2202      	movs	r2, #2
 800dbc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	689b      	ldr	r3, [r3, #8]
 800dbca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800dbd2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800dbd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dbde:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	68fa      	ldr	r2, [r7, #12]
 800dbe6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dbf0:	f000 80a9 	beq.w	800dd46 <HAL_TIM_ConfigClockSource+0x1aa>
 800dbf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dbf8:	d81a      	bhi.n	800dc30 <HAL_TIM_ConfigClockSource+0x94>
 800dbfa:	2b30      	cmp	r3, #48	; 0x30
 800dbfc:	f000 809a 	beq.w	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc00:	2b30      	cmp	r3, #48	; 0x30
 800dc02:	d809      	bhi.n	800dc18 <HAL_TIM_ConfigClockSource+0x7c>
 800dc04:	2b10      	cmp	r3, #16
 800dc06:	f000 8095 	beq.w	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc0a:	2b20      	cmp	r3, #32
 800dc0c:	f000 8092 	beq.w	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	f000 808f 	beq.w	800dd34 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800dc16:	e097      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800dc18:	2b50      	cmp	r3, #80	; 0x50
 800dc1a:	d05b      	beq.n	800dcd4 <HAL_TIM_ConfigClockSource+0x138>
 800dc1c:	2b50      	cmp	r3, #80	; 0x50
 800dc1e:	d802      	bhi.n	800dc26 <HAL_TIM_ConfigClockSource+0x8a>
 800dc20:	2b40      	cmp	r3, #64	; 0x40
 800dc22:	d077      	beq.n	800dd14 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800dc24:	e090      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800dc26:	2b60      	cmp	r3, #96	; 0x60
 800dc28:	d064      	beq.n	800dcf4 <HAL_TIM_ConfigClockSource+0x158>
 800dc2a:	2b70      	cmp	r3, #112	; 0x70
 800dc2c:	d028      	beq.n	800dc80 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800dc2e:	e08b      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800dc30:	4a4c      	ldr	r2, [pc, #304]	; (800dd64 <HAL_TIM_ConfigClockSource+0x1c8>)
 800dc32:	4293      	cmp	r3, r2
 800dc34:	d07e      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc36:	4a4b      	ldr	r2, [pc, #300]	; (800dd64 <HAL_TIM_ConfigClockSource+0x1c8>)
 800dc38:	4293      	cmp	r3, r2
 800dc3a:	d810      	bhi.n	800dc5e <HAL_TIM_ConfigClockSource+0xc2>
 800dc3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dc40:	d078      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dc46:	d803      	bhi.n	800dc50 <HAL_TIM_ConfigClockSource+0xb4>
 800dc48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dc4c:	d02f      	beq.n	800dcae <HAL_TIM_ConfigClockSource+0x112>
      break;
 800dc4e:	e07b      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800dc50:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800dc54:	d06e      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc56:	4a44      	ldr	r2, [pc, #272]	; (800dd68 <HAL_TIM_ConfigClockSource+0x1cc>)
 800dc58:	4293      	cmp	r3, r2
 800dc5a:	d06b      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800dc5c:	e074      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800dc5e:	4a43      	ldr	r2, [pc, #268]	; (800dd6c <HAL_TIM_ConfigClockSource+0x1d0>)
 800dc60:	4293      	cmp	r3, r2
 800dc62:	d067      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc64:	4a41      	ldr	r2, [pc, #260]	; (800dd6c <HAL_TIM_ConfigClockSource+0x1d0>)
 800dc66:	4293      	cmp	r3, r2
 800dc68:	d803      	bhi.n	800dc72 <HAL_TIM_ConfigClockSource+0xd6>
 800dc6a:	4a41      	ldr	r2, [pc, #260]	; (800dd70 <HAL_TIM_ConfigClockSource+0x1d4>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d061      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800dc70:	e06a      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800dc72:	4a40      	ldr	r2, [pc, #256]	; (800dd74 <HAL_TIM_ConfigClockSource+0x1d8>)
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d05d      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
 800dc78:	4a3f      	ldr	r2, [pc, #252]	; (800dd78 <HAL_TIM_ConfigClockSource+0x1dc>)
 800dc7a:	4293      	cmp	r3, r2
 800dc7c:	d05a      	beq.n	800dd34 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800dc7e:	e063      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	6818      	ldr	r0, [r3, #0]
 800dc84:	683b      	ldr	r3, [r7, #0]
 800dc86:	6899      	ldr	r1, [r3, #8]
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	685a      	ldr	r2, [r3, #4]
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	68db      	ldr	r3, [r3, #12]
 800dc90:	f000 fcf4 	bl	800e67c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	689b      	ldr	r3, [r3, #8]
 800dc9a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800dca2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	68fa      	ldr	r2, [r7, #12]
 800dcaa:	609a      	str	r2, [r3, #8]
      break;
 800dcac:	e04c      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	6818      	ldr	r0, [r3, #0]
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	6899      	ldr	r1, [r3, #8]
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	685a      	ldr	r2, [r3, #4]
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	68db      	ldr	r3, [r3, #12]
 800dcbe:	f000 fcdd 	bl	800e67c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	689a      	ldr	r2, [r3, #8]
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800dcd0:	609a      	str	r2, [r3, #8]
      break;
 800dcd2:	e039      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	6818      	ldr	r0, [r3, #0]
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	6859      	ldr	r1, [r3, #4]
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	68db      	ldr	r3, [r3, #12]
 800dce0:	461a      	mov	r2, r3
 800dce2:	f000 fc4f 	bl	800e584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	2150      	movs	r1, #80	; 0x50
 800dcec:	4618      	mov	r0, r3
 800dcee:	f000 fca8 	bl	800e642 <TIM_ITRx_SetConfig>
      break;
 800dcf2:	e029      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	6818      	ldr	r0, [r3, #0]
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	6859      	ldr	r1, [r3, #4]
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	68db      	ldr	r3, [r3, #12]
 800dd00:	461a      	mov	r2, r3
 800dd02:	f000 fc6e 	bl	800e5e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	2160      	movs	r1, #96	; 0x60
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	f000 fc98 	bl	800e642 <TIM_ITRx_SetConfig>
      break;
 800dd12:	e019      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	6818      	ldr	r0, [r3, #0]
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	6859      	ldr	r1, [r3, #4]
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	68db      	ldr	r3, [r3, #12]
 800dd20:	461a      	mov	r2, r3
 800dd22:	f000 fc2f 	bl	800e584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	2140      	movs	r1, #64	; 0x40
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f000 fc88 	bl	800e642 <TIM_ITRx_SetConfig>
      break;
 800dd32:	e009      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681a      	ldr	r2, [r3, #0]
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	4610      	mov	r0, r2
 800dd40:	f000 fc7f 	bl	800e642 <TIM_ITRx_SetConfig>
      break;
 800dd44:	e000      	b.n	800dd48 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800dd46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2201      	movs	r2, #1
 800dd4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2200      	movs	r2, #0
 800dd54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dd58:	2300      	movs	r3, #0
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	3710      	adds	r7, #16
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	bd80      	pop	{r7, pc}
 800dd62:	bf00      	nop
 800dd64:	00100030 	.word	0x00100030
 800dd68:	00100020 	.word	0x00100020
 800dd6c:	00100050 	.word	0x00100050
 800dd70:	00100040 	.word	0x00100040
 800dd74:	00100060 	.word	0x00100060
 800dd78:	00100070 	.word	0x00100070

0800dd7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b083      	sub	sp, #12
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800dd84:	bf00      	nop
 800dd86:	370c      	adds	r7, #12
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8e:	4770      	bx	lr

0800dd90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dd90:	b480      	push	{r7}
 800dd92:	b083      	sub	sp, #12
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dd98:	bf00      	nop
 800dd9a:	370c      	adds	r7, #12
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr

0800dda4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dda4:	b480      	push	{r7}
 800dda6:	b083      	sub	sp, #12
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ddac:	bf00      	nop
 800ddae:	370c      	adds	r7, #12
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb6:	4770      	bx	lr

0800ddb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ddb8:	b480      	push	{r7}
 800ddba:	b083      	sub	sp, #12
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ddc0:	bf00      	nop
 800ddc2:	370c      	adds	r7, #12
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddca:	4770      	bx	lr

0800ddcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ddcc:	b480      	push	{r7}
 800ddce:	b083      	sub	sp, #12
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ddd4:	bf00      	nop
 800ddd6:	370c      	adds	r7, #12
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddde:	4770      	bx	lr

0800dde0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800dde0:	b480      	push	{r7}
 800dde2:	b085      	sub	sp, #20
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
 800dde8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	4a46      	ldr	r2, [pc, #280]	; (800df0c <TIM_Base_SetConfig+0x12c>)
 800ddf4:	4293      	cmp	r3, r2
 800ddf6:	d017      	beq.n	800de28 <TIM_Base_SetConfig+0x48>
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ddfe:	d013      	beq.n	800de28 <TIM_Base_SetConfig+0x48>
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	4a43      	ldr	r2, [pc, #268]	; (800df10 <TIM_Base_SetConfig+0x130>)
 800de04:	4293      	cmp	r3, r2
 800de06:	d00f      	beq.n	800de28 <TIM_Base_SetConfig+0x48>
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	4a42      	ldr	r2, [pc, #264]	; (800df14 <TIM_Base_SetConfig+0x134>)
 800de0c:	4293      	cmp	r3, r2
 800de0e:	d00b      	beq.n	800de28 <TIM_Base_SetConfig+0x48>
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	4a41      	ldr	r2, [pc, #260]	; (800df18 <TIM_Base_SetConfig+0x138>)
 800de14:	4293      	cmp	r3, r2
 800de16:	d007      	beq.n	800de28 <TIM_Base_SetConfig+0x48>
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	4a40      	ldr	r2, [pc, #256]	; (800df1c <TIM_Base_SetConfig+0x13c>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d003      	beq.n	800de28 <TIM_Base_SetConfig+0x48>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	4a3f      	ldr	r2, [pc, #252]	; (800df20 <TIM_Base_SetConfig+0x140>)
 800de24:	4293      	cmp	r3, r2
 800de26:	d108      	bne.n	800de3a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	68fa      	ldr	r2, [r7, #12]
 800de36:	4313      	orrs	r3, r2
 800de38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	4a33      	ldr	r2, [pc, #204]	; (800df0c <TIM_Base_SetConfig+0x12c>)
 800de3e:	4293      	cmp	r3, r2
 800de40:	d023      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800de48:	d01f      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	4a30      	ldr	r2, [pc, #192]	; (800df10 <TIM_Base_SetConfig+0x130>)
 800de4e:	4293      	cmp	r3, r2
 800de50:	d01b      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	4a2f      	ldr	r2, [pc, #188]	; (800df14 <TIM_Base_SetConfig+0x134>)
 800de56:	4293      	cmp	r3, r2
 800de58:	d017      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	4a2e      	ldr	r2, [pc, #184]	; (800df18 <TIM_Base_SetConfig+0x138>)
 800de5e:	4293      	cmp	r3, r2
 800de60:	d013      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	4a2d      	ldr	r2, [pc, #180]	; (800df1c <TIM_Base_SetConfig+0x13c>)
 800de66:	4293      	cmp	r3, r2
 800de68:	d00f      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	4a2d      	ldr	r2, [pc, #180]	; (800df24 <TIM_Base_SetConfig+0x144>)
 800de6e:	4293      	cmp	r3, r2
 800de70:	d00b      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	4a2c      	ldr	r2, [pc, #176]	; (800df28 <TIM_Base_SetConfig+0x148>)
 800de76:	4293      	cmp	r3, r2
 800de78:	d007      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	4a2b      	ldr	r2, [pc, #172]	; (800df2c <TIM_Base_SetConfig+0x14c>)
 800de7e:	4293      	cmp	r3, r2
 800de80:	d003      	beq.n	800de8a <TIM_Base_SetConfig+0xaa>
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	4a26      	ldr	r2, [pc, #152]	; (800df20 <TIM_Base_SetConfig+0x140>)
 800de86:	4293      	cmp	r3, r2
 800de88:	d108      	bne.n	800de9c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800de90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	68db      	ldr	r3, [r3, #12]
 800de96:	68fa      	ldr	r2, [r7, #12]
 800de98:	4313      	orrs	r3, r2
 800de9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	695b      	ldr	r3, [r3, #20]
 800dea6:	4313      	orrs	r3, r2
 800dea8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	68fa      	ldr	r2, [r7, #12]
 800deae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	689a      	ldr	r2, [r3, #8]
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800deb8:	683b      	ldr	r3, [r7, #0]
 800deba:	681a      	ldr	r2, [r3, #0]
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	4a12      	ldr	r2, [pc, #72]	; (800df0c <TIM_Base_SetConfig+0x12c>)
 800dec4:	4293      	cmp	r3, r2
 800dec6:	d013      	beq.n	800def0 <TIM_Base_SetConfig+0x110>
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	4a14      	ldr	r2, [pc, #80]	; (800df1c <TIM_Base_SetConfig+0x13c>)
 800decc:	4293      	cmp	r3, r2
 800dece:	d00f      	beq.n	800def0 <TIM_Base_SetConfig+0x110>
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	4a14      	ldr	r2, [pc, #80]	; (800df24 <TIM_Base_SetConfig+0x144>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d00b      	beq.n	800def0 <TIM_Base_SetConfig+0x110>
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	4a13      	ldr	r2, [pc, #76]	; (800df28 <TIM_Base_SetConfig+0x148>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d007      	beq.n	800def0 <TIM_Base_SetConfig+0x110>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	4a12      	ldr	r2, [pc, #72]	; (800df2c <TIM_Base_SetConfig+0x14c>)
 800dee4:	4293      	cmp	r3, r2
 800dee6:	d003      	beq.n	800def0 <TIM_Base_SetConfig+0x110>
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	4a0d      	ldr	r2, [pc, #52]	; (800df20 <TIM_Base_SetConfig+0x140>)
 800deec:	4293      	cmp	r3, r2
 800deee:	d103      	bne.n	800def8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	691a      	ldr	r2, [r3, #16]
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2201      	movs	r2, #1
 800defc:	615a      	str	r2, [r3, #20]
}
 800defe:	bf00      	nop
 800df00:	3714      	adds	r7, #20
 800df02:	46bd      	mov	sp, r7
 800df04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df08:	4770      	bx	lr
 800df0a:	bf00      	nop
 800df0c:	40012c00 	.word	0x40012c00
 800df10:	40000400 	.word	0x40000400
 800df14:	40000800 	.word	0x40000800
 800df18:	40000c00 	.word	0x40000c00
 800df1c:	40013400 	.word	0x40013400
 800df20:	40015000 	.word	0x40015000
 800df24:	40014000 	.word	0x40014000
 800df28:	40014400 	.word	0x40014400
 800df2c:	40014800 	.word	0x40014800

0800df30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800df30:	b480      	push	{r7}
 800df32:	b087      	sub	sp, #28
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
 800df38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	6a1b      	ldr	r3, [r3, #32]
 800df3e:	f023 0201 	bic.w	r2, r3, #1
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6a1b      	ldr	r3, [r3, #32]
 800df4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	685b      	ldr	r3, [r3, #4]
 800df50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	699b      	ldr	r3, [r3, #24]
 800df56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800df5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f023 0303 	bic.w	r3, r3, #3
 800df6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	68fa      	ldr	r2, [r7, #12]
 800df72:	4313      	orrs	r3, r2
 800df74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	f023 0302 	bic.w	r3, r3, #2
 800df7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	689b      	ldr	r3, [r3, #8]
 800df82:	697a      	ldr	r2, [r7, #20]
 800df84:	4313      	orrs	r3, r2
 800df86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	4a30      	ldr	r2, [pc, #192]	; (800e04c <TIM_OC1_SetConfig+0x11c>)
 800df8c:	4293      	cmp	r3, r2
 800df8e:	d013      	beq.n	800dfb8 <TIM_OC1_SetConfig+0x88>
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	4a2f      	ldr	r2, [pc, #188]	; (800e050 <TIM_OC1_SetConfig+0x120>)
 800df94:	4293      	cmp	r3, r2
 800df96:	d00f      	beq.n	800dfb8 <TIM_OC1_SetConfig+0x88>
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	4a2e      	ldr	r2, [pc, #184]	; (800e054 <TIM_OC1_SetConfig+0x124>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d00b      	beq.n	800dfb8 <TIM_OC1_SetConfig+0x88>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	4a2d      	ldr	r2, [pc, #180]	; (800e058 <TIM_OC1_SetConfig+0x128>)
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	d007      	beq.n	800dfb8 <TIM_OC1_SetConfig+0x88>
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	4a2c      	ldr	r2, [pc, #176]	; (800e05c <TIM_OC1_SetConfig+0x12c>)
 800dfac:	4293      	cmp	r3, r2
 800dfae:	d003      	beq.n	800dfb8 <TIM_OC1_SetConfig+0x88>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	4a2b      	ldr	r2, [pc, #172]	; (800e060 <TIM_OC1_SetConfig+0x130>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d10c      	bne.n	800dfd2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dfb8:	697b      	ldr	r3, [r7, #20]
 800dfba:	f023 0308 	bic.w	r3, r3, #8
 800dfbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	68db      	ldr	r3, [r3, #12]
 800dfc4:	697a      	ldr	r2, [r7, #20]
 800dfc6:	4313      	orrs	r3, r2
 800dfc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dfca:	697b      	ldr	r3, [r7, #20]
 800dfcc:	f023 0304 	bic.w	r3, r3, #4
 800dfd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	4a1d      	ldr	r2, [pc, #116]	; (800e04c <TIM_OC1_SetConfig+0x11c>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d013      	beq.n	800e002 <TIM_OC1_SetConfig+0xd2>
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	4a1c      	ldr	r2, [pc, #112]	; (800e050 <TIM_OC1_SetConfig+0x120>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d00f      	beq.n	800e002 <TIM_OC1_SetConfig+0xd2>
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	4a1b      	ldr	r2, [pc, #108]	; (800e054 <TIM_OC1_SetConfig+0x124>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d00b      	beq.n	800e002 <TIM_OC1_SetConfig+0xd2>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	4a1a      	ldr	r2, [pc, #104]	; (800e058 <TIM_OC1_SetConfig+0x128>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d007      	beq.n	800e002 <TIM_OC1_SetConfig+0xd2>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	4a19      	ldr	r2, [pc, #100]	; (800e05c <TIM_OC1_SetConfig+0x12c>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d003      	beq.n	800e002 <TIM_OC1_SetConfig+0xd2>
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	4a18      	ldr	r2, [pc, #96]	; (800e060 <TIM_OC1_SetConfig+0x130>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	d111      	bne.n	800e026 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e002:	693b      	ldr	r3, [r7, #16]
 800e004:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e00a:	693b      	ldr	r3, [r7, #16]
 800e00c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	695b      	ldr	r3, [r3, #20]
 800e016:	693a      	ldr	r2, [r7, #16]
 800e018:	4313      	orrs	r3, r2
 800e01a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	699b      	ldr	r3, [r3, #24]
 800e020:	693a      	ldr	r2, [r7, #16]
 800e022:	4313      	orrs	r3, r2
 800e024:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	693a      	ldr	r2, [r7, #16]
 800e02a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	68fa      	ldr	r2, [r7, #12]
 800e030:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	685a      	ldr	r2, [r3, #4]
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	697a      	ldr	r2, [r7, #20]
 800e03e:	621a      	str	r2, [r3, #32]
}
 800e040:	bf00      	nop
 800e042:	371c      	adds	r7, #28
 800e044:	46bd      	mov	sp, r7
 800e046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04a:	4770      	bx	lr
 800e04c:	40012c00 	.word	0x40012c00
 800e050:	40013400 	.word	0x40013400
 800e054:	40014000 	.word	0x40014000
 800e058:	40014400 	.word	0x40014400
 800e05c:	40014800 	.word	0x40014800
 800e060:	40015000 	.word	0x40015000

0800e064 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e064:	b480      	push	{r7}
 800e066:	b087      	sub	sp, #28
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
 800e06c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	6a1b      	ldr	r3, [r3, #32]
 800e072:	f023 0210 	bic.w	r2, r3, #16
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6a1b      	ldr	r3, [r3, #32]
 800e07e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	685b      	ldr	r3, [r3, #4]
 800e084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	699b      	ldr	r3, [r3, #24]
 800e08a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e092:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e09e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	021b      	lsls	r3, r3, #8
 800e0a6:	68fa      	ldr	r2, [r7, #12]
 800e0a8:	4313      	orrs	r3, r2
 800e0aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e0ac:	697b      	ldr	r3, [r7, #20]
 800e0ae:	f023 0320 	bic.w	r3, r3, #32
 800e0b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	689b      	ldr	r3, [r3, #8]
 800e0b8:	011b      	lsls	r3, r3, #4
 800e0ba:	697a      	ldr	r2, [r7, #20]
 800e0bc:	4313      	orrs	r3, r2
 800e0be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	4a2c      	ldr	r2, [pc, #176]	; (800e174 <TIM_OC2_SetConfig+0x110>)
 800e0c4:	4293      	cmp	r3, r2
 800e0c6:	d007      	beq.n	800e0d8 <TIM_OC2_SetConfig+0x74>
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	4a2b      	ldr	r2, [pc, #172]	; (800e178 <TIM_OC2_SetConfig+0x114>)
 800e0cc:	4293      	cmp	r3, r2
 800e0ce:	d003      	beq.n	800e0d8 <TIM_OC2_SetConfig+0x74>
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	4a2a      	ldr	r2, [pc, #168]	; (800e17c <TIM_OC2_SetConfig+0x118>)
 800e0d4:	4293      	cmp	r3, r2
 800e0d6:	d10d      	bne.n	800e0f4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e0d8:	697b      	ldr	r3, [r7, #20]
 800e0da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e0de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	68db      	ldr	r3, [r3, #12]
 800e0e4:	011b      	lsls	r3, r3, #4
 800e0e6:	697a      	ldr	r2, [r7, #20]
 800e0e8:	4313      	orrs	r3, r2
 800e0ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e0ec:	697b      	ldr	r3, [r7, #20]
 800e0ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e0f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	4a1f      	ldr	r2, [pc, #124]	; (800e174 <TIM_OC2_SetConfig+0x110>)
 800e0f8:	4293      	cmp	r3, r2
 800e0fa:	d013      	beq.n	800e124 <TIM_OC2_SetConfig+0xc0>
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	4a1e      	ldr	r2, [pc, #120]	; (800e178 <TIM_OC2_SetConfig+0x114>)
 800e100:	4293      	cmp	r3, r2
 800e102:	d00f      	beq.n	800e124 <TIM_OC2_SetConfig+0xc0>
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	4a1e      	ldr	r2, [pc, #120]	; (800e180 <TIM_OC2_SetConfig+0x11c>)
 800e108:	4293      	cmp	r3, r2
 800e10a:	d00b      	beq.n	800e124 <TIM_OC2_SetConfig+0xc0>
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	4a1d      	ldr	r2, [pc, #116]	; (800e184 <TIM_OC2_SetConfig+0x120>)
 800e110:	4293      	cmp	r3, r2
 800e112:	d007      	beq.n	800e124 <TIM_OC2_SetConfig+0xc0>
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	4a1c      	ldr	r2, [pc, #112]	; (800e188 <TIM_OC2_SetConfig+0x124>)
 800e118:	4293      	cmp	r3, r2
 800e11a:	d003      	beq.n	800e124 <TIM_OC2_SetConfig+0xc0>
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	4a17      	ldr	r2, [pc, #92]	; (800e17c <TIM_OC2_SetConfig+0x118>)
 800e120:	4293      	cmp	r3, r2
 800e122:	d113      	bne.n	800e14c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e124:	693b      	ldr	r3, [r7, #16]
 800e126:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e12a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e12c:	693b      	ldr	r3, [r7, #16]
 800e12e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e132:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	695b      	ldr	r3, [r3, #20]
 800e138:	009b      	lsls	r3, r3, #2
 800e13a:	693a      	ldr	r2, [r7, #16]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	699b      	ldr	r3, [r3, #24]
 800e144:	009b      	lsls	r3, r3, #2
 800e146:	693a      	ldr	r2, [r7, #16]
 800e148:	4313      	orrs	r3, r2
 800e14a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	693a      	ldr	r2, [r7, #16]
 800e150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	68fa      	ldr	r2, [r7, #12]
 800e156:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	685a      	ldr	r2, [r3, #4]
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	697a      	ldr	r2, [r7, #20]
 800e164:	621a      	str	r2, [r3, #32]
}
 800e166:	bf00      	nop
 800e168:	371c      	adds	r7, #28
 800e16a:	46bd      	mov	sp, r7
 800e16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e170:	4770      	bx	lr
 800e172:	bf00      	nop
 800e174:	40012c00 	.word	0x40012c00
 800e178:	40013400 	.word	0x40013400
 800e17c:	40015000 	.word	0x40015000
 800e180:	40014000 	.word	0x40014000
 800e184:	40014400 	.word	0x40014400
 800e188:	40014800 	.word	0x40014800

0800e18c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e18c:	b480      	push	{r7}
 800e18e:	b087      	sub	sp, #28
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
 800e194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6a1b      	ldr	r3, [r3, #32]
 800e19a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6a1b      	ldr	r3, [r3, #32]
 800e1a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	685b      	ldr	r3, [r3, #4]
 800e1ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	69db      	ldr	r3, [r3, #28]
 800e1b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e1ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e1be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	f023 0303 	bic.w	r3, r3, #3
 800e1c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	68fa      	ldr	r2, [r7, #12]
 800e1ce:	4313      	orrs	r3, r2
 800e1d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e1d2:	697b      	ldr	r3, [r7, #20]
 800e1d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e1d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	689b      	ldr	r3, [r3, #8]
 800e1de:	021b      	lsls	r3, r3, #8
 800e1e0:	697a      	ldr	r2, [r7, #20]
 800e1e2:	4313      	orrs	r3, r2
 800e1e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	4a2b      	ldr	r2, [pc, #172]	; (800e298 <TIM_OC3_SetConfig+0x10c>)
 800e1ea:	4293      	cmp	r3, r2
 800e1ec:	d007      	beq.n	800e1fe <TIM_OC3_SetConfig+0x72>
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	4a2a      	ldr	r2, [pc, #168]	; (800e29c <TIM_OC3_SetConfig+0x110>)
 800e1f2:	4293      	cmp	r3, r2
 800e1f4:	d003      	beq.n	800e1fe <TIM_OC3_SetConfig+0x72>
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	4a29      	ldr	r2, [pc, #164]	; (800e2a0 <TIM_OC3_SetConfig+0x114>)
 800e1fa:	4293      	cmp	r3, r2
 800e1fc:	d10d      	bne.n	800e21a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e204:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	68db      	ldr	r3, [r3, #12]
 800e20a:	021b      	lsls	r3, r3, #8
 800e20c:	697a      	ldr	r2, [r7, #20]
 800e20e:	4313      	orrs	r3, r2
 800e210:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e218:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	4a1e      	ldr	r2, [pc, #120]	; (800e298 <TIM_OC3_SetConfig+0x10c>)
 800e21e:	4293      	cmp	r3, r2
 800e220:	d013      	beq.n	800e24a <TIM_OC3_SetConfig+0xbe>
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	4a1d      	ldr	r2, [pc, #116]	; (800e29c <TIM_OC3_SetConfig+0x110>)
 800e226:	4293      	cmp	r3, r2
 800e228:	d00f      	beq.n	800e24a <TIM_OC3_SetConfig+0xbe>
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	4a1d      	ldr	r2, [pc, #116]	; (800e2a4 <TIM_OC3_SetConfig+0x118>)
 800e22e:	4293      	cmp	r3, r2
 800e230:	d00b      	beq.n	800e24a <TIM_OC3_SetConfig+0xbe>
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	4a1c      	ldr	r2, [pc, #112]	; (800e2a8 <TIM_OC3_SetConfig+0x11c>)
 800e236:	4293      	cmp	r3, r2
 800e238:	d007      	beq.n	800e24a <TIM_OC3_SetConfig+0xbe>
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	4a1b      	ldr	r2, [pc, #108]	; (800e2ac <TIM_OC3_SetConfig+0x120>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	d003      	beq.n	800e24a <TIM_OC3_SetConfig+0xbe>
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	4a16      	ldr	r2, [pc, #88]	; (800e2a0 <TIM_OC3_SetConfig+0x114>)
 800e246:	4293      	cmp	r3, r2
 800e248:	d113      	bne.n	800e272 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	695b      	ldr	r3, [r3, #20]
 800e25e:	011b      	lsls	r3, r3, #4
 800e260:	693a      	ldr	r2, [r7, #16]
 800e262:	4313      	orrs	r3, r2
 800e264:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	699b      	ldr	r3, [r3, #24]
 800e26a:	011b      	lsls	r3, r3, #4
 800e26c:	693a      	ldr	r2, [r7, #16]
 800e26e:	4313      	orrs	r3, r2
 800e270:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	693a      	ldr	r2, [r7, #16]
 800e276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	68fa      	ldr	r2, [r7, #12]
 800e27c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	685a      	ldr	r2, [r3, #4]
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	697a      	ldr	r2, [r7, #20]
 800e28a:	621a      	str	r2, [r3, #32]
}
 800e28c:	bf00      	nop
 800e28e:	371c      	adds	r7, #28
 800e290:	46bd      	mov	sp, r7
 800e292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e296:	4770      	bx	lr
 800e298:	40012c00 	.word	0x40012c00
 800e29c:	40013400 	.word	0x40013400
 800e2a0:	40015000 	.word	0x40015000
 800e2a4:	40014000 	.word	0x40014000
 800e2a8:	40014400 	.word	0x40014400
 800e2ac:	40014800 	.word	0x40014800

0800e2b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	b087      	sub	sp, #28
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
 800e2b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	6a1b      	ldr	r3, [r3, #32]
 800e2be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	6a1b      	ldr	r3, [r3, #32]
 800e2ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	685b      	ldr	r3, [r3, #4]
 800e2d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	69db      	ldr	r3, [r3, #28]
 800e2d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e2de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e2e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e2ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	021b      	lsls	r3, r3, #8
 800e2f2:	68fa      	ldr	r2, [r7, #12]
 800e2f4:	4313      	orrs	r3, r2
 800e2f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e2f8:	697b      	ldr	r3, [r7, #20]
 800e2fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e2fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	689b      	ldr	r3, [r3, #8]
 800e304:	031b      	lsls	r3, r3, #12
 800e306:	697a      	ldr	r2, [r7, #20]
 800e308:	4313      	orrs	r3, r2
 800e30a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	4a2c      	ldr	r2, [pc, #176]	; (800e3c0 <TIM_OC4_SetConfig+0x110>)
 800e310:	4293      	cmp	r3, r2
 800e312:	d007      	beq.n	800e324 <TIM_OC4_SetConfig+0x74>
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	4a2b      	ldr	r2, [pc, #172]	; (800e3c4 <TIM_OC4_SetConfig+0x114>)
 800e318:	4293      	cmp	r3, r2
 800e31a:	d003      	beq.n	800e324 <TIM_OC4_SetConfig+0x74>
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	4a2a      	ldr	r2, [pc, #168]	; (800e3c8 <TIM_OC4_SetConfig+0x118>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d10d      	bne.n	800e340 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e324:	697b      	ldr	r3, [r7, #20]
 800e326:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e32a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	68db      	ldr	r3, [r3, #12]
 800e330:	031b      	lsls	r3, r3, #12
 800e332:	697a      	ldr	r2, [r7, #20]
 800e334:	4313      	orrs	r3, r2
 800e336:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e338:	697b      	ldr	r3, [r7, #20]
 800e33a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e33e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	4a1f      	ldr	r2, [pc, #124]	; (800e3c0 <TIM_OC4_SetConfig+0x110>)
 800e344:	4293      	cmp	r3, r2
 800e346:	d013      	beq.n	800e370 <TIM_OC4_SetConfig+0xc0>
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	4a1e      	ldr	r2, [pc, #120]	; (800e3c4 <TIM_OC4_SetConfig+0x114>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d00f      	beq.n	800e370 <TIM_OC4_SetConfig+0xc0>
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	4a1e      	ldr	r2, [pc, #120]	; (800e3cc <TIM_OC4_SetConfig+0x11c>)
 800e354:	4293      	cmp	r3, r2
 800e356:	d00b      	beq.n	800e370 <TIM_OC4_SetConfig+0xc0>
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	4a1d      	ldr	r2, [pc, #116]	; (800e3d0 <TIM_OC4_SetConfig+0x120>)
 800e35c:	4293      	cmp	r3, r2
 800e35e:	d007      	beq.n	800e370 <TIM_OC4_SetConfig+0xc0>
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	4a1c      	ldr	r2, [pc, #112]	; (800e3d4 <TIM_OC4_SetConfig+0x124>)
 800e364:	4293      	cmp	r3, r2
 800e366:	d003      	beq.n	800e370 <TIM_OC4_SetConfig+0xc0>
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	4a17      	ldr	r2, [pc, #92]	; (800e3c8 <TIM_OC4_SetConfig+0x118>)
 800e36c:	4293      	cmp	r3, r2
 800e36e:	d113      	bne.n	800e398 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e370:	693b      	ldr	r3, [r7, #16]
 800e372:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e376:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e378:	693b      	ldr	r3, [r7, #16]
 800e37a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e37e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	695b      	ldr	r3, [r3, #20]
 800e384:	019b      	lsls	r3, r3, #6
 800e386:	693a      	ldr	r2, [r7, #16]
 800e388:	4313      	orrs	r3, r2
 800e38a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	699b      	ldr	r3, [r3, #24]
 800e390:	019b      	lsls	r3, r3, #6
 800e392:	693a      	ldr	r2, [r7, #16]
 800e394:	4313      	orrs	r3, r2
 800e396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	693a      	ldr	r2, [r7, #16]
 800e39c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	68fa      	ldr	r2, [r7, #12]
 800e3a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e3a4:	683b      	ldr	r3, [r7, #0]
 800e3a6:	685a      	ldr	r2, [r3, #4]
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	697a      	ldr	r2, [r7, #20]
 800e3b0:	621a      	str	r2, [r3, #32]
}
 800e3b2:	bf00      	nop
 800e3b4:	371c      	adds	r7, #28
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3bc:	4770      	bx	lr
 800e3be:	bf00      	nop
 800e3c0:	40012c00 	.word	0x40012c00
 800e3c4:	40013400 	.word	0x40013400
 800e3c8:	40015000 	.word	0x40015000
 800e3cc:	40014000 	.word	0x40014000
 800e3d0:	40014400 	.word	0x40014400
 800e3d4:	40014800 	.word	0x40014800

0800e3d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e3d8:	b480      	push	{r7}
 800e3da:	b087      	sub	sp, #28
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
 800e3e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	6a1b      	ldr	r3, [r3, #32]
 800e3e6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	6a1b      	ldr	r3, [r3, #32]
 800e3f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	685b      	ldr	r3, [r3, #4]
 800e3f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e3fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e40a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	68fa      	ldr	r2, [r7, #12]
 800e412:	4313      	orrs	r3, r2
 800e414:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e416:	693b      	ldr	r3, [r7, #16]
 800e418:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800e41c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e41e:	683b      	ldr	r3, [r7, #0]
 800e420:	689b      	ldr	r3, [r3, #8]
 800e422:	041b      	lsls	r3, r3, #16
 800e424:	693a      	ldr	r2, [r7, #16]
 800e426:	4313      	orrs	r3, r2
 800e428:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	4a19      	ldr	r2, [pc, #100]	; (800e494 <TIM_OC5_SetConfig+0xbc>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d013      	beq.n	800e45a <TIM_OC5_SetConfig+0x82>
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	4a18      	ldr	r2, [pc, #96]	; (800e498 <TIM_OC5_SetConfig+0xc0>)
 800e436:	4293      	cmp	r3, r2
 800e438:	d00f      	beq.n	800e45a <TIM_OC5_SetConfig+0x82>
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	4a17      	ldr	r2, [pc, #92]	; (800e49c <TIM_OC5_SetConfig+0xc4>)
 800e43e:	4293      	cmp	r3, r2
 800e440:	d00b      	beq.n	800e45a <TIM_OC5_SetConfig+0x82>
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	4a16      	ldr	r2, [pc, #88]	; (800e4a0 <TIM_OC5_SetConfig+0xc8>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d007      	beq.n	800e45a <TIM_OC5_SetConfig+0x82>
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	4a15      	ldr	r2, [pc, #84]	; (800e4a4 <TIM_OC5_SetConfig+0xcc>)
 800e44e:	4293      	cmp	r3, r2
 800e450:	d003      	beq.n	800e45a <TIM_OC5_SetConfig+0x82>
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	4a14      	ldr	r2, [pc, #80]	; (800e4a8 <TIM_OC5_SetConfig+0xd0>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d109      	bne.n	800e46e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e460:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	695b      	ldr	r3, [r3, #20]
 800e466:	021b      	lsls	r3, r3, #8
 800e468:	697a      	ldr	r2, [r7, #20]
 800e46a:	4313      	orrs	r3, r2
 800e46c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	697a      	ldr	r2, [r7, #20]
 800e472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	68fa      	ldr	r2, [r7, #12]
 800e478:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	685a      	ldr	r2, [r3, #4]
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	693a      	ldr	r2, [r7, #16]
 800e486:	621a      	str	r2, [r3, #32]
}
 800e488:	bf00      	nop
 800e48a:	371c      	adds	r7, #28
 800e48c:	46bd      	mov	sp, r7
 800e48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e492:	4770      	bx	lr
 800e494:	40012c00 	.word	0x40012c00
 800e498:	40013400 	.word	0x40013400
 800e49c:	40014000 	.word	0x40014000
 800e4a0:	40014400 	.word	0x40014400
 800e4a4:	40014800 	.word	0x40014800
 800e4a8:	40015000 	.word	0x40015000

0800e4ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b087      	sub	sp, #28
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
 800e4b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	6a1b      	ldr	r3, [r3, #32]
 800e4ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	6a1b      	ldr	r3, [r3, #32]
 800e4c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	685b      	ldr	r3, [r3, #4]
 800e4cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e4d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e4da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e4de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	021b      	lsls	r3, r3, #8
 800e4e6:	68fa      	ldr	r2, [r7, #12]
 800e4e8:	4313      	orrs	r3, r2
 800e4ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e4ec:	693b      	ldr	r3, [r7, #16]
 800e4ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e4f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	689b      	ldr	r3, [r3, #8]
 800e4f8:	051b      	lsls	r3, r3, #20
 800e4fa:	693a      	ldr	r2, [r7, #16]
 800e4fc:	4313      	orrs	r3, r2
 800e4fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	4a1a      	ldr	r2, [pc, #104]	; (800e56c <TIM_OC6_SetConfig+0xc0>)
 800e504:	4293      	cmp	r3, r2
 800e506:	d013      	beq.n	800e530 <TIM_OC6_SetConfig+0x84>
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	4a19      	ldr	r2, [pc, #100]	; (800e570 <TIM_OC6_SetConfig+0xc4>)
 800e50c:	4293      	cmp	r3, r2
 800e50e:	d00f      	beq.n	800e530 <TIM_OC6_SetConfig+0x84>
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	4a18      	ldr	r2, [pc, #96]	; (800e574 <TIM_OC6_SetConfig+0xc8>)
 800e514:	4293      	cmp	r3, r2
 800e516:	d00b      	beq.n	800e530 <TIM_OC6_SetConfig+0x84>
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	4a17      	ldr	r2, [pc, #92]	; (800e578 <TIM_OC6_SetConfig+0xcc>)
 800e51c:	4293      	cmp	r3, r2
 800e51e:	d007      	beq.n	800e530 <TIM_OC6_SetConfig+0x84>
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	4a16      	ldr	r2, [pc, #88]	; (800e57c <TIM_OC6_SetConfig+0xd0>)
 800e524:	4293      	cmp	r3, r2
 800e526:	d003      	beq.n	800e530 <TIM_OC6_SetConfig+0x84>
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	4a15      	ldr	r2, [pc, #84]	; (800e580 <TIM_OC6_SetConfig+0xd4>)
 800e52c:	4293      	cmp	r3, r2
 800e52e:	d109      	bne.n	800e544 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e530:	697b      	ldr	r3, [r7, #20]
 800e532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e536:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	695b      	ldr	r3, [r3, #20]
 800e53c:	029b      	lsls	r3, r3, #10
 800e53e:	697a      	ldr	r2, [r7, #20]
 800e540:	4313      	orrs	r3, r2
 800e542:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	697a      	ldr	r2, [r7, #20]
 800e548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	68fa      	ldr	r2, [r7, #12]
 800e54e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	685a      	ldr	r2, [r3, #4]
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	693a      	ldr	r2, [r7, #16]
 800e55c:	621a      	str	r2, [r3, #32]
}
 800e55e:	bf00      	nop
 800e560:	371c      	adds	r7, #28
 800e562:	46bd      	mov	sp, r7
 800e564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e568:	4770      	bx	lr
 800e56a:	bf00      	nop
 800e56c:	40012c00 	.word	0x40012c00
 800e570:	40013400 	.word	0x40013400
 800e574:	40014000 	.word	0x40014000
 800e578:	40014400 	.word	0x40014400
 800e57c:	40014800 	.word	0x40014800
 800e580:	40015000 	.word	0x40015000

0800e584 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e584:	b480      	push	{r7}
 800e586:	b087      	sub	sp, #28
 800e588:	af00      	add	r7, sp, #0
 800e58a:	60f8      	str	r0, [r7, #12]
 800e58c:	60b9      	str	r1, [r7, #8]
 800e58e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	6a1b      	ldr	r3, [r3, #32]
 800e594:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	6a1b      	ldr	r3, [r3, #32]
 800e59a:	f023 0201 	bic.w	r2, r3, #1
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	699b      	ldr	r3, [r3, #24]
 800e5a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e5ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	011b      	lsls	r3, r3, #4
 800e5b4:	693a      	ldr	r2, [r7, #16]
 800e5b6:	4313      	orrs	r3, r2
 800e5b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	f023 030a 	bic.w	r3, r3, #10
 800e5c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e5c2:	697a      	ldr	r2, [r7, #20]
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	4313      	orrs	r3, r2
 800e5c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	693a      	ldr	r2, [r7, #16]
 800e5ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	697a      	ldr	r2, [r7, #20]
 800e5d4:	621a      	str	r2, [r3, #32]
}
 800e5d6:	bf00      	nop
 800e5d8:	371c      	adds	r7, #28
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e0:	4770      	bx	lr

0800e5e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e5e2:	b480      	push	{r7}
 800e5e4:	b087      	sub	sp, #28
 800e5e6:	af00      	add	r7, sp, #0
 800e5e8:	60f8      	str	r0, [r7, #12]
 800e5ea:	60b9      	str	r1, [r7, #8]
 800e5ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	6a1b      	ldr	r3, [r3, #32]
 800e5f2:	f023 0210 	bic.w	r2, r3, #16
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	699b      	ldr	r3, [r3, #24]
 800e5fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	6a1b      	ldr	r3, [r3, #32]
 800e604:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e60c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	031b      	lsls	r3, r3, #12
 800e612:	697a      	ldr	r2, [r7, #20]
 800e614:	4313      	orrs	r3, r2
 800e616:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e618:	693b      	ldr	r3, [r7, #16]
 800e61a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e61e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e620:	68bb      	ldr	r3, [r7, #8]
 800e622:	011b      	lsls	r3, r3, #4
 800e624:	693a      	ldr	r2, [r7, #16]
 800e626:	4313      	orrs	r3, r2
 800e628:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	697a      	ldr	r2, [r7, #20]
 800e62e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	693a      	ldr	r2, [r7, #16]
 800e634:	621a      	str	r2, [r3, #32]
}
 800e636:	bf00      	nop
 800e638:	371c      	adds	r7, #28
 800e63a:	46bd      	mov	sp, r7
 800e63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e640:	4770      	bx	lr

0800e642 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e642:	b480      	push	{r7}
 800e644:	b085      	sub	sp, #20
 800e646:	af00      	add	r7, sp, #0
 800e648:	6078      	str	r0, [r7, #4]
 800e64a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	689b      	ldr	r3, [r3, #8]
 800e650:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800e658:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e65c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e65e:	683a      	ldr	r2, [r7, #0]
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	4313      	orrs	r3, r2
 800e664:	f043 0307 	orr.w	r3, r3, #7
 800e668:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	68fa      	ldr	r2, [r7, #12]
 800e66e:	609a      	str	r2, [r3, #8]
}
 800e670:	bf00      	nop
 800e672:	3714      	adds	r7, #20
 800e674:	46bd      	mov	sp, r7
 800e676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67a:	4770      	bx	lr

0800e67c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b087      	sub	sp, #28
 800e680:	af00      	add	r7, sp, #0
 800e682:	60f8      	str	r0, [r7, #12]
 800e684:	60b9      	str	r1, [r7, #8]
 800e686:	607a      	str	r2, [r7, #4]
 800e688:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	689b      	ldr	r3, [r3, #8]
 800e68e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e696:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	021a      	lsls	r2, r3, #8
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	431a      	orrs	r2, r3
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	697a      	ldr	r2, [r7, #20]
 800e6a6:	4313      	orrs	r3, r2
 800e6a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	697a      	ldr	r2, [r7, #20]
 800e6ae:	609a      	str	r2, [r3, #8]
}
 800e6b0:	bf00      	nop
 800e6b2:	371c      	adds	r7, #28
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ba:	4770      	bx	lr

0800e6bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e6bc:	b480      	push	{r7}
 800e6be:	b087      	sub	sp, #28
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	60f8      	str	r0, [r7, #12]
 800e6c4:	60b9      	str	r1, [r7, #8]
 800e6c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	f003 031f 	and.w	r3, r3, #31
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	fa02 f303 	lsl.w	r3, r2, r3
 800e6d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	6a1a      	ldr	r2, [r3, #32]
 800e6da:	697b      	ldr	r3, [r7, #20]
 800e6dc:	43db      	mvns	r3, r3
 800e6de:	401a      	ands	r2, r3
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	6a1a      	ldr	r2, [r3, #32]
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	f003 031f 	and.w	r3, r3, #31
 800e6ee:	6879      	ldr	r1, [r7, #4]
 800e6f0:	fa01 f303 	lsl.w	r3, r1, r3
 800e6f4:	431a      	orrs	r2, r3
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	621a      	str	r2, [r3, #32]
}
 800e6fa:	bf00      	nop
 800e6fc:	371c      	adds	r7, #28
 800e6fe:	46bd      	mov	sp, r7
 800e700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e704:	4770      	bx	lr
	...

0800e708 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e708:	b480      	push	{r7}
 800e70a:	b085      	sub	sp, #20
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e718:	2b01      	cmp	r3, #1
 800e71a:	d101      	bne.n	800e720 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e71c:	2302      	movs	r3, #2
 800e71e:	e074      	b.n	800e80a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	2201      	movs	r2, #1
 800e724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	2202      	movs	r2, #2
 800e72c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	685b      	ldr	r3, [r3, #4]
 800e736:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	689b      	ldr	r3, [r3, #8]
 800e73e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	4a34      	ldr	r2, [pc, #208]	; (800e818 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e746:	4293      	cmp	r3, r2
 800e748:	d009      	beq.n	800e75e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	4a33      	ldr	r2, [pc, #204]	; (800e81c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e750:	4293      	cmp	r3, r2
 800e752:	d004      	beq.n	800e75e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	4a31      	ldr	r2, [pc, #196]	; (800e820 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d108      	bne.n	800e770 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e764:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	685b      	ldr	r3, [r3, #4]
 800e76a:	68fa      	ldr	r2, [r7, #12]
 800e76c:	4313      	orrs	r3, r2
 800e76e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800e776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e77a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	68fa      	ldr	r2, [r7, #12]
 800e782:	4313      	orrs	r3, r2
 800e784:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	68fa      	ldr	r2, [r7, #12]
 800e78c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	4a21      	ldr	r2, [pc, #132]	; (800e818 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e794:	4293      	cmp	r3, r2
 800e796:	d022      	beq.n	800e7de <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e7a0:	d01d      	beq.n	800e7de <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	4a1f      	ldr	r2, [pc, #124]	; (800e824 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800e7a8:	4293      	cmp	r3, r2
 800e7aa:	d018      	beq.n	800e7de <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	4a1d      	ldr	r2, [pc, #116]	; (800e828 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d013      	beq.n	800e7de <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	4a1c      	ldr	r2, [pc, #112]	; (800e82c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800e7bc:	4293      	cmp	r3, r2
 800e7be:	d00e      	beq.n	800e7de <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	4a15      	ldr	r2, [pc, #84]	; (800e81c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e7c6:	4293      	cmp	r3, r2
 800e7c8:	d009      	beq.n	800e7de <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	4a18      	ldr	r2, [pc, #96]	; (800e830 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800e7d0:	4293      	cmp	r3, r2
 800e7d2:	d004      	beq.n	800e7de <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	4a11      	ldr	r2, [pc, #68]	; (800e820 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e7da:	4293      	cmp	r3, r2
 800e7dc:	d10c      	bne.n	800e7f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e7de:	68bb      	ldr	r3, [r7, #8]
 800e7e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	689b      	ldr	r3, [r3, #8]
 800e7ea:	68ba      	ldr	r2, [r7, #8]
 800e7ec:	4313      	orrs	r3, r2
 800e7ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	68ba      	ldr	r2, [r7, #8]
 800e7f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2201      	movs	r2, #1
 800e7fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	2200      	movs	r2, #0
 800e804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e808:	2300      	movs	r3, #0
}
 800e80a:	4618      	mov	r0, r3
 800e80c:	3714      	adds	r7, #20
 800e80e:	46bd      	mov	sp, r7
 800e810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	40012c00 	.word	0x40012c00
 800e81c:	40013400 	.word	0x40013400
 800e820:	40015000 	.word	0x40015000
 800e824:	40000400 	.word	0x40000400
 800e828:	40000800 	.word	0x40000800
 800e82c:	40000c00 	.word	0x40000c00
 800e830:	40014000 	.word	0x40014000

0800e834 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e834:	b480      	push	{r7}
 800e836:	b085      	sub	sp, #20
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
 800e83c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e83e:	2300      	movs	r3, #0
 800e840:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e848:	2b01      	cmp	r3, #1
 800e84a:	d101      	bne.n	800e850 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e84c:	2302      	movs	r3, #2
 800e84e:	e096      	b.n	800e97e <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	2201      	movs	r2, #1
 800e854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e85e:	683b      	ldr	r3, [r7, #0]
 800e860:	68db      	ldr	r3, [r3, #12]
 800e862:	4313      	orrs	r3, r2
 800e864:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	689b      	ldr	r3, [r3, #8]
 800e870:	4313      	orrs	r3, r2
 800e872:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	685b      	ldr	r3, [r3, #4]
 800e87e:	4313      	orrs	r3, r2
 800e880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	4313      	orrs	r3, r2
 800e88e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	691b      	ldr	r3, [r3, #16]
 800e89a:	4313      	orrs	r3, r2
 800e89c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	695b      	ldr	r3, [r3, #20]
 800e8a8:	4313      	orrs	r3, r2
 800e8aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8b6:	4313      	orrs	r3, r2
 800e8b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e8c0:	683b      	ldr	r3, [r7, #0]
 800e8c2:	699b      	ldr	r3, [r3, #24]
 800e8c4:	041b      	lsls	r3, r3, #16
 800e8c6:	4313      	orrs	r3, r2
 800e8c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	4a2f      	ldr	r2, [pc, #188]	; (800e98c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800e8d0:	4293      	cmp	r3, r2
 800e8d2:	d009      	beq.n	800e8e8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4a2d      	ldr	r2, [pc, #180]	; (800e990 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	d004      	beq.n	800e8e8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	4a2c      	ldr	r2, [pc, #176]	; (800e994 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	d106      	bne.n	800e8f6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	69db      	ldr	r3, [r3, #28]
 800e8f2:	4313      	orrs	r3, r2
 800e8f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	4a24      	ldr	r2, [pc, #144]	; (800e98c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800e8fc:	4293      	cmp	r3, r2
 800e8fe:	d009      	beq.n	800e914 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	4a22      	ldr	r2, [pc, #136]	; (800e990 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800e906:	4293      	cmp	r3, r2
 800e908:	d004      	beq.n	800e914 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	4a21      	ldr	r2, [pc, #132]	; (800e994 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800e910:	4293      	cmp	r3, r2
 800e912:	d12b      	bne.n	800e96c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e91e:	051b      	lsls	r3, r3, #20
 800e920:	4313      	orrs	r3, r2
 800e922:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	6a1b      	ldr	r3, [r3, #32]
 800e92e:	4313      	orrs	r3, r2
 800e930:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e93c:	4313      	orrs	r3, r2
 800e93e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	4a11      	ldr	r2, [pc, #68]	; (800e98c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800e946:	4293      	cmp	r3, r2
 800e948:	d009      	beq.n	800e95e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	4a10      	ldr	r2, [pc, #64]	; (800e990 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800e950:	4293      	cmp	r3, r2
 800e952:	d004      	beq.n	800e95e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	4a0e      	ldr	r2, [pc, #56]	; (800e994 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800e95a:	4293      	cmp	r3, r2
 800e95c:	d106      	bne.n	800e96c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e968:	4313      	orrs	r3, r2
 800e96a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	68fa      	ldr	r2, [r7, #12]
 800e972:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2200      	movs	r2, #0
 800e978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e97c:	2300      	movs	r3, #0
}
 800e97e:	4618      	mov	r0, r3
 800e980:	3714      	adds	r7, #20
 800e982:	46bd      	mov	sp, r7
 800e984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e988:	4770      	bx	lr
 800e98a:	bf00      	nop
 800e98c:	40012c00 	.word	0x40012c00
 800e990:	40013400 	.word	0x40013400
 800e994:	40015000 	.word	0x40015000

0800e998 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e998:	b480      	push	{r7}
 800e99a:	b083      	sub	sp, #12
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e9a0:	bf00      	nop
 800e9a2:	370c      	adds	r7, #12
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9aa:	4770      	bx	lr

0800e9ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e9ac:	b480      	push	{r7}
 800e9ae:	b083      	sub	sp, #12
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e9b4:	bf00      	nop
 800e9b6:	370c      	adds	r7, #12
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9be:	4770      	bx	lr

0800e9c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b083      	sub	sp, #12
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e9c8:	bf00      	nop
 800e9ca:	370c      	adds	r7, #12
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr

0800e9d4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b083      	sub	sp, #12
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800e9dc:	bf00      	nop
 800e9de:	370c      	adds	r7, #12
 800e9e0:	46bd      	mov	sp, r7
 800e9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e6:	4770      	bx	lr

0800e9e8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800e9e8:	b480      	push	{r7}
 800e9ea:	b083      	sub	sp, #12
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800e9f0:	bf00      	nop
 800e9f2:	370c      	adds	r7, #12
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fa:	4770      	bx	lr

0800e9fc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b083      	sub	sp, #12
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ea04:	bf00      	nop
 800ea06:	370c      	adds	r7, #12
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0e:	4770      	bx	lr

0800ea10 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b083      	sub	sp, #12
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ea18:	bf00      	nop
 800ea1a:	370c      	adds	r7, #12
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea22:	4770      	bx	lr

0800ea24 <LL_EXTI_EnableIT_0_31>:
{
 800ea24:	b480      	push	{r7}
 800ea26:	b083      	sub	sp, #12
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800ea2c:	4b05      	ldr	r3, [pc, #20]	; (800ea44 <LL_EXTI_EnableIT_0_31+0x20>)
 800ea2e:	681a      	ldr	r2, [r3, #0]
 800ea30:	4904      	ldr	r1, [pc, #16]	; (800ea44 <LL_EXTI_EnableIT_0_31+0x20>)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	4313      	orrs	r3, r2
 800ea36:	600b      	str	r3, [r1, #0]
}
 800ea38:	bf00      	nop
 800ea3a:	370c      	adds	r7, #12
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea42:	4770      	bx	lr
 800ea44:	40010400 	.word	0x40010400

0800ea48 <LL_EXTI_EnableIT_32_63>:
{
 800ea48:	b480      	push	{r7}
 800ea4a:	b083      	sub	sp, #12
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800ea50:	4b05      	ldr	r3, [pc, #20]	; (800ea68 <LL_EXTI_EnableIT_32_63+0x20>)
 800ea52:	6a1a      	ldr	r2, [r3, #32]
 800ea54:	4904      	ldr	r1, [pc, #16]	; (800ea68 <LL_EXTI_EnableIT_32_63+0x20>)
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	4313      	orrs	r3, r2
 800ea5a:	620b      	str	r3, [r1, #32]
}
 800ea5c:	bf00      	nop
 800ea5e:	370c      	adds	r7, #12
 800ea60:	46bd      	mov	sp, r7
 800ea62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea66:	4770      	bx	lr
 800ea68:	40010400 	.word	0x40010400

0800ea6c <LL_EXTI_DisableIT_0_31>:
{
 800ea6c:	b480      	push	{r7}
 800ea6e:	b083      	sub	sp, #12
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800ea74:	4b06      	ldr	r3, [pc, #24]	; (800ea90 <LL_EXTI_DisableIT_0_31+0x24>)
 800ea76:	681a      	ldr	r2, [r3, #0]
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	43db      	mvns	r3, r3
 800ea7c:	4904      	ldr	r1, [pc, #16]	; (800ea90 <LL_EXTI_DisableIT_0_31+0x24>)
 800ea7e:	4013      	ands	r3, r2
 800ea80:	600b      	str	r3, [r1, #0]
}
 800ea82:	bf00      	nop
 800ea84:	370c      	adds	r7, #12
 800ea86:	46bd      	mov	sp, r7
 800ea88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8c:	4770      	bx	lr
 800ea8e:	bf00      	nop
 800ea90:	40010400 	.word	0x40010400

0800ea94 <LL_EXTI_DisableIT_32_63>:
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800ea9c:	4b06      	ldr	r3, [pc, #24]	; (800eab8 <LL_EXTI_DisableIT_32_63+0x24>)
 800ea9e:	6a1a      	ldr	r2, [r3, #32]
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	43db      	mvns	r3, r3
 800eaa4:	4904      	ldr	r1, [pc, #16]	; (800eab8 <LL_EXTI_DisableIT_32_63+0x24>)
 800eaa6:	4013      	ands	r3, r2
 800eaa8:	620b      	str	r3, [r1, #32]
}
 800eaaa:	bf00      	nop
 800eaac:	370c      	adds	r7, #12
 800eaae:	46bd      	mov	sp, r7
 800eab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop
 800eab8:	40010400 	.word	0x40010400

0800eabc <LL_EXTI_EnableEvent_0_31>:
{
 800eabc:	b480      	push	{r7}
 800eabe:	b083      	sub	sp, #12
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800eac4:	4b05      	ldr	r3, [pc, #20]	; (800eadc <LL_EXTI_EnableEvent_0_31+0x20>)
 800eac6:	685a      	ldr	r2, [r3, #4]
 800eac8:	4904      	ldr	r1, [pc, #16]	; (800eadc <LL_EXTI_EnableEvent_0_31+0x20>)
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	4313      	orrs	r3, r2
 800eace:	604b      	str	r3, [r1, #4]
}
 800ead0:	bf00      	nop
 800ead2:	370c      	adds	r7, #12
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr
 800eadc:	40010400 	.word	0x40010400

0800eae0 <LL_EXTI_EnableEvent_32_63>:
{
 800eae0:	b480      	push	{r7}
 800eae2:	b083      	sub	sp, #12
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800eae8:	4b05      	ldr	r3, [pc, #20]	; (800eb00 <LL_EXTI_EnableEvent_32_63+0x20>)
 800eaea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eaec:	4904      	ldr	r1, [pc, #16]	; (800eb00 <LL_EXTI_EnableEvent_32_63+0x20>)
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	4313      	orrs	r3, r2
 800eaf2:	624b      	str	r3, [r1, #36]	; 0x24
}
 800eaf4:	bf00      	nop
 800eaf6:	370c      	adds	r7, #12
 800eaf8:	46bd      	mov	sp, r7
 800eafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafe:	4770      	bx	lr
 800eb00:	40010400 	.word	0x40010400

0800eb04 <LL_EXTI_DisableEvent_0_31>:
{
 800eb04:	b480      	push	{r7}
 800eb06:	b083      	sub	sp, #12
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800eb0c:	4b06      	ldr	r3, [pc, #24]	; (800eb28 <LL_EXTI_DisableEvent_0_31+0x24>)
 800eb0e:	685a      	ldr	r2, [r3, #4]
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	43db      	mvns	r3, r3
 800eb14:	4904      	ldr	r1, [pc, #16]	; (800eb28 <LL_EXTI_DisableEvent_0_31+0x24>)
 800eb16:	4013      	ands	r3, r2
 800eb18:	604b      	str	r3, [r1, #4]
}
 800eb1a:	bf00      	nop
 800eb1c:	370c      	adds	r7, #12
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb24:	4770      	bx	lr
 800eb26:	bf00      	nop
 800eb28:	40010400 	.word	0x40010400

0800eb2c <LL_EXTI_DisableEvent_32_63>:
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b083      	sub	sp, #12
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800eb34:	4b06      	ldr	r3, [pc, #24]	; (800eb50 <LL_EXTI_DisableEvent_32_63+0x24>)
 800eb36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	43db      	mvns	r3, r3
 800eb3c:	4904      	ldr	r1, [pc, #16]	; (800eb50 <LL_EXTI_DisableEvent_32_63+0x24>)
 800eb3e:	4013      	ands	r3, r2
 800eb40:	624b      	str	r3, [r1, #36]	; 0x24
}
 800eb42:	bf00      	nop
 800eb44:	370c      	adds	r7, #12
 800eb46:	46bd      	mov	sp, r7
 800eb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4c:	4770      	bx	lr
 800eb4e:	bf00      	nop
 800eb50:	40010400 	.word	0x40010400

0800eb54 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800eb54:	b480      	push	{r7}
 800eb56:	b083      	sub	sp, #12
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800eb5c:	4b05      	ldr	r3, [pc, #20]	; (800eb74 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800eb5e:	689a      	ldr	r2, [r3, #8]
 800eb60:	4904      	ldr	r1, [pc, #16]	; (800eb74 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	4313      	orrs	r3, r2
 800eb66:	608b      	str	r3, [r1, #8]
}
 800eb68:	bf00      	nop
 800eb6a:	370c      	adds	r7, #12
 800eb6c:	46bd      	mov	sp, r7
 800eb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb72:	4770      	bx	lr
 800eb74:	40010400 	.word	0x40010400

0800eb78 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800eb78:	b480      	push	{r7}
 800eb7a:	b083      	sub	sp, #12
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800eb80:	4b05      	ldr	r3, [pc, #20]	; (800eb98 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800eb82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eb84:	4904      	ldr	r1, [pc, #16]	; (800eb98 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	4313      	orrs	r3, r2
 800eb8a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800eb8c:	bf00      	nop
 800eb8e:	370c      	adds	r7, #12
 800eb90:	46bd      	mov	sp, r7
 800eb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb96:	4770      	bx	lr
 800eb98:	40010400 	.word	0x40010400

0800eb9c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800eb9c:	b480      	push	{r7}
 800eb9e:	b083      	sub	sp, #12
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800eba4:	4b06      	ldr	r3, [pc, #24]	; (800ebc0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800eba6:	689a      	ldr	r2, [r3, #8]
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	43db      	mvns	r3, r3
 800ebac:	4904      	ldr	r1, [pc, #16]	; (800ebc0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800ebae:	4013      	ands	r3, r2
 800ebb0:	608b      	str	r3, [r1, #8]
}
 800ebb2:	bf00      	nop
 800ebb4:	370c      	adds	r7, #12
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop
 800ebc0:	40010400 	.word	0x40010400

0800ebc4 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800ebc4:	b480      	push	{r7}
 800ebc6:	b083      	sub	sp, #12
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800ebcc:	4b06      	ldr	r3, [pc, #24]	; (800ebe8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800ebce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	43db      	mvns	r3, r3
 800ebd4:	4904      	ldr	r1, [pc, #16]	; (800ebe8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800ebd6:	4013      	ands	r3, r2
 800ebd8:	628b      	str	r3, [r1, #40]	; 0x28
}
 800ebda:	bf00      	nop
 800ebdc:	370c      	adds	r7, #12
 800ebde:	46bd      	mov	sp, r7
 800ebe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe4:	4770      	bx	lr
 800ebe6:	bf00      	nop
 800ebe8:	40010400 	.word	0x40010400

0800ebec <LL_EXTI_EnableFallingTrig_0_31>:
{
 800ebec:	b480      	push	{r7}
 800ebee:	b083      	sub	sp, #12
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800ebf4:	4b05      	ldr	r3, [pc, #20]	; (800ec0c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800ebf6:	68da      	ldr	r2, [r3, #12]
 800ebf8:	4904      	ldr	r1, [pc, #16]	; (800ec0c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	4313      	orrs	r3, r2
 800ebfe:	60cb      	str	r3, [r1, #12]
}
 800ec00:	bf00      	nop
 800ec02:	370c      	adds	r7, #12
 800ec04:	46bd      	mov	sp, r7
 800ec06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0a:	4770      	bx	lr
 800ec0c:	40010400 	.word	0x40010400

0800ec10 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800ec18:	4b05      	ldr	r3, [pc, #20]	; (800ec30 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ec1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec1c:	4904      	ldr	r1, [pc, #16]	; (800ec30 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	4313      	orrs	r3, r2
 800ec22:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ec24:	bf00      	nop
 800ec26:	370c      	adds	r7, #12
 800ec28:	46bd      	mov	sp, r7
 800ec2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2e:	4770      	bx	lr
 800ec30:	40010400 	.word	0x40010400

0800ec34 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800ec34:	b480      	push	{r7}
 800ec36:	b083      	sub	sp, #12
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800ec3c:	4b06      	ldr	r3, [pc, #24]	; (800ec58 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ec3e:	68da      	ldr	r2, [r3, #12]
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	43db      	mvns	r3, r3
 800ec44:	4904      	ldr	r1, [pc, #16]	; (800ec58 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ec46:	4013      	ands	r3, r2
 800ec48:	60cb      	str	r3, [r1, #12]
}
 800ec4a:	bf00      	nop
 800ec4c:	370c      	adds	r7, #12
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec54:	4770      	bx	lr
 800ec56:	bf00      	nop
 800ec58:	40010400 	.word	0x40010400

0800ec5c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800ec5c:	b480      	push	{r7}
 800ec5e:	b083      	sub	sp, #12
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800ec64:	4b06      	ldr	r3, [pc, #24]	; (800ec80 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ec66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	43db      	mvns	r3, r3
 800ec6c:	4904      	ldr	r1, [pc, #16]	; (800ec80 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ec6e:	4013      	ands	r3, r2
 800ec70:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ec72:	bf00      	nop
 800ec74:	370c      	adds	r7, #12
 800ec76:	46bd      	mov	sp, r7
 800ec78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7c:	4770      	bx	lr
 800ec7e:	bf00      	nop
 800ec80:	40010400 	.word	0x40010400

0800ec84 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b084      	sub	sp, #16
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	7a1b      	ldrb	r3, [r3, #8]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	f000 80c8 	beq.w	800ee2a <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d05d      	beq.n	800ed5e <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	7a5b      	ldrb	r3, [r3, #9]
 800eca6:	2b01      	cmp	r3, #1
 800eca8:	d00e      	beq.n	800ecc8 <LL_EXTI_Init+0x44>
 800ecaa:	2b02      	cmp	r3, #2
 800ecac:	d017      	beq.n	800ecde <LL_EXTI_Init+0x5a>
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d120      	bne.n	800ecf4 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	f7ff ff24 	bl	800eb04 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	f7ff feaf 	bl	800ea24 <LL_EXTI_EnableIT_0_31>
          break;
 800ecc6:	e018      	b.n	800ecfa <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	4618      	mov	r0, r3
 800ecce:	f7ff fecd 	bl	800ea6c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7ff fef0 	bl	800eabc <LL_EXTI_EnableEvent_0_31>
          break;
 800ecdc:	e00d      	b.n	800ecfa <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	4618      	mov	r0, r3
 800ece4:	f7ff fe9e 	bl	800ea24 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	4618      	mov	r0, r3
 800ecee:	f7ff fee5 	bl	800eabc <LL_EXTI_EnableEvent_0_31>
          break;
 800ecf2:	e002      	b.n	800ecfa <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800ecf4:	2301      	movs	r3, #1
 800ecf6:	60fb      	str	r3, [r7, #12]
          break;
 800ecf8:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	7a9b      	ldrb	r3, [r3, #10]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d02d      	beq.n	800ed5e <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	7a9b      	ldrb	r3, [r3, #10]
 800ed06:	2b02      	cmp	r3, #2
 800ed08:	d00e      	beq.n	800ed28 <LL_EXTI_Init+0xa4>
 800ed0a:	2b03      	cmp	r3, #3
 800ed0c:	d017      	beq.n	800ed3e <LL_EXTI_Init+0xba>
 800ed0e:	2b01      	cmp	r3, #1
 800ed10:	d120      	bne.n	800ed54 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	4618      	mov	r0, r3
 800ed18:	f7ff ff8c 	bl	800ec34 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	4618      	mov	r0, r3
 800ed22:	f7ff ff17 	bl	800eb54 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800ed26:	e01b      	b.n	800ed60 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	f7ff ff35 	bl	800eb9c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	4618      	mov	r0, r3
 800ed38:	f7ff ff58 	bl	800ebec <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800ed3c:	e010      	b.n	800ed60 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	4618      	mov	r0, r3
 800ed44:	f7ff ff06 	bl	800eb54 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f7ff ff4d 	bl	800ebec <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800ed52:	e005      	b.n	800ed60 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	f043 0302 	orr.w	r3, r3, #2
 800ed5a:	60fb      	str	r3, [r7, #12]
            break;
 800ed5c:	e000      	b.n	800ed60 <LL_EXTI_Init+0xdc>
        }
      }
 800ed5e:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	685b      	ldr	r3, [r3, #4]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d075      	beq.n	800ee54 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	7a5b      	ldrb	r3, [r3, #9]
 800ed6c:	2b01      	cmp	r3, #1
 800ed6e:	d00e      	beq.n	800ed8e <LL_EXTI_Init+0x10a>
 800ed70:	2b02      	cmp	r3, #2
 800ed72:	d017      	beq.n	800eda4 <LL_EXTI_Init+0x120>
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d120      	bne.n	800edba <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	685b      	ldr	r3, [r3, #4]
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	f7ff fed5 	bl	800eb2c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	685b      	ldr	r3, [r3, #4]
 800ed86:	4618      	mov	r0, r3
 800ed88:	f7ff fe5e 	bl	800ea48 <LL_EXTI_EnableIT_32_63>
          break;
 800ed8c:	e01a      	b.n	800edc4 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	685b      	ldr	r3, [r3, #4]
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7ff fe7e 	bl	800ea94 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	f7ff fe9f 	bl	800eae0 <LL_EXTI_EnableEvent_32_63>
          break;
 800eda2:	e00f      	b.n	800edc4 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	685b      	ldr	r3, [r3, #4]
 800eda8:	4618      	mov	r0, r3
 800edaa:	f7ff fe4d 	bl	800ea48 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	685b      	ldr	r3, [r3, #4]
 800edb2:	4618      	mov	r0, r3
 800edb4:	f7ff fe94 	bl	800eae0 <LL_EXTI_EnableEvent_32_63>
          break;
 800edb8:	e004      	b.n	800edc4 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	f043 0304 	orr.w	r3, r3, #4
 800edc0:	60fb      	str	r3, [r7, #12]
          break;
 800edc2:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	7a9b      	ldrb	r3, [r3, #10]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d043      	beq.n	800ee54 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	7a9b      	ldrb	r3, [r3, #10]
 800edd0:	2b02      	cmp	r3, #2
 800edd2:	d00e      	beq.n	800edf2 <LL_EXTI_Init+0x16e>
 800edd4:	2b03      	cmp	r3, #3
 800edd6:	d017      	beq.n	800ee08 <LL_EXTI_Init+0x184>
 800edd8:	2b01      	cmp	r3, #1
 800edda:	d120      	bne.n	800ee1e <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	685b      	ldr	r3, [r3, #4]
 800ede0:	4618      	mov	r0, r3
 800ede2:	f7ff ff3b 	bl	800ec5c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	685b      	ldr	r3, [r3, #4]
 800edea:	4618      	mov	r0, r3
 800edec:	f7ff fec4 	bl	800eb78 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800edf0:	e031      	b.n	800ee56 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	685b      	ldr	r3, [r3, #4]
 800edf6:	4618      	mov	r0, r3
 800edf8:	f7ff fee4 	bl	800ebc4 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	685b      	ldr	r3, [r3, #4]
 800ee00:	4618      	mov	r0, r3
 800ee02:	f7ff ff05 	bl	800ec10 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ee06:	e026      	b.n	800ee56 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	685b      	ldr	r3, [r3, #4]
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f7ff feb3 	bl	800eb78 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	685b      	ldr	r3, [r3, #4]
 800ee16:	4618      	mov	r0, r3
 800ee18:	f7ff fefa 	bl	800ec10 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ee1c:	e01b      	b.n	800ee56 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	f043 0305 	orr.w	r3, r3, #5
 800ee24:	60fb      	str	r3, [r7, #12]
            break;
 800ee26:	bf00      	nop
 800ee28:	e015      	b.n	800ee56 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	4618      	mov	r0, r3
 800ee30:	f7ff fe1c 	bl	800ea6c <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f7ff fe63 	bl	800eb04 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	685b      	ldr	r3, [r3, #4]
 800ee42:	4618      	mov	r0, r3
 800ee44:	f7ff fe26 	bl	800ea94 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	685b      	ldr	r3, [r3, #4]
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	f7ff fe6d 	bl	800eb2c <LL_EXTI_DisableEvent_32_63>
 800ee52:	e000      	b.n	800ee56 <LL_EXTI_Init+0x1d2>
      }
 800ee54:	bf00      	nop
  }

  return status;
 800ee56:	68fb      	ldr	r3, [r7, #12]
}
 800ee58:	4618      	mov	r0, r3
 800ee5a:	3710      	adds	r7, #16
 800ee5c:	46bd      	mov	sp, r7
 800ee5e:	bd80      	pop	{r7, pc}

0800ee60 <LL_GPIO_SetPinMode>:
{
 800ee60:	b480      	push	{r7}
 800ee62:	b089      	sub	sp, #36	; 0x24
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	60f8      	str	r0, [r7, #12]
 800ee68:	60b9      	str	r1, [r7, #8]
 800ee6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681a      	ldr	r2, [r3, #0]
 800ee70:	68bb      	ldr	r3, [r7, #8]
 800ee72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee74:	697b      	ldr	r3, [r7, #20]
 800ee76:	fa93 f3a3 	rbit	r3, r3
 800ee7a:	613b      	str	r3, [r7, #16]
  return result;
 800ee7c:	693b      	ldr	r3, [r7, #16]
 800ee7e:	fab3 f383 	clz	r3, r3
 800ee82:	b2db      	uxtb	r3, r3
 800ee84:	005b      	lsls	r3, r3, #1
 800ee86:	2103      	movs	r1, #3
 800ee88:	fa01 f303 	lsl.w	r3, r1, r3
 800ee8c:	43db      	mvns	r3, r3
 800ee8e:	401a      	ands	r2, r3
 800ee90:	68bb      	ldr	r3, [r7, #8]
 800ee92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee94:	69fb      	ldr	r3, [r7, #28]
 800ee96:	fa93 f3a3 	rbit	r3, r3
 800ee9a:	61bb      	str	r3, [r7, #24]
  return result;
 800ee9c:	69bb      	ldr	r3, [r7, #24]
 800ee9e:	fab3 f383 	clz	r3, r3
 800eea2:	b2db      	uxtb	r3, r3
 800eea4:	005b      	lsls	r3, r3, #1
 800eea6:	6879      	ldr	r1, [r7, #4]
 800eea8:	fa01 f303 	lsl.w	r3, r1, r3
 800eeac:	431a      	orrs	r2, r3
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	601a      	str	r2, [r3, #0]
}
 800eeb2:	bf00      	nop
 800eeb4:	3724      	adds	r7, #36	; 0x24
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eebc:	4770      	bx	lr

0800eebe <LL_GPIO_SetPinOutputType>:
{
 800eebe:	b480      	push	{r7}
 800eec0:	b085      	sub	sp, #20
 800eec2:	af00      	add	r7, sp, #0
 800eec4:	60f8      	str	r0, [r7, #12]
 800eec6:	60b9      	str	r1, [r7, #8]
 800eec8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	685a      	ldr	r2, [r3, #4]
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	43db      	mvns	r3, r3
 800eed2:	401a      	ands	r2, r3
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	6879      	ldr	r1, [r7, #4]
 800eed8:	fb01 f303 	mul.w	r3, r1, r3
 800eedc:	431a      	orrs	r2, r3
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	605a      	str	r2, [r3, #4]
}
 800eee2:	bf00      	nop
 800eee4:	3714      	adds	r7, #20
 800eee6:	46bd      	mov	sp, r7
 800eee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeec:	4770      	bx	lr

0800eeee <LL_GPIO_SetPinSpeed>:
{
 800eeee:	b480      	push	{r7}
 800eef0:	b089      	sub	sp, #36	; 0x24
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	60f8      	str	r0, [r7, #12]
 800eef6:	60b9      	str	r1, [r7, #8]
 800eef8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	689a      	ldr	r2, [r3, #8]
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	fa93 f3a3 	rbit	r3, r3
 800ef08:	613b      	str	r3, [r7, #16]
  return result;
 800ef0a:	693b      	ldr	r3, [r7, #16]
 800ef0c:	fab3 f383 	clz	r3, r3
 800ef10:	b2db      	uxtb	r3, r3
 800ef12:	005b      	lsls	r3, r3, #1
 800ef14:	2103      	movs	r1, #3
 800ef16:	fa01 f303 	lsl.w	r3, r1, r3
 800ef1a:	43db      	mvns	r3, r3
 800ef1c:	401a      	ands	r2, r3
 800ef1e:	68bb      	ldr	r3, [r7, #8]
 800ef20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef22:	69fb      	ldr	r3, [r7, #28]
 800ef24:	fa93 f3a3 	rbit	r3, r3
 800ef28:	61bb      	str	r3, [r7, #24]
  return result;
 800ef2a:	69bb      	ldr	r3, [r7, #24]
 800ef2c:	fab3 f383 	clz	r3, r3
 800ef30:	b2db      	uxtb	r3, r3
 800ef32:	005b      	lsls	r3, r3, #1
 800ef34:	6879      	ldr	r1, [r7, #4]
 800ef36:	fa01 f303 	lsl.w	r3, r1, r3
 800ef3a:	431a      	orrs	r2, r3
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	609a      	str	r2, [r3, #8]
}
 800ef40:	bf00      	nop
 800ef42:	3724      	adds	r7, #36	; 0x24
 800ef44:	46bd      	mov	sp, r7
 800ef46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4a:	4770      	bx	lr

0800ef4c <LL_GPIO_SetPinPull>:
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b089      	sub	sp, #36	; 0x24
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	60f8      	str	r0, [r7, #12]
 800ef54:	60b9      	str	r1, [r7, #8]
 800ef56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	68da      	ldr	r2, [r3, #12]
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	fa93 f3a3 	rbit	r3, r3
 800ef66:	613b      	str	r3, [r7, #16]
  return result;
 800ef68:	693b      	ldr	r3, [r7, #16]
 800ef6a:	fab3 f383 	clz	r3, r3
 800ef6e:	b2db      	uxtb	r3, r3
 800ef70:	005b      	lsls	r3, r3, #1
 800ef72:	2103      	movs	r1, #3
 800ef74:	fa01 f303 	lsl.w	r3, r1, r3
 800ef78:	43db      	mvns	r3, r3
 800ef7a:	401a      	ands	r2, r3
 800ef7c:	68bb      	ldr	r3, [r7, #8]
 800ef7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef80:	69fb      	ldr	r3, [r7, #28]
 800ef82:	fa93 f3a3 	rbit	r3, r3
 800ef86:	61bb      	str	r3, [r7, #24]
  return result;
 800ef88:	69bb      	ldr	r3, [r7, #24]
 800ef8a:	fab3 f383 	clz	r3, r3
 800ef8e:	b2db      	uxtb	r3, r3
 800ef90:	005b      	lsls	r3, r3, #1
 800ef92:	6879      	ldr	r1, [r7, #4]
 800ef94:	fa01 f303 	lsl.w	r3, r1, r3
 800ef98:	431a      	orrs	r2, r3
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	60da      	str	r2, [r3, #12]
}
 800ef9e:	bf00      	nop
 800efa0:	3724      	adds	r7, #36	; 0x24
 800efa2:	46bd      	mov	sp, r7
 800efa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa8:	4770      	bx	lr

0800efaa <LL_GPIO_SetAFPin_0_7>:
{
 800efaa:	b480      	push	{r7}
 800efac:	b089      	sub	sp, #36	; 0x24
 800efae:	af00      	add	r7, sp, #0
 800efb0:	60f8      	str	r0, [r7, #12]
 800efb2:	60b9      	str	r1, [r7, #8]
 800efb4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	6a1a      	ldr	r2, [r3, #32]
 800efba:	68bb      	ldr	r3, [r7, #8]
 800efbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800efbe:	697b      	ldr	r3, [r7, #20]
 800efc0:	fa93 f3a3 	rbit	r3, r3
 800efc4:	613b      	str	r3, [r7, #16]
  return result;
 800efc6:	693b      	ldr	r3, [r7, #16]
 800efc8:	fab3 f383 	clz	r3, r3
 800efcc:	b2db      	uxtb	r3, r3
 800efce:	009b      	lsls	r3, r3, #2
 800efd0:	210f      	movs	r1, #15
 800efd2:	fa01 f303 	lsl.w	r3, r1, r3
 800efd6:	43db      	mvns	r3, r3
 800efd8:	401a      	ands	r2, r3
 800efda:	68bb      	ldr	r3, [r7, #8]
 800efdc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800efde:	69fb      	ldr	r3, [r7, #28]
 800efe0:	fa93 f3a3 	rbit	r3, r3
 800efe4:	61bb      	str	r3, [r7, #24]
  return result;
 800efe6:	69bb      	ldr	r3, [r7, #24]
 800efe8:	fab3 f383 	clz	r3, r3
 800efec:	b2db      	uxtb	r3, r3
 800efee:	009b      	lsls	r3, r3, #2
 800eff0:	6879      	ldr	r1, [r7, #4]
 800eff2:	fa01 f303 	lsl.w	r3, r1, r3
 800eff6:	431a      	orrs	r2, r3
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	621a      	str	r2, [r3, #32]
}
 800effc:	bf00      	nop
 800effe:	3724      	adds	r7, #36	; 0x24
 800f000:	46bd      	mov	sp, r7
 800f002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f006:	4770      	bx	lr

0800f008 <LL_GPIO_SetAFPin_8_15>:
{
 800f008:	b480      	push	{r7}
 800f00a:	b089      	sub	sp, #36	; 0x24
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	60f8      	str	r0, [r7, #12]
 800f010:	60b9      	str	r1, [r7, #8]
 800f012:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f018:	68bb      	ldr	r3, [r7, #8]
 800f01a:	0a1b      	lsrs	r3, r3, #8
 800f01c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	fa93 f3a3 	rbit	r3, r3
 800f024:	613b      	str	r3, [r7, #16]
  return result;
 800f026:	693b      	ldr	r3, [r7, #16]
 800f028:	fab3 f383 	clz	r3, r3
 800f02c:	b2db      	uxtb	r3, r3
 800f02e:	009b      	lsls	r3, r3, #2
 800f030:	210f      	movs	r1, #15
 800f032:	fa01 f303 	lsl.w	r3, r1, r3
 800f036:	43db      	mvns	r3, r3
 800f038:	401a      	ands	r2, r3
 800f03a:	68bb      	ldr	r3, [r7, #8]
 800f03c:	0a1b      	lsrs	r3, r3, #8
 800f03e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f040:	69fb      	ldr	r3, [r7, #28]
 800f042:	fa93 f3a3 	rbit	r3, r3
 800f046:	61bb      	str	r3, [r7, #24]
  return result;
 800f048:	69bb      	ldr	r3, [r7, #24]
 800f04a:	fab3 f383 	clz	r3, r3
 800f04e:	b2db      	uxtb	r3, r3
 800f050:	009b      	lsls	r3, r3, #2
 800f052:	6879      	ldr	r1, [r7, #4]
 800f054:	fa01 f303 	lsl.w	r3, r1, r3
 800f058:	431a      	orrs	r2, r3
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800f05e:	bf00      	nop
 800f060:	3724      	adds	r7, #36	; 0x24
 800f062:	46bd      	mov	sp, r7
 800f064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f068:	4770      	bx	lr

0800f06a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800f06a:	b580      	push	{r7, lr}
 800f06c:	b086      	sub	sp, #24
 800f06e:	af00      	add	r7, sp, #0
 800f070:	6078      	str	r0, [r7, #4]
 800f072:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	fa93 f3a3 	rbit	r3, r3
 800f080:	60bb      	str	r3, [r7, #8]
  return result;
 800f082:	68bb      	ldr	r3, [r7, #8]
 800f084:	fab3 f383 	clz	r3, r3
 800f088:	b2db      	uxtb	r3, r3
 800f08a:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800f08c:	e040      	b.n	800f110 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800f08e:	683b      	ldr	r3, [r7, #0]
 800f090:	681a      	ldr	r2, [r3, #0]
 800f092:	2101      	movs	r1, #1
 800f094:	697b      	ldr	r3, [r7, #20]
 800f096:	fa01 f303 	lsl.w	r3, r1, r3
 800f09a:	4013      	ands	r3, r2
 800f09c:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800f09e:	693b      	ldr	r3, [r7, #16]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d032      	beq.n	800f10a <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	685b      	ldr	r3, [r3, #4]
 800f0a8:	461a      	mov	r2, r3
 800f0aa:	6939      	ldr	r1, [r7, #16]
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f7ff fed7 	bl	800ee60 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	685b      	ldr	r3, [r3, #4]
 800f0b6:	2b01      	cmp	r3, #1
 800f0b8:	d003      	beq.n	800f0c2 <LL_GPIO_Init+0x58>
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	685b      	ldr	r3, [r3, #4]
 800f0be:	2b02      	cmp	r3, #2
 800f0c0:	d106      	bne.n	800f0d0 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	689b      	ldr	r3, [r3, #8]
 800f0c6:	461a      	mov	r2, r3
 800f0c8:	6939      	ldr	r1, [r7, #16]
 800f0ca:	6878      	ldr	r0, [r7, #4]
 800f0cc:	f7ff ff0f 	bl	800eeee <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	691b      	ldr	r3, [r3, #16]
 800f0d4:	461a      	mov	r2, r3
 800f0d6:	6939      	ldr	r1, [r7, #16]
 800f0d8:	6878      	ldr	r0, [r7, #4]
 800f0da:	f7ff ff37 	bl	800ef4c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	685b      	ldr	r3, [r3, #4]
 800f0e2:	2b02      	cmp	r3, #2
 800f0e4:	d111      	bne.n	800f10a <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	2bff      	cmp	r3, #255	; 0xff
 800f0ea:	d807      	bhi.n	800f0fc <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	695b      	ldr	r3, [r3, #20]
 800f0f0:	461a      	mov	r2, r3
 800f0f2:	6939      	ldr	r1, [r7, #16]
 800f0f4:	6878      	ldr	r0, [r7, #4]
 800f0f6:	f7ff ff58 	bl	800efaa <LL_GPIO_SetAFPin_0_7>
 800f0fa:	e006      	b.n	800f10a <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	695b      	ldr	r3, [r3, #20]
 800f100:	461a      	mov	r2, r3
 800f102:	6939      	ldr	r1, [r7, #16]
 800f104:	6878      	ldr	r0, [r7, #4]
 800f106:	f7ff ff7f 	bl	800f008 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800f10a:	697b      	ldr	r3, [r7, #20]
 800f10c:	3301      	adds	r3, #1
 800f10e:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	681a      	ldr	r2, [r3, #0]
 800f114:	697b      	ldr	r3, [r7, #20]
 800f116:	fa22 f303 	lsr.w	r3, r2, r3
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d1b7      	bne.n	800f08e <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	685b      	ldr	r3, [r3, #4]
 800f122:	2b01      	cmp	r3, #1
 800f124:	d003      	beq.n	800f12e <LL_GPIO_Init+0xc4>
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	685b      	ldr	r3, [r3, #4]
 800f12a:	2b02      	cmp	r3, #2
 800f12c:	d107      	bne.n	800f13e <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	6819      	ldr	r1, [r3, #0]
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	68db      	ldr	r3, [r3, #12]
 800f136:	461a      	mov	r2, r3
 800f138:	6878      	ldr	r0, [r7, #4]
 800f13a:	f7ff fec0 	bl	800eebe <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800f13e:	2300      	movs	r3, #0
}
 800f140:	4618      	mov	r0, r3
 800f142:	3718      	adds	r7, #24
 800f144:	46bd      	mov	sp, r7
 800f146:	bd80      	pop	{r7, pc}

0800f148 <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 800f148:	b590      	push	{r4, r7, lr}
 800f14a:	b085      	sub	sp, #20
 800f14c:	af00      	add	r7, sp, #0
 800f14e:	4604      	mov	r4, r0
 800f150:	4608      	mov	r0, r1
 800f152:	4611      	mov	r1, r2
 800f154:	461a      	mov	r2, r3
 800f156:	4623      	mov	r3, r4
 800f158:	80fb      	strh	r3, [r7, #6]
 800f15a:	4603      	mov	r3, r0
 800f15c:	80bb      	strh	r3, [r7, #4]
 800f15e:	460b      	mov	r3, r1
 800f160:	70fb      	strb	r3, [r7, #3]
 800f162:	4613      	mov	r3, r2
 800f164:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 800f166:	2300      	movs	r3, #0
 800f168:	60fb      	str	r3, [r7, #12]
 800f16a:	e026      	b.n	800f1ba <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 800f16c:	2300      	movs	r3, #0
 800f16e:	60bb      	str	r3, [r7, #8]
 800f170:	e01c      	b.n	800f1ac <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 800f172:	68bb      	ldr	r3, [r7, #8]
 800f174:	b29a      	uxth	r2, r3
 800f176:	88fb      	ldrh	r3, [r7, #6]
 800f178:	4413      	add	r3, r2
 800f17a:	b298      	uxth	r0, r3
 800f17c:	68bb      	ldr	r3, [r7, #8]
 800f17e:	009b      	lsls	r3, r3, #2
 800f180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f182:	4413      	add	r3, r2
 800f184:	681a      	ldr	r2, [r3, #0]
 800f186:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f18a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f18e:	b29a      	uxth	r2, r3
 800f190:	88bb      	ldrh	r3, [r7, #4]
 800f192:	4413      	add	r3, r2
 800f194:	b29a      	uxth	r2, r3
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	b29b      	uxth	r3, r3
 800f19a:	4413      	add	r3, r2
 800f19c:	b29b      	uxth	r3, r3
 800f19e:	883a      	ldrh	r2, [r7, #0]
 800f1a0:	4619      	mov	r1, r3
 800f1a2:	f000 fc1f 	bl	800f9e4 <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 800f1a6:	68bb      	ldr	r3, [r7, #8]
 800f1a8:	3301      	adds	r3, #1
 800f1aa:	60bb      	str	r3, [r7, #8]
 800f1ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f1ae:	68ba      	ldr	r2, [r7, #8]
 800f1b0:	429a      	cmp	r2, r3
 800f1b2:	dbde      	blt.n	800f172 <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	60fb      	str	r3, [r7, #12]
 800f1ba:	78fb      	ldrb	r3, [r7, #3]
 800f1bc:	68fa      	ldr	r2, [r7, #12]
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	dbd4      	blt.n	800f16c <ILI9341_Draw_Wave+0x24>

		}
	}

}
 800f1c2:	bf00      	nop
 800f1c4:	3714      	adds	r7, #20
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	bd90      	pop	{r4, r7, pc}

0800f1ca <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 800f1ca:	b590      	push	{r4, r7, lr}
 800f1cc:	b087      	sub	sp, #28
 800f1ce:	af02      	add	r7, sp, #8
 800f1d0:	4604      	mov	r4, r0
 800f1d2:	4608      	mov	r0, r1
 800f1d4:	4611      	mov	r1, r2
 800f1d6:	461a      	mov	r2, r3
 800f1d8:	4623      	mov	r3, r4
 800f1da:	80fb      	strh	r3, [r7, #6]
 800f1dc:	4603      	mov	r3, r0
 800f1de:	80bb      	strh	r3, [r7, #4]
 800f1e0:	460b      	mov	r3, r1
 800f1e2:	807b      	strh	r3, [r7, #2]
 800f1e4:	4613      	mov	r3, r2
 800f1e6:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800f1ec:	7bfa      	ldrb	r2, [r7, #15]
 800f1ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f1f2:	429a      	cmp	r2, r3
 800f1f4:	d939      	bls.n	800f26a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800f1f6:	88ba      	ldrh	r2, [r7, #4]
 800f1f8:	7bfb      	ldrb	r3, [r7, #15]
 800f1fa:	441a      	add	r2, r3
 800f1fc:	88b9      	ldrh	r1, [r7, #4]
 800f1fe:	883b      	ldrh	r3, [r7, #0]
 800f200:	4419      	add	r1, r3
 800f202:	7bfb      	ldrb	r3, [r7, #15]
 800f204:	1acb      	subs	r3, r1, r3
 800f206:	429a      	cmp	r2, r3
 800f208:	f000 8089 	beq.w	800f31e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 800f20c:	88fa      	ldrh	r2, [r7, #6]
 800f20e:	7bfb      	ldrb	r3, [r7, #15]
 800f210:	441a      	add	r2, r3
 800f212:	88f9      	ldrh	r1, [r7, #6]
 800f214:	887b      	ldrh	r3, [r7, #2]
 800f216:	4419      	add	r1, r3
 800f218:	7bfb      	ldrb	r3, [r7, #15]
 800f21a:	1acb      	subs	r3, r1, r3
 800f21c:	429a      	cmp	r2, r3
 800f21e:	d07e      	beq.n	800f31e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800f220:	7bfb      	ldrb	r3, [r7, #15]
 800f222:	b29a      	uxth	r2, r3
 800f224:	88fb      	ldrh	r3, [r7, #6]
 800f226:	4413      	add	r3, r2
 800f228:	b298      	uxth	r0, r3
 800f22a:	7bfb      	ldrb	r3, [r7, #15]
 800f22c:	b29a      	uxth	r2, r3
 800f22e:	88bb      	ldrh	r3, [r7, #4]
 800f230:	4413      	add	r3, r2
 800f232:	b299      	uxth	r1, r3
 800f234:	7bfb      	ldrb	r3, [r7, #15]
 800f236:	b29b      	uxth	r3, r3
 800f238:	005b      	lsls	r3, r3, #1
 800f23a:	b29b      	uxth	r3, r3
 800f23c:	887a      	ldrh	r2, [r7, #2]
 800f23e:	1ad3      	subs	r3, r2, r3
 800f240:	b29b      	uxth	r3, r3
 800f242:	3301      	adds	r3, #1
 800f244:	b29c      	uxth	r4, r3
 800f246:	7bfb      	ldrb	r3, [r7, #15]
 800f248:	b29b      	uxth	r3, r3
 800f24a:	005b      	lsls	r3, r3, #1
 800f24c:	b29b      	uxth	r3, r3
 800f24e:	883a      	ldrh	r2, [r7, #0]
 800f250:	1ad3      	subs	r3, r2, r3
 800f252:	b29b      	uxth	r3, r3
 800f254:	3301      	adds	r3, #1
 800f256:	b29a      	uxth	r2, r3
 800f258:	2304      	movs	r3, #4
 800f25a:	9301      	str	r3, [sp, #4]
 800f25c:	8c3b      	ldrh	r3, [r7, #32]
 800f25e:	9300      	str	r3, [sp, #0]
 800f260:	4613      	mov	r3, r2
 800f262:	4622      	mov	r2, r4
 800f264:	f000 fd18 	bl	800fc98 <ILI9341_Draw_Rectangle>
				goto finish;
 800f268:	e05a      	b.n	800f320 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f26a:	7bfb      	ldrb	r3, [r7, #15]
 800f26c:	b29a      	uxth	r2, r3
 800f26e:	88fb      	ldrh	r3, [r7, #6]
 800f270:	4413      	add	r3, r2
 800f272:	b298      	uxth	r0, r3
 800f274:	7bfb      	ldrb	r3, [r7, #15]
 800f276:	b29a      	uxth	r2, r3
 800f278:	88bb      	ldrh	r3, [r7, #4]
 800f27a:	4413      	add	r3, r2
 800f27c:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 800f27e:	7bfb      	ldrb	r3, [r7, #15]
 800f280:	b29b      	uxth	r3, r3
 800f282:	887a      	ldrh	r2, [r7, #2]
 800f284:	1ad3      	subs	r3, r2, r3
 800f286:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f288:	3301      	adds	r3, #1
 800f28a:	b29a      	uxth	r2, r3
 800f28c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f28e:	f000 fa6b 	bl	800f768 <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f292:	7bfb      	ldrb	r3, [r7, #15]
 800f294:	b29a      	uxth	r2, r3
 800f296:	88fb      	ldrh	r3, [r7, #6]
 800f298:	4413      	add	r3, r2
 800f29a:	b298      	uxth	r0, r3
										(y + h) - b,
 800f29c:	88ba      	ldrh	r2, [r7, #4]
 800f29e:	883b      	ldrh	r3, [r7, #0]
 800f2a0:	4413      	add	r3, r2
 800f2a2:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f2a4:	7bfb      	ldrb	r3, [r7, #15]
 800f2a6:	b29b      	uxth	r3, r3
 800f2a8:	1ad3      	subs	r3, r2, r3
 800f2aa:	b299      	uxth	r1, r3
										(w - b)+1,
 800f2ac:	7bfb      	ldrb	r3, [r7, #15]
 800f2ae:	b29b      	uxth	r3, r3
 800f2b0:	887a      	ldrh	r2, [r7, #2]
 800f2b2:	1ad3      	subs	r3, r2, r3
 800f2b4:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f2b6:	3301      	adds	r3, #1
 800f2b8:	b29a      	uxth	r2, r3
 800f2ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f2bc:	f000 fa54 	bl	800f768 <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 800f2c0:	7bfb      	ldrb	r3, [r7, #15]
 800f2c2:	b29a      	uxth	r2, r3
 800f2c4:	88fb      	ldrh	r3, [r7, #6]
 800f2c6:	4413      	add	r3, r2
 800f2c8:	b298      	uxth	r0, r3
 800f2ca:	7bfb      	ldrb	r3, [r7, #15]
 800f2cc:	b29a      	uxth	r2, r3
 800f2ce:	88bb      	ldrh	r3, [r7, #4]
 800f2d0:	4413      	add	r3, r2
 800f2d2:	b299      	uxth	r1, r3
 800f2d4:	7bfb      	ldrb	r3, [r7, #15]
 800f2d6:	b29b      	uxth	r3, r3
 800f2d8:	005b      	lsls	r3, r3, #1
 800f2da:	b29b      	uxth	r3, r3
 800f2dc:	883a      	ldrh	r2, [r7, #0]
 800f2de:	1ad3      	subs	r3, r2, r3
 800f2e0:	b29a      	uxth	r2, r3
 800f2e2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f2e4:	f000 faa4 	bl	800f830 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 800f2e8:	88fa      	ldrh	r2, [r7, #6]
 800f2ea:	887b      	ldrh	r3, [r7, #2]
 800f2ec:	4413      	add	r3, r2
 800f2ee:	b29a      	uxth	r2, r3
 800f2f0:	7bfb      	ldrb	r3, [r7, #15]
 800f2f2:	b29b      	uxth	r3, r3
 800f2f4:	1ad3      	subs	r3, r2, r3
 800f2f6:	b298      	uxth	r0, r3
 800f2f8:	7bfb      	ldrb	r3, [r7, #15]
 800f2fa:	b29a      	uxth	r2, r3
 800f2fc:	88bb      	ldrh	r3, [r7, #4]
 800f2fe:	4413      	add	r3, r2
 800f300:	b299      	uxth	r1, r3
 800f302:	7bfb      	ldrb	r3, [r7, #15]
 800f304:	b29b      	uxth	r3, r3
 800f306:	005b      	lsls	r3, r3, #1
 800f308:	b29b      	uxth	r3, r3
 800f30a:	883a      	ldrh	r2, [r7, #0]
 800f30c:	1ad3      	subs	r3, r2, r3
 800f30e:	b29a      	uxth	r2, r3
 800f310:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f312:	f000 fa8d 	bl	800f830 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800f316:	7bfb      	ldrb	r3, [r7, #15]
 800f318:	3301      	adds	r3, #1
 800f31a:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800f31c:	e766      	b.n	800f1ec <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800f31e:	bf00      	nop
	// done
	return;
 800f320:	bf00      	nop
}
 800f322:	3714      	adds	r7, #20
 800f324:	46bd      	mov	sp, r7
 800f326:	bd90      	pop	{r4, r7, pc}

0800f328 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800f328:	b590      	push	{r4, r7, lr}
 800f32a:	b089      	sub	sp, #36	; 0x24
 800f32c:	af02      	add	r7, sp, #8
 800f32e:	4604      	mov	r4, r0
 800f330:	4608      	mov	r0, r1
 800f332:	4611      	mov	r1, r2
 800f334:	461a      	mov	r2, r3
 800f336:	4623      	mov	r3, r4
 800f338:	71fb      	strb	r3, [r7, #7]
 800f33a:	4603      	mov	r3, r0
 800f33c:	80bb      	strh	r3, [r7, #4]
 800f33e:	460b      	mov	r3, r1
 800f340:	807b      	strh	r3, [r7, #2]
 800f342:	4613      	mov	r3, r2
 800f344:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800f346:	79fb      	ldrb	r3, [r7, #7]
 800f348:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800f34a:	7dfb      	ldrb	r3, [r7, #23]
 800f34c:	2b1f      	cmp	r3, #31
 800f34e:	d802      	bhi.n	800f356 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800f350:	2300      	movs	r3, #0
 800f352:	71fb      	strb	r3, [r7, #7]
 800f354:	e002      	b.n	800f35c <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800f356:	7dfb      	ldrb	r3, [r7, #23]
 800f358:	3b20      	subs	r3, #32
 800f35a:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800f35c:	2300      	movs	r3, #0
 800f35e:	753b      	strb	r3, [r7, #20]
 800f360:	e012      	b.n	800f388 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800f362:	7dfa      	ldrb	r2, [r7, #23]
 800f364:	7d38      	ldrb	r0, [r7, #20]
 800f366:	7d39      	ldrb	r1, [r7, #20]
 800f368:	4c48      	ldr	r4, [pc, #288]	; (800f48c <ILI9341_Draw_Char+0x164>)
 800f36a:	4613      	mov	r3, r2
 800f36c:	005b      	lsls	r3, r3, #1
 800f36e:	4413      	add	r3, r2
 800f370:	005b      	lsls	r3, r3, #1
 800f372:	4423      	add	r3, r4
 800f374:	4403      	add	r3, r0
 800f376:	781a      	ldrb	r2, [r3, #0]
 800f378:	f107 0318 	add.w	r3, r7, #24
 800f37c:	440b      	add	r3, r1
 800f37e:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800f382:	7d3b      	ldrb	r3, [r7, #20]
 800f384:	3301      	adds	r3, #1
 800f386:	753b      	strb	r3, [r7, #20]
 800f388:	7d3b      	ldrb	r3, [r7, #20]
 800f38a:	2b05      	cmp	r3, #5
 800f38c:	d9e9      	bls.n	800f362 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800f38e:	2300      	movs	r3, #0
 800f390:	757b      	strb	r3, [r7, #21]
 800f392:	e074      	b.n	800f47e <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800f394:	2300      	movs	r3, #0
 800f396:	75bb      	strb	r3, [r7, #22]
 800f398:	e06b      	b.n	800f472 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800f39a:	7d7b      	ldrb	r3, [r7, #21]
 800f39c:	f107 0218 	add.w	r2, r7, #24
 800f3a0:	4413      	add	r3, r2
 800f3a2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800f3a6:	461a      	mov	r2, r3
 800f3a8:	7dbb      	ldrb	r3, [r7, #22]
 800f3aa:	fa42 f303 	asr.w	r3, r2, r3
 800f3ae:	f003 0301 	and.w	r3, r3, #1
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d02d      	beq.n	800f412 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800f3b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f3b8:	2b01      	cmp	r3, #1
 800f3ba:	d10e      	bne.n	800f3da <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800f3bc:	7d7b      	ldrb	r3, [r7, #21]
 800f3be:	b29a      	uxth	r2, r3
 800f3c0:	88bb      	ldrh	r3, [r7, #4]
 800f3c2:	4413      	add	r3, r2
 800f3c4:	b298      	uxth	r0, r3
 800f3c6:	7dbb      	ldrb	r3, [r7, #22]
 800f3c8:	b29a      	uxth	r2, r3
 800f3ca:	887b      	ldrh	r3, [r7, #2]
 800f3cc:	4413      	add	r3, r2
 800f3ce:	b29b      	uxth	r3, r3
 800f3d0:	883a      	ldrh	r2, [r7, #0]
 800f3d2:	4619      	mov	r1, r3
 800f3d4:	f000 fb06 	bl	800f9e4 <ILI9341_Draw_Pixel>
 800f3d8:	e048      	b.n	800f46c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800f3da:	7d7b      	ldrb	r3, [r7, #21]
 800f3dc:	b29b      	uxth	r3, r3
 800f3de:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f3e0:	fb12 f303 	smulbb	r3, r2, r3
 800f3e4:	b29a      	uxth	r2, r3
 800f3e6:	88bb      	ldrh	r3, [r7, #4]
 800f3e8:	4413      	add	r3, r2
 800f3ea:	b298      	uxth	r0, r3
 800f3ec:	7dbb      	ldrb	r3, [r7, #22]
 800f3ee:	b29b      	uxth	r3, r3
 800f3f0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f3f2:	fb12 f303 	smulbb	r3, r2, r3
 800f3f6:	b29a      	uxth	r2, r3
 800f3f8:	887b      	ldrh	r3, [r7, #2]
 800f3fa:	4413      	add	r3, r2
 800f3fc:	b299      	uxth	r1, r3
 800f3fe:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800f400:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f402:	2301      	movs	r3, #1
 800f404:	9301      	str	r3, [sp, #4]
 800f406:	883b      	ldrh	r3, [r7, #0]
 800f408:	9300      	str	r3, [sp, #0]
 800f40a:	4623      	mov	r3, r4
 800f40c:	f000 fc44 	bl	800fc98 <ILI9341_Draw_Rectangle>
 800f410:	e02c      	b.n	800f46c <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800f412:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f414:	2b01      	cmp	r3, #1
 800f416:	d10e      	bne.n	800f436 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800f418:	7d7b      	ldrb	r3, [r7, #21]
 800f41a:	b29a      	uxth	r2, r3
 800f41c:	88bb      	ldrh	r3, [r7, #4]
 800f41e:	4413      	add	r3, r2
 800f420:	b298      	uxth	r0, r3
 800f422:	7dbb      	ldrb	r3, [r7, #22]
 800f424:	b29a      	uxth	r2, r3
 800f426:	887b      	ldrh	r3, [r7, #2]
 800f428:	4413      	add	r3, r2
 800f42a:	b29b      	uxth	r3, r3
 800f42c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800f42e:	4619      	mov	r1, r3
 800f430:	f000 fad8 	bl	800f9e4 <ILI9341_Draw_Pixel>
 800f434:	e01a      	b.n	800f46c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800f436:	7d7b      	ldrb	r3, [r7, #21]
 800f438:	b29b      	uxth	r3, r3
 800f43a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f43c:	fb12 f303 	smulbb	r3, r2, r3
 800f440:	b29a      	uxth	r2, r3
 800f442:	88bb      	ldrh	r3, [r7, #4]
 800f444:	4413      	add	r3, r2
 800f446:	b298      	uxth	r0, r3
 800f448:	7dbb      	ldrb	r3, [r7, #22]
 800f44a:	b29b      	uxth	r3, r3
 800f44c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f44e:	fb12 f303 	smulbb	r3, r2, r3
 800f452:	b29a      	uxth	r2, r3
 800f454:	887b      	ldrh	r3, [r7, #2]
 800f456:	4413      	add	r3, r2
 800f458:	b299      	uxth	r1, r3
 800f45a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800f45c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f45e:	2301      	movs	r3, #1
 800f460:	9301      	str	r3, [sp, #4]
 800f462:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800f464:	9300      	str	r3, [sp, #0]
 800f466:	4623      	mov	r3, r4
 800f468:	f000 fc16 	bl	800fc98 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800f46c:	7dbb      	ldrb	r3, [r7, #22]
 800f46e:	3301      	adds	r3, #1
 800f470:	75bb      	strb	r3, [r7, #22]
 800f472:	7dbb      	ldrb	r3, [r7, #22]
 800f474:	2b07      	cmp	r3, #7
 800f476:	d990      	bls.n	800f39a <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800f478:	7d7b      	ldrb	r3, [r7, #21]
 800f47a:	3301      	adds	r3, #1
 800f47c:	757b      	strb	r3, [r7, #21]
 800f47e:	7d7b      	ldrb	r3, [r7, #21]
 800f480:	2b05      	cmp	r3, #5
 800f482:	d987      	bls.n	800f394 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800f484:	bf00      	nop
 800f486:	371c      	adds	r7, #28
 800f488:	46bd      	mov	sp, r7
 800f48a:	bd90      	pop	{r4, r7, pc}
 800f48c:	0801520c 	.word	0x0801520c

0800f490 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800f490:	b590      	push	{r4, r7, lr}
 800f492:	b087      	sub	sp, #28
 800f494:	af02      	add	r7, sp, #8
 800f496:	60f8      	str	r0, [r7, #12]
 800f498:	4608      	mov	r0, r1
 800f49a:	4611      	mov	r1, r2
 800f49c:	461a      	mov	r2, r3
 800f49e:	4603      	mov	r3, r0
 800f4a0:	817b      	strh	r3, [r7, #10]
 800f4a2:	460b      	mov	r3, r1
 800f4a4:	813b      	strh	r3, [r7, #8]
 800f4a6:	4613      	mov	r3, r2
 800f4a8:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 800f4aa:	897b      	ldrh	r3, [r7, #10]
 800f4ac:	3b01      	subs	r3, #1
 800f4ae:	b298      	uxth	r0, r3
 800f4b0:	8c3b      	ldrh	r3, [r7, #32]
 800f4b2:	00db      	lsls	r3, r3, #3
 800f4b4:	b29a      	uxth	r2, r3
 800f4b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4b8:	8939      	ldrh	r1, [r7, #8]
 800f4ba:	f000 f9b9 	bl	800f830 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 800f4be:	897b      	ldrh	r3, [r7, #10]
 800f4c0:	3b02      	subs	r3, #2
 800f4c2:	b298      	uxth	r0, r3
 800f4c4:	8c3b      	ldrh	r3, [r7, #32]
 800f4c6:	00db      	lsls	r3, r3, #3
 800f4c8:	b29a      	uxth	r2, r3
 800f4ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4cc:	8939      	ldrh	r1, [r7, #8]
 800f4ce:	f000 f9af 	bl	800f830 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 800f4d2:	e016      	b.n	800f502 <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	1c5a      	adds	r2, r3, #1
 800f4d8:	60fa      	str	r2, [r7, #12]
 800f4da:	7818      	ldrb	r0, [r3, #0]
 800f4dc:	88fc      	ldrh	r4, [r7, #6]
 800f4de:	893a      	ldrh	r2, [r7, #8]
 800f4e0:	8979      	ldrh	r1, [r7, #10]
 800f4e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4e4:	9301      	str	r3, [sp, #4]
 800f4e6:	8c3b      	ldrh	r3, [r7, #32]
 800f4e8:	9300      	str	r3, [sp, #0]
 800f4ea:	4623      	mov	r3, r4
 800f4ec:	f7ff ff1c 	bl	800f328 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800f4f0:	8c3b      	ldrh	r3, [r7, #32]
 800f4f2:	461a      	mov	r2, r3
 800f4f4:	0052      	lsls	r2, r2, #1
 800f4f6:	4413      	add	r3, r2
 800f4f8:	005b      	lsls	r3, r3, #1
 800f4fa:	b29a      	uxth	r2, r3
 800f4fc:	897b      	ldrh	r3, [r7, #10]
 800f4fe:	4413      	add	r3, r2
 800f500:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d1e4      	bne.n	800f4d4 <ILI9341_Draw_Text+0x44>
    }


}
 800f50a:	bf00      	nop
 800f50c:	3714      	adds	r7, #20
 800f50e:	46bd      	mov	sp, r7
 800f510:	bd90      	pop	{r4, r7, pc}

0800f512 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800f512:	b580      	push	{r7, lr}
 800f514:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800f516:	f000 fca3 	bl	800fe60 <_LCD_Enable>
	ILI9341_SPI_Init();
 800f51a:	f000 f907 	bl	800f72c <ILI9341_SPI_Init>
	_LCD_Reset();
 800f51e:	f000 fcaf 	bl	800fe80 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800f522:	2001      	movs	r0, #1
 800f524:	f000 fd7a 	bl	801001c <_LCD_SendCommand>
	HAL_Delay(2000);
 800f528:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800f52c:	f7f9 f9cc 	bl	80088c8 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800f530:	20cb      	movs	r0, #203	; 0xcb
 800f532:	f000 fd73 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800f536:	2039      	movs	r0, #57	; 0x39
 800f538:	f000 fda2 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800f53c:	202c      	movs	r0, #44	; 0x2c
 800f53e:	f000 fd9f 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x00);
 800f542:	2000      	movs	r0, #0
 800f544:	f000 fd9c 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x34);
 800f548:	2034      	movs	r0, #52	; 0x34
 800f54a:	f000 fd99 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x02);
 800f54e:	2002      	movs	r0, #2
 800f550:	f000 fd96 	bl	8010080 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800f554:	20cf      	movs	r0, #207	; 0xcf
 800f556:	f000 fd61 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f55a:	2000      	movs	r0, #0
 800f55c:	f000 fd90 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800f560:	20c1      	movs	r0, #193	; 0xc1
 800f562:	f000 fd8d 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x30);
 800f566:	2030      	movs	r0, #48	; 0x30
 800f568:	f000 fd8a 	bl	8010080 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800f56c:	20e8      	movs	r0, #232	; 0xe8
 800f56e:	f000 fd55 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800f572:	2085      	movs	r0, #133	; 0x85
 800f574:	f000 fd84 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x00);
 800f578:	2000      	movs	r0, #0
 800f57a:	f000 fd81 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x78);
 800f57e:	2078      	movs	r0, #120	; 0x78
 800f580:	f000 fd7e 	bl	8010080 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800f584:	20ea      	movs	r0, #234	; 0xea
 800f586:	f000 fd49 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f58a:	2000      	movs	r0, #0
 800f58c:	f000 fd78 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x00);
 800f590:	2000      	movs	r0, #0
 800f592:	f000 fd75 	bl	8010080 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800f596:	20ed      	movs	r0, #237	; 0xed
 800f598:	f000 fd40 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800f59c:	2064      	movs	r0, #100	; 0x64
 800f59e:	f000 fd6f 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x03);
 800f5a2:	2003      	movs	r0, #3
 800f5a4:	f000 fd6c 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x12);
 800f5a8:	2012      	movs	r0, #18
 800f5aa:	f000 fd69 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x81);
 800f5ae:	2081      	movs	r0, #129	; 0x81
 800f5b0:	f000 fd66 	bl	8010080 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800f5b4:	20f7      	movs	r0, #247	; 0xf7
 800f5b6:	f000 fd31 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800f5ba:	2020      	movs	r0, #32
 800f5bc:	f000 fd60 	bl	8010080 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800f5c0:	20c0      	movs	r0, #192	; 0xc0
 800f5c2:	f000 fd2b 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800f5c6:	2023      	movs	r0, #35	; 0x23
 800f5c8:	f000 fd5a 	bl	8010080 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800f5cc:	20c1      	movs	r0, #193	; 0xc1
 800f5ce:	f000 fd25 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800f5d2:	2010      	movs	r0, #16
 800f5d4:	f000 fd54 	bl	8010080 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800f5d8:	20c5      	movs	r0, #197	; 0xc5
 800f5da:	f000 fd1f 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800f5de:	203e      	movs	r0, #62	; 0x3e
 800f5e0:	f000 fd4e 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x28);
 800f5e4:	2028      	movs	r0, #40	; 0x28
 800f5e6:	f000 fd4b 	bl	8010080 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800f5ea:	20c7      	movs	r0, #199	; 0xc7
 800f5ec:	f000 fd16 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800f5f0:	2086      	movs	r0, #134	; 0x86
 800f5f2:	f000 fd45 	bl	8010080 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800f5f6:	2036      	movs	r0, #54	; 0x36
 800f5f8:	f000 fd10 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800f5fc:	2048      	movs	r0, #72	; 0x48
 800f5fe:	f000 fd3f 	bl	8010080 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800f602:	203a      	movs	r0, #58	; 0x3a
 800f604:	f000 fd0a 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800f608:	2055      	movs	r0, #85	; 0x55
 800f60a:	f000 fd39 	bl	8010080 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800f60e:	20b1      	movs	r0, #177	; 0xb1
 800f610:	f000 fd04 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f614:	2000      	movs	r0, #0
 800f616:	f000 fd33 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x18);
 800f61a:	2018      	movs	r0, #24
 800f61c:	f000 fd30 	bl	8010080 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800f620:	20b6      	movs	r0, #182	; 0xb6
 800f622:	f000 fcfb 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800f626:	2008      	movs	r0, #8
 800f628:	f000 fd2a 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x82);
 800f62c:	2082      	movs	r0, #130	; 0x82
 800f62e:	f000 fd27 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x27);
 800f632:	2027      	movs	r0, #39	; 0x27
 800f634:	f000 fd24 	bl	8010080 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800f638:	20f2      	movs	r0, #242	; 0xf2
 800f63a:	f000 fcef 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f63e:	2000      	movs	r0, #0
 800f640:	f000 fd1e 	bl	8010080 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800f644:	2026      	movs	r0, #38	; 0x26
 800f646:	f000 fce9 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800f64a:	2001      	movs	r0, #1
 800f64c:	f000 fd18 	bl	8010080 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800f650:	20e0      	movs	r0, #224	; 0xe0
 800f652:	f000 fce3 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800f656:	200f      	movs	r0, #15
 800f658:	f000 fd12 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x31);
 800f65c:	2031      	movs	r0, #49	; 0x31
 800f65e:	f000 fd0f 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800f662:	202b      	movs	r0, #43	; 0x2b
 800f664:	f000 fd0c 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800f668:	200c      	movs	r0, #12
 800f66a:	f000 fd09 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800f66e:	200e      	movs	r0, #14
 800f670:	f000 fd06 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x08);
 800f674:	2008      	movs	r0, #8
 800f676:	f000 fd03 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800f67a:	204e      	movs	r0, #78	; 0x4e
 800f67c:	f000 fd00 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800f680:	20f1      	movs	r0, #241	; 0xf1
 800f682:	f000 fcfd 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x37);
 800f686:	2037      	movs	r0, #55	; 0x37
 800f688:	f000 fcfa 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x07);
 800f68c:	2007      	movs	r0, #7
 800f68e:	f000 fcf7 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x10);
 800f692:	2010      	movs	r0, #16
 800f694:	f000 fcf4 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x03);
 800f698:	2003      	movs	r0, #3
 800f69a:	f000 fcf1 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800f69e:	200e      	movs	r0, #14
 800f6a0:	f000 fcee 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x09);
 800f6a4:	2009      	movs	r0, #9
 800f6a6:	f000 fceb 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x00);
 800f6aa:	2000      	movs	r0, #0
 800f6ac:	f000 fce8 	bl	8010080 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800f6b0:	20e1      	movs	r0, #225	; 0xe1
 800f6b2:	f000 fcb3 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f6b6:	2000      	movs	r0, #0
 800f6b8:	f000 fce2 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800f6bc:	200e      	movs	r0, #14
 800f6be:	f000 fcdf 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x14);
 800f6c2:	2014      	movs	r0, #20
 800f6c4:	f000 fcdc 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x03);
 800f6c8:	2003      	movs	r0, #3
 800f6ca:	f000 fcd9 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x11);
 800f6ce:	2011      	movs	r0, #17
 800f6d0:	f000 fcd6 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x07);
 800f6d4:	2007      	movs	r0, #7
 800f6d6:	f000 fcd3 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x31);
 800f6da:	2031      	movs	r0, #49	; 0x31
 800f6dc:	f000 fcd0 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800f6e0:	20c1      	movs	r0, #193	; 0xc1
 800f6e2:	f000 fccd 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x48);
 800f6e6:	2048      	movs	r0, #72	; 0x48
 800f6e8:	f000 fcca 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x08);
 800f6ec:	2008      	movs	r0, #8
 800f6ee:	f000 fcc7 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800f6f2:	200f      	movs	r0, #15
 800f6f4:	f000 fcc4 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800f6f8:	200c      	movs	r0, #12
 800f6fa:	f000 fcc1 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x31);
 800f6fe:	2031      	movs	r0, #49	; 0x31
 800f700:	f000 fcbe 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x36);
 800f704:	2036      	movs	r0, #54	; 0x36
 800f706:	f000 fcbb 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800f70a:	200f      	movs	r0, #15
 800f70c:	f000 fcb8 	bl	8010080 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800f710:	2011      	movs	r0, #17
 800f712:	f000 fc83 	bl	801001c <_LCD_SendCommand>
	HAL_Delay(240);
 800f716:	20f0      	movs	r0, #240	; 0xf0
 800f718:	f7f9 f8d6 	bl	80088c8 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800f71c:	2029      	movs	r0, #41	; 0x29
 800f71e:	f000 fc7d 	bl	801001c <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800f722:	2000      	movs	r0, #0
 800f724:	f000 fb4e 	bl	800fdc4 <ILI9341_Set_Rotation>
}
 800f728:	bf00      	nop
 800f72a:	bd80      	pop	{r7, pc}

0800f72c <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800f72c:	b480      	push	{r7}
 800f72e:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f730:	4b0b      	ldr	r3, [pc, #44]	; (800f760 <ILI9341_SPI_Init+0x34>)
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f738:	2b40      	cmp	r3, #64	; 0x40
 800f73a:	d005      	beq.n	800f748 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800f73c:	4b08      	ldr	r3, [pc, #32]	; (800f760 <ILI9341_SPI_Init+0x34>)
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	4a07      	ldr	r2, [pc, #28]	; (800f760 <ILI9341_SPI_Init+0x34>)
 800f742:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f746:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f748:	4b06      	ldr	r3, [pc, #24]	; (800f764 <ILI9341_SPI_Init+0x38>)
 800f74a:	695b      	ldr	r3, [r3, #20]
 800f74c:	4a05      	ldr	r2, [pc, #20]	; (800f764 <ILI9341_SPI_Init+0x38>)
 800f74e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f752:	6153      	str	r3, [r2, #20]
}
 800f754:	bf00      	nop
 800f756:	46bd      	mov	sp, r7
 800f758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75c:	4770      	bx	lr
 800f75e:	bf00      	nop
 800f760:	40003c00 	.word	0x40003c00
 800f764:	48000400 	.word	0x48000400

0800f768 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800f768:	b590      	push	{r4, r7, lr}
 800f76a:	b087      	sub	sp, #28
 800f76c:	af02      	add	r7, sp, #8
 800f76e:	4604      	mov	r4, r0
 800f770:	4608      	mov	r0, r1
 800f772:	4611      	mov	r1, r2
 800f774:	461a      	mov	r2, r3
 800f776:	4623      	mov	r3, r4
 800f778:	80fb      	strh	r3, [r7, #6]
 800f77a:	4603      	mov	r3, r0
 800f77c:	80bb      	strh	r3, [r7, #4]
 800f77e:	460b      	mov	r3, r1
 800f780:	807b      	strh	r3, [r7, #2]
 800f782:	4613      	mov	r3, r2
 800f784:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800f786:	4b28      	ldr	r3, [pc, #160]	; (800f828 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800f788:	881b      	ldrh	r3, [r3, #0]
 800f78a:	b29b      	uxth	r3, r3
 800f78c:	88fa      	ldrh	r2, [r7, #6]
 800f78e:	429a      	cmp	r2, r3
 800f790:	d246      	bcs.n	800f820 <ILI9341_Draw_Horizontal_Line+0xb8>
 800f792:	4b26      	ldr	r3, [pc, #152]	; (800f82c <ILI9341_Draw_Horizontal_Line+0xc4>)
 800f794:	881b      	ldrh	r3, [r3, #0]
 800f796:	b29b      	uxth	r3, r3
 800f798:	88ba      	ldrh	r2, [r7, #4]
 800f79a:	429a      	cmp	r2, r3
 800f79c:	d240      	bcs.n	800f820 <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800f79e:	88fa      	ldrh	r2, [r7, #6]
 800f7a0:	887b      	ldrh	r3, [r7, #2]
 800f7a2:	4413      	add	r3, r2
 800f7a4:	3b01      	subs	r3, #1
 800f7a6:	4a20      	ldr	r2, [pc, #128]	; (800f828 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800f7a8:	8812      	ldrh	r2, [r2, #0]
 800f7aa:	b292      	uxth	r2, r2
 800f7ac:	4293      	cmp	r3, r2
 800f7ae:	db05      	blt.n	800f7bc <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800f7b0:	4b1d      	ldr	r3, [pc, #116]	; (800f828 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800f7b2:	881b      	ldrh	r3, [r3, #0]
 800f7b4:	b29a      	uxth	r2, r3
 800f7b6:	88fb      	ldrh	r3, [r7, #6]
 800f7b8:	1ad3      	subs	r3, r2, r3
 800f7ba:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800f7bc:	88fa      	ldrh	r2, [r7, #6]
 800f7be:	887b      	ldrh	r3, [r7, #2]
 800f7c0:	4413      	add	r3, r2
 800f7c2:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800f7c4:	3b01      	subs	r3, #1
 800f7c6:	b29a      	uxth	r2, r3
 800f7c8:	88bb      	ldrh	r3, [r7, #4]
 800f7ca:	88b9      	ldrh	r1, [r7, #4]
 800f7cc:	88f8      	ldrh	r0, [r7, #6]
 800f7ce:	f000 f893 	bl	800f8f8 <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 800f7d6:	887b      	ldrh	r3, [r7, #2]
 800f7d8:	f003 0301 	and.w	r3, r3, #1
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d009      	beq.n	800f7f4 <ILI9341_Draw_Horizontal_Line+0x8c>
 800f7e0:	887b      	ldrh	r3, [r7, #2]
 800f7e2:	2b01      	cmp	r3, #1
 800f7e4:	d906      	bls.n	800f7f4 <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 800f7ea:	887b      	ldrh	r3, [r7, #2]
 800f7ec:	085b      	lsrs	r3, r3, #1
 800f7ee:	b29b      	uxth	r3, r3
 800f7f0:	005b      	lsls	r3, r3, #1
 800f7f2:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800f7f4:	887c      	ldrh	r4, [r7, #2]
 800f7f6:	883a      	ldrh	r2, [r7, #0]
 800f7f8:	88b9      	ldrh	r1, [r7, #4]
 800f7fa:	88f8      	ldrh	r0, [r7, #6]
 800f7fc:	2303      	movs	r3, #3
 800f7fe:	9300      	str	r3, [sp, #0]
 800f800:	4623      	mov	r3, r4
 800f802:	f000 fb5b 	bl	800febc <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 800f806:	7bfb      	ldrb	r3, [r7, #15]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d00a      	beq.n	800f822 <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 800f80c:	88fa      	ldrh	r2, [r7, #6]
 800f80e:	887b      	ldrh	r3, [r7, #2]
 800f810:	4413      	add	r3, r2
 800f812:	b29b      	uxth	r3, r3
 800f814:	883a      	ldrh	r2, [r7, #0]
 800f816:	88b9      	ldrh	r1, [r7, #4]
 800f818:	4618      	mov	r0, r3
 800f81a:	f000 f8e3 	bl	800f9e4 <ILI9341_Draw_Pixel>
 800f81e:	e000      	b.n	800f822 <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800f820:	bf00      	nop
							(ypos),
							colour);
	}


}
 800f822:	3714      	adds	r7, #20
 800f824:	46bd      	mov	sp, r7
 800f826:	bd90      	pop	{r4, r7, pc}
 800f828:	20000c42 	.word	0x20000c42
 800f82c:	20000c40 	.word	0x20000c40

0800f830 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800f830:	b590      	push	{r4, r7, lr}
 800f832:	b087      	sub	sp, #28
 800f834:	af02      	add	r7, sp, #8
 800f836:	4604      	mov	r4, r0
 800f838:	4608      	mov	r0, r1
 800f83a:	4611      	mov	r1, r2
 800f83c:	461a      	mov	r2, r3
 800f83e:	4623      	mov	r3, r4
 800f840:	80fb      	strh	r3, [r7, #6]
 800f842:	4603      	mov	r3, r0
 800f844:	80bb      	strh	r3, [r7, #4]
 800f846:	460b      	mov	r3, r1
 800f848:	807b      	strh	r3, [r7, #2]
 800f84a:	4613      	mov	r3, r2
 800f84c:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800f84e:	4b28      	ldr	r3, [pc, #160]	; (800f8f0 <ILI9341_Draw_Vertical_Line+0xc0>)
 800f850:	881b      	ldrh	r3, [r3, #0]
 800f852:	b29b      	uxth	r3, r3
 800f854:	88fa      	ldrh	r2, [r7, #6]
 800f856:	429a      	cmp	r2, r3
 800f858:	d246      	bcs.n	800f8e8 <ILI9341_Draw_Vertical_Line+0xb8>
 800f85a:	4b26      	ldr	r3, [pc, #152]	; (800f8f4 <ILI9341_Draw_Vertical_Line+0xc4>)
 800f85c:	881b      	ldrh	r3, [r3, #0]
 800f85e:	b29b      	uxth	r3, r3
 800f860:	88ba      	ldrh	r2, [r7, #4]
 800f862:	429a      	cmp	r2, r3
 800f864:	d240      	bcs.n	800f8e8 <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800f866:	88ba      	ldrh	r2, [r7, #4]
 800f868:	887b      	ldrh	r3, [r7, #2]
 800f86a:	4413      	add	r3, r2
 800f86c:	3b01      	subs	r3, #1
 800f86e:	4a21      	ldr	r2, [pc, #132]	; (800f8f4 <ILI9341_Draw_Vertical_Line+0xc4>)
 800f870:	8812      	ldrh	r2, [r2, #0]
 800f872:	b292      	uxth	r2, r2
 800f874:	4293      	cmp	r3, r2
 800f876:	db05      	blt.n	800f884 <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 800f878:	4b1e      	ldr	r3, [pc, #120]	; (800f8f4 <ILI9341_Draw_Vertical_Line+0xc4>)
 800f87a:	881b      	ldrh	r3, [r3, #0]
 800f87c:	b29a      	uxth	r2, r3
 800f87e:	88bb      	ldrh	r3, [r7, #4]
 800f880:	1ad3      	subs	r3, r2, r3
 800f882:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800f884:	88ba      	ldrh	r2, [r7, #4]
 800f886:	887b      	ldrh	r3, [r7, #2]
 800f888:	4413      	add	r3, r2
 800f88a:	b29b      	uxth	r3, r3
 800f88c:	3b01      	subs	r3, #1
 800f88e:	b29b      	uxth	r3, r3
 800f890:	88fa      	ldrh	r2, [r7, #6]
 800f892:	88b9      	ldrh	r1, [r7, #4]
 800f894:	88f8      	ldrh	r0, [r7, #6]
 800f896:	f000 f82f 	bl	800f8f8 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 800f89a:	2300      	movs	r3, #0
 800f89c:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 800f89e:	887b      	ldrh	r3, [r7, #2]
 800f8a0:	f003 0301 	and.w	r3, r3, #1
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d009      	beq.n	800f8bc <ILI9341_Draw_Vertical_Line+0x8c>
 800f8a8:	887b      	ldrh	r3, [r7, #2]
 800f8aa:	2b01      	cmp	r3, #1
 800f8ac:	d906      	bls.n	800f8bc <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 800f8b2:	887b      	ldrh	r3, [r7, #2]
 800f8b4:	085b      	lsrs	r3, r3, #1
 800f8b6:	b29b      	uxth	r3, r3
 800f8b8:	005b      	lsls	r3, r3, #1
 800f8ba:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 800f8bc:	7bfb      	ldrb	r3, [r7, #15]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d008      	beq.n	800f8d4 <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 800f8c2:	88ba      	ldrh	r2, [r7, #4]
 800f8c4:	887b      	ldrh	r3, [r7, #2]
 800f8c6:	4413      	add	r3, r2
 800f8c8:	b299      	uxth	r1, r3
 800f8ca:	883a      	ldrh	r2, [r7, #0]
 800f8cc:	88fb      	ldrh	r3, [r7, #6]
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f000 f888 	bl	800f9e4 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800f8d4:	887c      	ldrh	r4, [r7, #2]
 800f8d6:	883a      	ldrh	r2, [r7, #0]
 800f8d8:	88b9      	ldrh	r1, [r7, #4]
 800f8da:	88f8      	ldrh	r0, [r7, #6]
 800f8dc:	2303      	movs	r3, #3
 800f8de:	9300      	str	r3, [sp, #0]
 800f8e0:	4623      	mov	r3, r4
 800f8e2:	f000 faeb 	bl	800febc <_LCD_Write_Frame>
 800f8e6:	e000      	b.n	800f8ea <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800f8e8:	bf00      	nop
}
 800f8ea:	3714      	adds	r7, #20
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd90      	pop	{r4, r7, pc}
 800f8f0:	20000c42 	.word	0x20000c42
 800f8f4:	20000c40 	.word	0x20000c40

0800f8f8 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800f8f8:	b590      	push	{r4, r7, lr}
 800f8fa:	b083      	sub	sp, #12
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	4604      	mov	r4, r0
 800f900:	4608      	mov	r0, r1
 800f902:	4611      	mov	r1, r2
 800f904:	461a      	mov	r2, r3
 800f906:	4623      	mov	r3, r4
 800f908:	80fb      	strh	r3, [r7, #6]
 800f90a:	4603      	mov	r3, r0
 800f90c:	80bb      	strh	r3, [r7, #4]
 800f90e:	460b      	mov	r3, r1
 800f910:	807b      	strh	r3, [r7, #2]
 800f912:	4613      	mov	r3, r2
 800f914:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800f916:	202a      	movs	r0, #42	; 0x2a
 800f918:	f000 fb80 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800f91c:	88fb      	ldrh	r3, [r7, #6]
 800f91e:	0a1b      	lsrs	r3, r3, #8
 800f920:	b29b      	uxth	r3, r3
 800f922:	b2db      	uxtb	r3, r3
 800f924:	4618      	mov	r0, r3
 800f926:	f000 fbab 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(sc);
 800f92a:	88fb      	ldrh	r3, [r7, #6]
 800f92c:	b2db      	uxtb	r3, r3
 800f92e:	4618      	mov	r0, r3
 800f930:	f000 fba6 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800f934:	887b      	ldrh	r3, [r7, #2]
 800f936:	0a1b      	lsrs	r3, r3, #8
 800f938:	b29b      	uxth	r3, r3
 800f93a:	b2db      	uxtb	r3, r3
 800f93c:	4618      	mov	r0, r3
 800f93e:	f000 fb9f 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(ec);
 800f942:	887b      	ldrh	r3, [r7, #2]
 800f944:	b2db      	uxtb	r3, r3
 800f946:	4618      	mov	r0, r3
 800f948:	f000 fb9a 	bl	8010080 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800f94c:	202b      	movs	r0, #43	; 0x2b
 800f94e:	f000 fb65 	bl	801001c <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800f952:	88bb      	ldrh	r3, [r7, #4]
 800f954:	0a1b      	lsrs	r3, r3, #8
 800f956:	b29b      	uxth	r3, r3
 800f958:	b2db      	uxtb	r3, r3
 800f95a:	4618      	mov	r0, r3
 800f95c:	f000 fb90 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(sp);
 800f960:	88bb      	ldrh	r3, [r7, #4]
 800f962:	b2db      	uxtb	r3, r3
 800f964:	4618      	mov	r0, r3
 800f966:	f000 fb8b 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800f96a:	883b      	ldrh	r3, [r7, #0]
 800f96c:	0a1b      	lsrs	r3, r3, #8
 800f96e:	b29b      	uxth	r3, r3
 800f970:	b2db      	uxtb	r3, r3
 800f972:	4618      	mov	r0, r3
 800f974:	f000 fb84 	bl	8010080 <_LCD_SendData>
	_LCD_SendData(ep);
 800f978:	883b      	ldrh	r3, [r7, #0]
 800f97a:	b2db      	uxtb	r3, r3
 800f97c:	4618      	mov	r0, r3
 800f97e:	f000 fb7f 	bl	8010080 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800f982:	202c      	movs	r0, #44	; 0x2c
 800f984:	f000 fb4a 	bl	801001c <_LCD_SendCommand>
}
 800f988:	bf00      	nop
 800f98a:	370c      	adds	r7, #12
 800f98c:	46bd      	mov	sp, r7
 800f98e:	bd90      	pop	{r4, r7, pc}

0800f990 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b084      	sub	sp, #16
 800f994:	af02      	add	r7, sp, #8
 800f996:	4603      	mov	r3, r0
 800f998:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800f99a:	4b10      	ldr	r3, [pc, #64]	; (800f9dc <ILI9341_Fill_Screen+0x4c>)
 800f99c:	881b      	ldrh	r3, [r3, #0]
 800f99e:	b29a      	uxth	r2, r3
 800f9a0:	4b0f      	ldr	r3, [pc, #60]	; (800f9e0 <ILI9341_Fill_Screen+0x50>)
 800f9a2:	881b      	ldrh	r3, [r3, #0]
 800f9a4:	b29b      	uxth	r3, r3
 800f9a6:	2100      	movs	r1, #0
 800f9a8:	2000      	movs	r0, #0
 800f9aa:	f7ff ffa5 	bl	800f8f8 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800f9ae:	4b0b      	ldr	r3, [pc, #44]	; (800f9dc <ILI9341_Fill_Screen+0x4c>)
 800f9b0:	881b      	ldrh	r3, [r3, #0]
 800f9b2:	b29b      	uxth	r3, r3
 800f9b4:	461a      	mov	r2, r3
 800f9b6:	4b0a      	ldr	r3, [pc, #40]	; (800f9e0 <ILI9341_Fill_Screen+0x50>)
 800f9b8:	881b      	ldrh	r3, [r3, #0]
 800f9ba:	b29b      	uxth	r3, r3
 800f9bc:	fb03 f302 	mul.w	r3, r3, r2
 800f9c0:	4619      	mov	r1, r3
 800f9c2:	88fa      	ldrh	r2, [r7, #6]
 800f9c4:	2304      	movs	r3, #4
 800f9c6:	9300      	str	r3, [sp, #0]
 800f9c8:	460b      	mov	r3, r1
 800f9ca:	2100      	movs	r1, #0
 800f9cc:	2000      	movs	r0, #0
 800f9ce:	f000 fa75 	bl	800febc <_LCD_Write_Frame>
}
 800f9d2:	bf00      	nop
 800f9d4:	3708      	adds	r7, #8
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}
 800f9da:	bf00      	nop
 800f9dc:	20000c42 	.word	0x20000c42
 800f9e0:	20000c40 	.word	0x20000c40

0800f9e4 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b08e      	sub	sp, #56	; 0x38
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	80fb      	strh	r3, [r7, #6]
 800f9ee:	460b      	mov	r3, r1
 800f9f0:	80bb      	strh	r3, [r7, #4]
 800f9f2:	4613      	mov	r3, r2
 800f9f4:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800f9f6:	4b98      	ldr	r3, [pc, #608]	; (800fc58 <ILI9341_Draw_Pixel+0x274>)
 800f9f8:	881b      	ldrh	r3, [r3, #0]
 800f9fa:	b29b      	uxth	r3, r3
 800f9fc:	88fa      	ldrh	r2, [r7, #6]
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	f080 8143 	bcs.w	800fc8a <ILI9341_Draw_Pixel+0x2a6>
 800fa04:	4b95      	ldr	r3, [pc, #596]	; (800fc5c <ILI9341_Draw_Pixel+0x278>)
 800fa06:	881b      	ldrh	r3, [r3, #0]
 800fa08:	b29b      	uxth	r3, r3
 800fa0a:	88ba      	ldrh	r2, [r7, #4]
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	f080 813c 	bcs.w	800fc8a <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800fa12:	4b93      	ldr	r3, [pc, #588]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa14:	695b      	ldr	r3, [r3, #20]
 800fa16:	4a92      	ldr	r2, [pc, #584]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fa1c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa1e:	4b90      	ldr	r3, [pc, #576]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa20:	695b      	ldr	r3, [r3, #20]
 800fa22:	4a8f      	ldr	r2, [pc, #572]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa28:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 800fa2a:	220a      	movs	r2, #10
 800fa2c:	2100      	movs	r1, #0
 800fa2e:	202a      	movs	r0, #42	; 0x2a
 800fa30:	f000 fb58 	bl	80100e4 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa34:	2300      	movs	r3, #0
 800fa36:	637b      	str	r3, [r7, #52]	; 0x34
 800fa38:	e008      	b.n	800fa4c <ILI9341_Draw_Pixel+0x68>
 800fa3a:	4b89      	ldr	r3, [pc, #548]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa3c:	695b      	ldr	r3, [r3, #20]
 800fa3e:	4a88      	ldr	r2, [pc, #544]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa44:	6153      	str	r3, [r2, #20]
 800fa46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa48:	3301      	adds	r3, #1
 800fa4a:	637b      	str	r3, [r7, #52]	; 0x34
 800fa4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa4e:	2b02      	cmp	r3, #2
 800fa50:	ddf3      	ble.n	800fa3a <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800fa52:	4b83      	ldr	r3, [pc, #524]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa54:	695b      	ldr	r3, [r3, #20]
 800fa56:	4a82      	ldr	r2, [pc, #520]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa5c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fa5e:	4b80      	ldr	r3, [pc, #512]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa60:	695b      	ldr	r3, [r3, #20]
 800fa62:	4a7f      	ldr	r2, [pc, #508]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa68:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa6a:	4b7d      	ldr	r3, [pc, #500]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa6c:	695b      	ldr	r3, [r3, #20]
 800fa6e:	4a7c      	ldr	r2, [pc, #496]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fa70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa74:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 800fa76:	88fb      	ldrh	r3, [r7, #6]
 800fa78:	0a1b      	lsrs	r3, r3, #8
 800fa7a:	b29b      	uxth	r3, r3
 800fa7c:	b2db      	uxtb	r3, r3
 800fa7e:	753b      	strb	r3, [r7, #20]
 800fa80:	88fb      	ldrh	r3, [r7, #6]
 800fa82:	b2db      	uxtb	r3, r3
 800fa84:	757b      	strb	r3, [r7, #21]
 800fa86:	88fb      	ldrh	r3, [r7, #6]
 800fa88:	3301      	adds	r3, #1
 800fa8a:	121b      	asrs	r3, r3, #8
 800fa8c:	b2db      	uxtb	r3, r3
 800fa8e:	75bb      	strb	r3, [r7, #22]
 800fa90:	88fb      	ldrh	r3, [r7, #6]
 800fa92:	b2db      	uxtb	r3, r3
 800fa94:	3301      	adds	r3, #1
 800fa96:	b2db      	uxtb	r3, r3
 800fa98:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800fa9a:	f107 0014 	add.w	r0, r7, #20
 800fa9e:	230a      	movs	r3, #10
 800faa0:	2200      	movs	r2, #0
 800faa2:	2104      	movs	r1, #4
 800faa4:	f000 fb50 	bl	8010148 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800faa8:	2300      	movs	r3, #0
 800faaa:	633b      	str	r3, [r7, #48]	; 0x30
 800faac:	e008      	b.n	800fac0 <ILI9341_Draw_Pixel+0xdc>
 800faae:	4b6c      	ldr	r3, [pc, #432]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fab0:	695b      	ldr	r3, [r3, #20]
 800fab2:	4a6b      	ldr	r2, [pc, #428]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fab4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fab8:	6153      	str	r3, [r2, #20]
 800faba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fabc:	3301      	adds	r3, #1
 800fabe:	633b      	str	r3, [r7, #48]	; 0x30
 800fac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fac2:	2b02      	cmp	r3, #2
 800fac4:	ddf3      	ble.n	800faae <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fac6:	4b66      	ldr	r3, [pc, #408]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fac8:	695b      	ldr	r3, [r3, #20]
 800faca:	4a65      	ldr	r2, [pc, #404]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800facc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fad0:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800fad2:	4b63      	ldr	r3, [pc, #396]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fad4:	695b      	ldr	r3, [r3, #20]
 800fad6:	4a62      	ldr	r2, [pc, #392]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fad8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fadc:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fade:	4b60      	ldr	r3, [pc, #384]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fae0:	695b      	ldr	r3, [r3, #20]
 800fae2:	4a5f      	ldr	r2, [pc, #380]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fae4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fae8:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 800faea:	220a      	movs	r2, #10
 800faec:	2100      	movs	r1, #0
 800faee:	202b      	movs	r0, #43	; 0x2b
 800faf0:	f000 faf8 	bl	80100e4 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800faf4:	2300      	movs	r3, #0
 800faf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800faf8:	e008      	b.n	800fb0c <ILI9341_Draw_Pixel+0x128>
 800fafa:	4b59      	ldr	r3, [pc, #356]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fafc:	695b      	ldr	r3, [r3, #20]
 800fafe:	4a58      	ldr	r2, [pc, #352]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fb04:	6153      	str	r3, [r2, #20]
 800fb06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb08:	3301      	adds	r3, #1
 800fb0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fb0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb0e:	2b02      	cmp	r3, #2
 800fb10:	ddf3      	ble.n	800fafa <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800fb12:	4b53      	ldr	r3, [pc, #332]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb14:	695b      	ldr	r3, [r3, #20]
 800fb16:	4a52      	ldr	r2, [pc, #328]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb1c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fb1e:	4b50      	ldr	r3, [pc, #320]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb20:	695b      	ldr	r3, [r3, #20]
 800fb22:	4a4f      	ldr	r2, [pc, #316]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb28:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fb2a:	4b4d      	ldr	r3, [pc, #308]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb2c:	695b      	ldr	r3, [r3, #20]
 800fb2e:	4a4c      	ldr	r2, [pc, #304]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fb34:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 800fb36:	88bb      	ldrh	r3, [r7, #4]
 800fb38:	0a1b      	lsrs	r3, r3, #8
 800fb3a:	b29b      	uxth	r3, r3
 800fb3c:	b2db      	uxtb	r3, r3
 800fb3e:	743b      	strb	r3, [r7, #16]
 800fb40:	88bb      	ldrh	r3, [r7, #4]
 800fb42:	b2db      	uxtb	r3, r3
 800fb44:	747b      	strb	r3, [r7, #17]
 800fb46:	88bb      	ldrh	r3, [r7, #4]
 800fb48:	3301      	adds	r3, #1
 800fb4a:	121b      	asrs	r3, r3, #8
 800fb4c:	b2db      	uxtb	r3, r3
 800fb4e:	74bb      	strb	r3, [r7, #18]
 800fb50:	88bb      	ldrh	r3, [r7, #4]
 800fb52:	b2db      	uxtb	r3, r3
 800fb54:	3301      	adds	r3, #1
 800fb56:	b2db      	uxtb	r3, r3
 800fb58:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800fb5a:	f107 0010 	add.w	r0, r7, #16
 800fb5e:	230a      	movs	r3, #10
 800fb60:	2200      	movs	r2, #0
 800fb62:	2104      	movs	r1, #4
 800fb64:	f000 faf0 	bl	8010148 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fb68:	2300      	movs	r3, #0
 800fb6a:	62bb      	str	r3, [r7, #40]	; 0x28
 800fb6c:	e008      	b.n	800fb80 <ILI9341_Draw_Pixel+0x19c>
 800fb6e:	4b3c      	ldr	r3, [pc, #240]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb70:	695b      	ldr	r3, [r3, #20]
 800fb72:	4a3b      	ldr	r2, [pc, #236]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fb78:	6153      	str	r3, [r2, #20]
 800fb7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb7c:	3301      	adds	r3, #1
 800fb7e:	62bb      	str	r3, [r7, #40]	; 0x28
 800fb80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb82:	2b02      	cmp	r3, #2
 800fb84:	ddf3      	ble.n	800fb6e <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fb86:	4b36      	ldr	r3, [pc, #216]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb88:	695b      	ldr	r3, [r3, #20]
 800fb8a:	4a35      	ldr	r2, [pc, #212]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb90:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800fb92:	4b33      	ldr	r3, [pc, #204]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb94:	695b      	ldr	r3, [r3, #20]
 800fb96:	4a32      	ldr	r2, [pc, #200]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fb98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fb9c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fb9e:	4b30      	ldr	r3, [pc, #192]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fba0:	695b      	ldr	r3, [r3, #20]
 800fba2:	4a2f      	ldr	r2, [pc, #188]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fba4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fba8:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 800fbaa:	220a      	movs	r2, #10
 800fbac:	2100      	movs	r1, #0
 800fbae:	202c      	movs	r0, #44	; 0x2c
 800fbb0:	f000 fa98 	bl	80100e4 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fbb4:	2300      	movs	r3, #0
 800fbb6:	627b      	str	r3, [r7, #36]	; 0x24
 800fbb8:	e008      	b.n	800fbcc <ILI9341_Draw_Pixel+0x1e8>
 800fbba:	4b29      	ldr	r3, [pc, #164]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbbc:	695b      	ldr	r3, [r3, #20]
 800fbbe:	4a28      	ldr	r2, [pc, #160]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fbc4:	6153      	str	r3, [r2, #20]
 800fbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbc8:	3301      	adds	r3, #1
 800fbca:	627b      	str	r3, [r7, #36]	; 0x24
 800fbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbce:	2b02      	cmp	r3, #2
 800fbd0:	ddf3      	ble.n	800fbba <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800fbd2:	4b23      	ldr	r3, [pc, #140]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbd4:	695b      	ldr	r3, [r3, #20]
 800fbd6:	4a22      	ldr	r2, [pc, #136]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fbdc:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fbde:	4b20      	ldr	r3, [pc, #128]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbe0:	695b      	ldr	r3, [r3, #20]
 800fbe2:	4a1f      	ldr	r2, [pc, #124]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fbe8:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fbea:	4b1d      	ldr	r3, [pc, #116]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbec:	695b      	ldr	r3, [r3, #20]
 800fbee:	4a1c      	ldr	r2, [pc, #112]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fbf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fbf4:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800fbf6:	887b      	ldrh	r3, [r7, #2]
 800fbf8:	0a1b      	lsrs	r3, r3, #8
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	b2db      	uxtb	r3, r3
 800fbfe:	733b      	strb	r3, [r7, #12]
 800fc00:	887b      	ldrh	r3, [r7, #2]
 800fc02:	b2db      	uxtb	r3, r3
 800fc04:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 800fc06:	f107 000c 	add.w	r0, r7, #12
 800fc0a:	2301      	movs	r3, #1
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	2102      	movs	r1, #2
 800fc10:	f000 fa9a 	bl	8010148 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fc14:	2300      	movs	r3, #0
 800fc16:	623b      	str	r3, [r7, #32]
 800fc18:	e008      	b.n	800fc2c <ILI9341_Draw_Pixel+0x248>
 800fc1a:	4b11      	ldr	r3, [pc, #68]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fc1c:	695b      	ldr	r3, [r3, #20]
 800fc1e:	4a10      	ldr	r2, [pc, #64]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fc20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fc24:	6153      	str	r3, [r2, #20]
 800fc26:	6a3b      	ldr	r3, [r7, #32]
 800fc28:	3301      	adds	r3, #1
 800fc2a:	623b      	str	r3, [r7, #32]
 800fc2c:	6a3b      	ldr	r3, [r7, #32]
 800fc2e:	2b02      	cmp	r3, #2
 800fc30:	ddf3      	ble.n	800fc1a <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fc32:	2300      	movs	r3, #0
 800fc34:	61fb      	str	r3, [r7, #28]
 800fc36:	e008      	b.n	800fc4a <ILI9341_Draw_Pixel+0x266>
 800fc38:	4b09      	ldr	r3, [pc, #36]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fc3a:	695b      	ldr	r3, [r3, #20]
 800fc3c:	4a08      	ldr	r2, [pc, #32]	; (800fc60 <ILI9341_Draw_Pixel+0x27c>)
 800fc3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fc42:	6153      	str	r3, [r2, #20]
 800fc44:	69fb      	ldr	r3, [r7, #28]
 800fc46:	3301      	adds	r3, #1
 800fc48:	61fb      	str	r3, [r7, #28]
 800fc4a:	69fb      	ldr	r3, [r7, #28]
 800fc4c:	2b02      	cmp	r3, #2
 800fc4e:	ddf3      	ble.n	800fc38 <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fc50:	2300      	movs	r3, #0
 800fc52:	61bb      	str	r3, [r7, #24]
 800fc54:	e00f      	b.n	800fc76 <ILI9341_Draw_Pixel+0x292>
 800fc56:	bf00      	nop
 800fc58:	20000c42 	.word	0x20000c42
 800fc5c:	20000c40 	.word	0x20000c40
 800fc60:	48000400 	.word	0x48000400
 800fc64:	4b0b      	ldr	r3, [pc, #44]	; (800fc94 <ILI9341_Draw_Pixel+0x2b0>)
 800fc66:	695b      	ldr	r3, [r3, #20]
 800fc68:	4a0a      	ldr	r2, [pc, #40]	; (800fc94 <ILI9341_Draw_Pixel+0x2b0>)
 800fc6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fc6e:	6153      	str	r3, [r2, #20]
 800fc70:	69bb      	ldr	r3, [r7, #24]
 800fc72:	3301      	adds	r3, #1
 800fc74:	61bb      	str	r3, [r7, #24]
 800fc76:	69bb      	ldr	r3, [r7, #24]
 800fc78:	2b02      	cmp	r3, #2
 800fc7a:	ddf3      	ble.n	800fc64 <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fc7c:	4b05      	ldr	r3, [pc, #20]	; (800fc94 <ILI9341_Draw_Pixel+0x2b0>)
 800fc7e:	695b      	ldr	r3, [r3, #20]
 800fc80:	4a04      	ldr	r2, [pc, #16]	; (800fc94 <ILI9341_Draw_Pixel+0x2b0>)
 800fc82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fc86:	6153      	str	r3, [r2, #20]
 800fc88:	e000      	b.n	800fc8c <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800fc8a:	bf00      	nop


}
 800fc8c:	3738      	adds	r7, #56	; 0x38
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	bd80      	pop	{r7, pc}
 800fc92:	bf00      	nop
 800fc94:	48000400 	.word	0x48000400

0800fc98 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800fc98:	b590      	push	{r4, r7, lr}
 800fc9a:	b087      	sub	sp, #28
 800fc9c:	af02      	add	r7, sp, #8
 800fc9e:	4604      	mov	r4, r0
 800fca0:	4608      	mov	r0, r1
 800fca2:	4611      	mov	r1, r2
 800fca4:	461a      	mov	r2, r3
 800fca6:	4623      	mov	r3, r4
 800fca8:	80fb      	strh	r3, [r7, #6]
 800fcaa:	4603      	mov	r3, r0
 800fcac:	80bb      	strh	r3, [r7, #4]
 800fcae:	460b      	mov	r3, r1
 800fcb0:	807b      	strh	r3, [r7, #2]
 800fcb2:	4613      	mov	r3, r2
 800fcb4:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800fcb6:	4b41      	ldr	r3, [pc, #260]	; (800fdbc <ILI9341_Draw_Rectangle+0x124>)
 800fcb8:	881b      	ldrh	r3, [r3, #0]
 800fcba:	b29b      	uxth	r3, r3
 800fcbc:	88fa      	ldrh	r2, [r7, #6]
 800fcbe:	429a      	cmp	r2, r3
 800fcc0:	d278      	bcs.n	800fdb4 <ILI9341_Draw_Rectangle+0x11c>
 800fcc2:	4b3f      	ldr	r3, [pc, #252]	; (800fdc0 <ILI9341_Draw_Rectangle+0x128>)
 800fcc4:	881b      	ldrh	r3, [r3, #0]
 800fcc6:	b29b      	uxth	r3, r3
 800fcc8:	88ba      	ldrh	r2, [r7, #4]
 800fcca:	429a      	cmp	r2, r3
 800fccc:	d272      	bcs.n	800fdb4 <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 800fcce:	88fa      	ldrh	r2, [r7, #6]
 800fcd0:	887b      	ldrh	r3, [r7, #2]
 800fcd2:	4413      	add	r3, r2
 800fcd4:	3b01      	subs	r3, #1
 800fcd6:	4a39      	ldr	r2, [pc, #228]	; (800fdbc <ILI9341_Draw_Rectangle+0x124>)
 800fcd8:	8812      	ldrh	r2, [r2, #0]
 800fcda:	b292      	uxth	r2, r2
 800fcdc:	4293      	cmp	r3, r2
 800fcde:	db05      	blt.n	800fcec <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800fce0:	4b36      	ldr	r3, [pc, #216]	; (800fdbc <ILI9341_Draw_Rectangle+0x124>)
 800fce2:	881b      	ldrh	r3, [r3, #0]
 800fce4:	b29a      	uxth	r2, r3
 800fce6:	88fb      	ldrh	r3, [r7, #6]
 800fce8:	1ad3      	subs	r3, r2, r3
 800fcea:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800fcec:	88ba      	ldrh	r2, [r7, #4]
 800fcee:	883b      	ldrh	r3, [r7, #0]
 800fcf0:	4413      	add	r3, r2
 800fcf2:	3b01      	subs	r3, #1
 800fcf4:	4a32      	ldr	r2, [pc, #200]	; (800fdc0 <ILI9341_Draw_Rectangle+0x128>)
 800fcf6:	8812      	ldrh	r2, [r2, #0]
 800fcf8:	b292      	uxth	r2, r2
 800fcfa:	4293      	cmp	r3, r2
 800fcfc:	db05      	blt.n	800fd0a <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800fcfe:	4b30      	ldr	r3, [pc, #192]	; (800fdc0 <ILI9341_Draw_Rectangle+0x128>)
 800fd00:	881b      	ldrh	r3, [r3, #0]
 800fd02:	b29a      	uxth	r2, r3
 800fd04:	88bb      	ldrh	r3, [r7, #4]
 800fd06:	1ad3      	subs	r3, r2, r3
 800fd08:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800fd0a:	88fa      	ldrh	r2, [r7, #6]
 800fd0c:	887b      	ldrh	r3, [r7, #2]
 800fd0e:	4413      	add	r3, r2
 800fd10:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800fd12:	3b01      	subs	r3, #1
 800fd14:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800fd16:	88ba      	ldrh	r2, [r7, #4]
 800fd18:	883b      	ldrh	r3, [r7, #0]
 800fd1a:	4413      	add	r3, r2
 800fd1c:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800fd1e:	3b01      	subs	r3, #1
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	88b9      	ldrh	r1, [r7, #4]
 800fd24:	88f8      	ldrh	r0, [r7, #6]
 800fd26:	4622      	mov	r2, r4
 800fd28:	f7ff fde6 	bl	800f8f8 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800fd2c:	883a      	ldrh	r2, [r7, #0]
 800fd2e:	887b      	ldrh	r3, [r7, #2]
 800fd30:	fb12 f303 	smulbb	r3, r2, r3
 800fd34:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800fd36:	2300      	movs	r3, #0
 800fd38:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800fd3a:	89fb      	ldrh	r3, [r7, #14]
 800fd3c:	f003 0301 	and.w	r3, r3, #1
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d009      	beq.n	800fd58 <ILI9341_Draw_Rectangle+0xc0>
 800fd44:	89fb      	ldrh	r3, [r7, #14]
 800fd46:	2b01      	cmp	r3, #1
 800fd48:	d906      	bls.n	800fd58 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800fd4a:	2301      	movs	r3, #1
 800fd4c:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800fd4e:	89fb      	ldrh	r3, [r7, #14]
 800fd50:	085b      	lsrs	r3, r3, #1
 800fd52:	b29b      	uxth	r3, r3
 800fd54:	005b      	lsls	r3, r3, #1
 800fd56:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800fd58:	89fc      	ldrh	r4, [r7, #14]
 800fd5a:	8c3a      	ldrh	r2, [r7, #32]
 800fd5c:	88b9      	ldrh	r1, [r7, #4]
 800fd5e:	88f8      	ldrh	r0, [r7, #6]
 800fd60:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800fd64:	9300      	str	r3, [sp, #0]
 800fd66:	4623      	mov	r3, r4
 800fd68:	f000 f8a8 	bl	800febc <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800fd6c:	7b7b      	ldrb	r3, [r7, #13]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d021      	beq.n	800fdb6 <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800fd72:	88fa      	ldrh	r2, [r7, #6]
 800fd74:	887b      	ldrh	r3, [r7, #2]
 800fd76:	4413      	add	r3, r2
 800fd78:	b29b      	uxth	r3, r3
 800fd7a:	3b02      	subs	r3, #2
 800fd7c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800fd7e:	88ba      	ldrh	r2, [r7, #4]
 800fd80:	883b      	ldrh	r3, [r7, #0]
 800fd82:	4413      	add	r3, r2
 800fd84:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800fd86:	3b01      	subs	r3, #1
 800fd88:	b29b      	uxth	r3, r3
 800fd8a:	8c3a      	ldrh	r2, [r7, #32]
 800fd8c:	4619      	mov	r1, r3
 800fd8e:	f7ff fe29 	bl	800f9e4 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800fd92:	88fa      	ldrh	r2, [r7, #6]
 800fd94:	887b      	ldrh	r3, [r7, #2]
 800fd96:	4413      	add	r3, r2
 800fd98:	b29b      	uxth	r3, r3
 800fd9a:	3b01      	subs	r3, #1
 800fd9c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800fd9e:	88ba      	ldrh	r2, [r7, #4]
 800fda0:	883b      	ldrh	r3, [r7, #0]
 800fda2:	4413      	add	r3, r2
 800fda4:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800fda6:	3b01      	subs	r3, #1
 800fda8:	b29b      	uxth	r3, r3
 800fdaa:	8c3a      	ldrh	r2, [r7, #32]
 800fdac:	4619      	mov	r1, r3
 800fdae:	f7ff fe19 	bl	800f9e4 <ILI9341_Draw_Pixel>
 800fdb2:	e000      	b.n	800fdb6 <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800fdb4:	bf00      	nop
							colour);
	}
}
 800fdb6:	3714      	adds	r7, #20
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	bd90      	pop	{r4, r7, pc}
 800fdbc:	20000c42 	.word	0x20000c42
 800fdc0:	20000c40 	.word	0x20000c40

0800fdc4 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800fdc4:	b580      	push	{r7, lr}
 800fdc6:	b084      	sub	sp, #16
 800fdc8:	af00      	add	r7, sp, #0
 800fdca:	4603      	mov	r3, r0
 800fdcc:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800fdce:	79fb      	ldrb	r3, [r7, #7]
 800fdd0:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800fdd2:	2036      	movs	r0, #54	; 0x36
 800fdd4:	f000 f922 	bl	801001c <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800fdd8:	7bfb      	ldrb	r3, [r7, #15]
 800fdda:	2b03      	cmp	r3, #3
 800fddc:	d836      	bhi.n	800fe4c <ILI9341_Set_Rotation+0x88>
 800fdde:	a201      	add	r2, pc, #4	; (adr r2, 800fde4 <ILI9341_Set_Rotation+0x20>)
 800fde0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fde4:	0800fdf5 	.word	0x0800fdf5
 800fde8:	0800fe0b 	.word	0x0800fe0b
 800fdec:	0800fe21 	.word	0x0800fe21
 800fdf0:	0800fe37 	.word	0x0800fe37
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800fdf4:	2048      	movs	r0, #72	; 0x48
 800fdf6:	f000 f943 	bl	8010080 <_LCD_SendData>
			LCD_WIDTH = 240;
 800fdfa:	4b17      	ldr	r3, [pc, #92]	; (800fe58 <ILI9341_Set_Rotation+0x94>)
 800fdfc:	22f0      	movs	r2, #240	; 0xf0
 800fdfe:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800fe00:	4b16      	ldr	r3, [pc, #88]	; (800fe5c <ILI9341_Set_Rotation+0x98>)
 800fe02:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fe06:	801a      	strh	r2, [r3, #0]
			break;
 800fe08:	e021      	b.n	800fe4e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800fe0a:	2028      	movs	r0, #40	; 0x28
 800fe0c:	f000 f938 	bl	8010080 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800fe10:	4b11      	ldr	r3, [pc, #68]	; (800fe58 <ILI9341_Set_Rotation+0x94>)
 800fe12:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fe16:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800fe18:	4b10      	ldr	r3, [pc, #64]	; (800fe5c <ILI9341_Set_Rotation+0x98>)
 800fe1a:	22f0      	movs	r2, #240	; 0xf0
 800fe1c:	801a      	strh	r2, [r3, #0]
			break;
 800fe1e:	e016      	b.n	800fe4e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800fe20:	2088      	movs	r0, #136	; 0x88
 800fe22:	f000 f92d 	bl	8010080 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800fe26:	4b0c      	ldr	r3, [pc, #48]	; (800fe58 <ILI9341_Set_Rotation+0x94>)
 800fe28:	22f0      	movs	r2, #240	; 0xf0
 800fe2a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800fe2c:	4b0b      	ldr	r3, [pc, #44]	; (800fe5c <ILI9341_Set_Rotation+0x98>)
 800fe2e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fe32:	801a      	strh	r2, [r3, #0]
			break;
 800fe34:	e00b      	b.n	800fe4e <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800fe36:	20e8      	movs	r0, #232	; 0xe8
 800fe38:	f000 f922 	bl	8010080 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800fe3c:	4b06      	ldr	r3, [pc, #24]	; (800fe58 <ILI9341_Set_Rotation+0x94>)
 800fe3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fe42:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800fe44:	4b05      	ldr	r3, [pc, #20]	; (800fe5c <ILI9341_Set_Rotation+0x98>)
 800fe46:	22f0      	movs	r2, #240	; 0xf0
 800fe48:	801a      	strh	r2, [r3, #0]
			break;
 800fe4a:	e000      	b.n	800fe4e <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800fe4c:	bf00      	nop
	}
}
 800fe4e:	bf00      	nop
 800fe50:	3710      	adds	r7, #16
 800fe52:	46bd      	mov	sp, r7
 800fe54:	bd80      	pop	{r7, pc}
 800fe56:	bf00      	nop
 800fe58:	20000c42 	.word	0x20000c42
 800fe5c:	20000c40 	.word	0x20000c40

0800fe60 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800fe60:	b480      	push	{r7}
 800fe62:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800fe64:	4b05      	ldr	r3, [pc, #20]	; (800fe7c <_LCD_Enable+0x1c>)
 800fe66:	695b      	ldr	r3, [r3, #20]
 800fe68:	4a04      	ldr	r2, [pc, #16]	; (800fe7c <_LCD_Enable+0x1c>)
 800fe6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fe6e:	6153      	str	r3, [r2, #20]
}
 800fe70:	bf00      	nop
 800fe72:	46bd      	mov	sp, r7
 800fe74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe78:	4770      	bx	lr
 800fe7a:	bf00      	nop
 800fe7c:	48000400 	.word	0x48000400

0800fe80 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800fe80:	b580      	push	{r7, lr}
 800fe82:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800fe84:	4b0c      	ldr	r3, [pc, #48]	; (800feb8 <_LCD_Reset+0x38>)
 800fe86:	695b      	ldr	r3, [r3, #20]
 800fe88:	4a0b      	ldr	r2, [pc, #44]	; (800feb8 <_LCD_Reset+0x38>)
 800fe8a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fe8e:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800fe90:	20c8      	movs	r0, #200	; 0xc8
 800fe92:	f7f8 fd19 	bl	80088c8 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fe96:	4b08      	ldr	r3, [pc, #32]	; (800feb8 <_LCD_Reset+0x38>)
 800fe98:	695b      	ldr	r3, [r3, #20]
 800fe9a:	4a07      	ldr	r2, [pc, #28]	; (800feb8 <_LCD_Reset+0x38>)
 800fe9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fea0:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800fea2:	20c8      	movs	r0, #200	; 0xc8
 800fea4:	f7f8 fd10 	bl	80088c8 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800fea8:	4b03      	ldr	r3, [pc, #12]	; (800feb8 <_LCD_Reset+0x38>)
 800feaa:	695b      	ldr	r3, [r3, #20]
 800feac:	4a02      	ldr	r2, [pc, #8]	; (800feb8 <_LCD_Reset+0x38>)
 800feae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800feb2:	6153      	str	r3, [r2, #20]
}
 800feb4:	bf00      	nop
 800feb6:	bd80      	pop	{r7, pc}
 800feb8:	48000400 	.word	0x48000400

0800febc <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800febc:	b5b0      	push	{r4, r5, r7, lr}
 800febe:	b08e      	sub	sp, #56	; 0x38
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	607b      	str	r3, [r7, #4]
 800fec4:	4603      	mov	r3, r0
 800fec6:	81fb      	strh	r3, [r7, #14]
 800fec8:	460b      	mov	r3, r1
 800feca:	81bb      	strh	r3, [r7, #12]
 800fecc:	4613      	mov	r3, r2
 800fece:	817b      	strh	r3, [r7, #10]
 800fed0:	466b      	mov	r3, sp
 800fed2:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800fed4:	2300      	movs	r3, #0
 800fed6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	005b      	lsls	r3, r3, #1
 800fedc:	4a4d      	ldr	r2, [pc, #308]	; (8010014 <_LCD_Write_Frame+0x158>)
 800fede:	8812      	ldrh	r2, [r2, #0]
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d202      	bcs.n	800feea <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fee8:	e002      	b.n	800fef0 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800feea:	4b4a      	ldr	r3, [pc, #296]	; (8010014 <_LCD_Write_Frame+0x158>)
 800feec:	881b      	ldrh	r3, [r3, #0]
 800feee:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800fef0:	897b      	ldrh	r3, [r7, #10]
 800fef2:	0a1b      	lsrs	r3, r3, #8
 800fef4:	b29b      	uxth	r3, r3
 800fef6:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800fef8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fefa:	4603      	mov	r3, r0
 800fefc:	3b01      	subs	r3, #1
 800fefe:	61bb      	str	r3, [r7, #24]
 800ff00:	4601      	mov	r1, r0
 800ff02:	f04f 0200 	mov.w	r2, #0
 800ff06:	f04f 0300 	mov.w	r3, #0
 800ff0a:	f04f 0400 	mov.w	r4, #0
 800ff0e:	00d4      	lsls	r4, r2, #3
 800ff10:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ff14:	00cb      	lsls	r3, r1, #3
 800ff16:	4601      	mov	r1, r0
 800ff18:	f04f 0200 	mov.w	r2, #0
 800ff1c:	f04f 0300 	mov.w	r3, #0
 800ff20:	f04f 0400 	mov.w	r4, #0
 800ff24:	00d4      	lsls	r4, r2, #3
 800ff26:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ff2a:	00cb      	lsls	r3, r1, #3
 800ff2c:	1dc3      	adds	r3, r0, #7
 800ff2e:	08db      	lsrs	r3, r3, #3
 800ff30:	00db      	lsls	r3, r3, #3
 800ff32:	ebad 0d03 	sub.w	sp, sp, r3
 800ff36:	466b      	mov	r3, sp
 800ff38:	3300      	adds	r3, #0
 800ff3a:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	633b      	str	r3, [r7, #48]	; 0x30
 800ff40:	e00d      	b.n	800ff5e <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800ff42:	697a      	ldr	r2, [r7, #20]
 800ff44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff46:	4413      	add	r3, r2
 800ff48:	7ffa      	ldrb	r2, [r7, #31]
 800ff4a:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800ff4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff4e:	3301      	adds	r3, #1
 800ff50:	897a      	ldrh	r2, [r7, #10]
 800ff52:	b2d1      	uxtb	r1, r2
 800ff54:	697a      	ldr	r2, [r7, #20]
 800ff56:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800ff58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff5a:	3302      	adds	r3, #2
 800ff5c:	633b      	str	r3, [r7, #48]	; 0x30
 800ff5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff62:	429a      	cmp	r2, r3
 800ff64:	d3ed      	bcc.n	800ff42 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	005b      	lsls	r3, r3, #1
 800ff6a:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800ff6c:	2301      	movs	r3, #1
 800ff6e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800ff70:	2300      	movs	r3, #0
 800ff72:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d00d      	beq.n	800ff96 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800ff7a:	693a      	ldr	r2, [r7, #16]
 800ff7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff82:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800ff84:	693b      	ldr	r3, [r7, #16]
 800ff86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ff88:	fbb3 f2f2 	udiv	r2, r3, r2
 800ff8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ff8e:	fb01 f202 	mul.w	r2, r1, r2
 800ff92:	1a9b      	subs	r3, r3, r2
 800ff94:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800ff96:	4b20      	ldr	r3, [pc, #128]	; (8010018 <_LCD_Write_Frame+0x15c>)
 800ff98:	695b      	ldr	r3, [r3, #20]
 800ff9a:	4a1f      	ldr	r2, [pc, #124]	; (8010018 <_LCD_Write_Frame+0x15c>)
 800ff9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ffa0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ffa2:	4b1d      	ldr	r3, [pc, #116]	; (8010018 <_LCD_Write_Frame+0x15c>)
 800ffa4:	695b      	ldr	r3, [r3, #20]
 800ffa6:	4a1c      	ldr	r2, [pc, #112]	; (8010018 <_LCD_Write_Frame+0x15c>)
 800ffa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ffac:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 800ffae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d00f      	beq.n	800ffd4 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	627b      	str	r3, [r7, #36]	; 0x24
 800ffb8:	e008      	b.n	800ffcc <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800ffba:	6978      	ldr	r0, [r7, #20]
 800ffbc:	230a      	movs	r3, #10
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ffc2:	f000 f8c1 	bl	8010148 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800ffc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffc8:	3301      	adds	r3, #1
 800ffca:	627b      	str	r3, [r7, #36]	; 0x24
 800ffcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ffce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffd0:	429a      	cmp	r2, r3
 800ffd2:	d3f2      	bcc.n	800ffba <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800ffd4:	6978      	ldr	r0, [r7, #20]
 800ffd6:	230a      	movs	r3, #10
 800ffd8:	2200      	movs	r2, #0
 800ffda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ffdc:	f000 f8b4 	bl	8010148 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ffe0:	2300      	movs	r3, #0
 800ffe2:	623b      	str	r3, [r7, #32]
 800ffe4:	e008      	b.n	800fff8 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ffe6:	4b0c      	ldr	r3, [pc, #48]	; (8010018 <_LCD_Write_Frame+0x15c>)
 800ffe8:	695b      	ldr	r3, [r3, #20]
 800ffea:	4a0b      	ldr	r2, [pc, #44]	; (8010018 <_LCD_Write_Frame+0x15c>)
 800ffec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fff0:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800fff2:	6a3b      	ldr	r3, [r7, #32]
 800fff4:	3301      	adds	r3, #1
 800fff6:	623b      	str	r3, [r7, #32]
 800fff8:	6a3b      	ldr	r3, [r7, #32]
 800fffa:	2b02      	cmp	r3, #2
 800fffc:	ddf3      	ble.n	800ffe6 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fffe:	4b06      	ldr	r3, [pc, #24]	; (8010018 <_LCD_Write_Frame+0x15c>)
 8010000:	695b      	ldr	r3, [r3, #20]
 8010002:	4a05      	ldr	r2, [pc, #20]	; (8010018 <_LCD_Write_Frame+0x15c>)
 8010004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010008:	6153      	str	r3, [r2, #20]
 801000a:	46ad      	mov	sp, r5

}
 801000c:	bf00      	nop
 801000e:	3738      	adds	r7, #56	; 0x38
 8010010:	46bd      	mov	sp, r7
 8010012:	bdb0      	pop	{r4, r5, r7, pc}
 8010014:	20000c44 	.word	0x20000c44
 8010018:	48000400 	.word	0x48000400

0801001c <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b084      	sub	sp, #16
 8010020:	af00      	add	r7, sp, #0
 8010022:	4603      	mov	r3, r0
 8010024:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010026:	4b15      	ldr	r3, [pc, #84]	; (801007c <_LCD_SendCommand+0x60>)
 8010028:	695b      	ldr	r3, [r3, #20]
 801002a:	4a14      	ldr	r2, [pc, #80]	; (801007c <_LCD_SendCommand+0x60>)
 801002c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010030:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8010032:	4b12      	ldr	r3, [pc, #72]	; (801007c <_LCD_SendCommand+0x60>)
 8010034:	695b      	ldr	r3, [r3, #20]
 8010036:	4a11      	ldr	r2, [pc, #68]	; (801007c <_LCD_SendCommand+0x60>)
 8010038:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801003c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 801003e:	79fb      	ldrb	r3, [r7, #7]
 8010040:	2200      	movs	r2, #0
 8010042:	2100      	movs	r1, #0
 8010044:	4618      	mov	r0, r3
 8010046:	f000 f84d 	bl	80100e4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 801004a:	2300      	movs	r3, #0
 801004c:	60fb      	str	r3, [r7, #12]
 801004e:	e008      	b.n	8010062 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010050:	4b0a      	ldr	r3, [pc, #40]	; (801007c <_LCD_SendCommand+0x60>)
 8010052:	695b      	ldr	r3, [r3, #20]
 8010054:	4a09      	ldr	r2, [pc, #36]	; (801007c <_LCD_SendCommand+0x60>)
 8010056:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801005a:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	3301      	adds	r3, #1
 8010060:	60fb      	str	r3, [r7, #12]
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	2b02      	cmp	r3, #2
 8010066:	ddf3      	ble.n	8010050 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8010068:	4b04      	ldr	r3, [pc, #16]	; (801007c <_LCD_SendCommand+0x60>)
 801006a:	695b      	ldr	r3, [r3, #20]
 801006c:	4a03      	ldr	r2, [pc, #12]	; (801007c <_LCD_SendCommand+0x60>)
 801006e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010072:	6153      	str	r3, [r2, #20]
}
 8010074:	bf00      	nop
 8010076:	3710      	adds	r7, #16
 8010078:	46bd      	mov	sp, r7
 801007a:	bd80      	pop	{r7, pc}
 801007c:	48000400 	.word	0x48000400

08010080 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b084      	sub	sp, #16
 8010084:	af00      	add	r7, sp, #0
 8010086:	4603      	mov	r3, r0
 8010088:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 801008a:	4b15      	ldr	r3, [pc, #84]	; (80100e0 <_LCD_SendData+0x60>)
 801008c:	695b      	ldr	r3, [r3, #20]
 801008e:	4a14      	ldr	r2, [pc, #80]	; (80100e0 <_LCD_SendData+0x60>)
 8010090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010094:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010096:	4b12      	ldr	r3, [pc, #72]	; (80100e0 <_LCD_SendData+0x60>)
 8010098:	695b      	ldr	r3, [r3, #20]
 801009a:	4a11      	ldr	r2, [pc, #68]	; (80100e0 <_LCD_SendData+0x60>)
 801009c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80100a0:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 80100a2:	79fb      	ldrb	r3, [r7, #7]
 80100a4:	2200      	movs	r2, #0
 80100a6:	2100      	movs	r1, #0
 80100a8:	4618      	mov	r0, r3
 80100aa:	f000 f81b 	bl	80100e4 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80100ae:	2300      	movs	r3, #0
 80100b0:	60fb      	str	r3, [r7, #12]
 80100b2:	e008      	b.n	80100c6 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80100b4:	4b0a      	ldr	r3, [pc, #40]	; (80100e0 <_LCD_SendData+0x60>)
 80100b6:	695b      	ldr	r3, [r3, #20]
 80100b8:	4a09      	ldr	r2, [pc, #36]	; (80100e0 <_LCD_SendData+0x60>)
 80100ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80100be:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	3301      	adds	r3, #1
 80100c4:	60fb      	str	r3, [r7, #12]
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	2b02      	cmp	r3, #2
 80100ca:	ddf3      	ble.n	80100b4 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80100cc:	4b04      	ldr	r3, [pc, #16]	; (80100e0 <_LCD_SendData+0x60>)
 80100ce:	695b      	ldr	r3, [r3, #20]
 80100d0:	4a03      	ldr	r2, [pc, #12]	; (80100e0 <_LCD_SendData+0x60>)
 80100d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80100d6:	6153      	str	r3, [r2, #20]
}
 80100d8:	bf00      	nop
 80100da:	3710      	adds	r7, #16
 80100dc:	46bd      	mov	sp, r7
 80100de:	bd80      	pop	{r7, pc}
 80100e0:	48000400 	.word	0x48000400

080100e4 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 80100e4:	b480      	push	{r7}
 80100e6:	b085      	sub	sp, #20
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	4603      	mov	r3, r0
 80100ec:	71fb      	strb	r3, [r7, #7]
 80100ee:	460b      	mov	r3, r1
 80100f0:	71bb      	strb	r3, [r7, #6]
 80100f2:	4613      	mov	r3, r2
 80100f4:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 80100f6:	2300      	movs	r3, #0
 80100f8:	60fb      	str	r3, [r7, #12]
 80100fa:	e003      	b.n	8010104 <_SPI_SendByte+0x20>
   		asm("nop");
 80100fc:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	3301      	adds	r3, #1
 8010102:	60fb      	str	r3, [r7, #12]
 8010104:	79bb      	ldrb	r3, [r7, #6]
 8010106:	68fa      	ldr	r2, [r7, #12]
 8010108:	429a      	cmp	r2, r3
 801010a:	dbf7      	blt.n	80100fc <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 801010c:	4b0c      	ldr	r3, [pc, #48]	; (8010140 <_SPI_SendByte+0x5c>)
 801010e:	689b      	ldr	r3, [r3, #8]
 8010110:	f003 0302 	and.w	r3, r3, #2
 8010114:	2b02      	cmp	r3, #2
 8010116:	d102      	bne.n	801011e <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 8010118:	4a0a      	ldr	r2, [pc, #40]	; (8010144 <_SPI_SendByte+0x60>)
 801011a:	79fb      	ldrb	r3, [r7, #7]
 801011c:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 801011e:	2300      	movs	r3, #0
 8010120:	60bb      	str	r3, [r7, #8]
 8010122:	e003      	b.n	801012c <_SPI_SendByte+0x48>
   		asm("nop");
 8010124:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 8010126:	68bb      	ldr	r3, [r7, #8]
 8010128:	3301      	adds	r3, #1
 801012a:	60bb      	str	r3, [r7, #8]
 801012c:	797b      	ldrb	r3, [r7, #5]
 801012e:	68ba      	ldr	r2, [r7, #8]
 8010130:	429a      	cmp	r2, r3
 8010132:	dbf7      	blt.n	8010124 <_SPI_SendByte+0x40>

#endif

}
 8010134:	bf00      	nop
 8010136:	3714      	adds	r7, #20
 8010138:	46bd      	mov	sp, r7
 801013a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013e:	4770      	bx	lr
 8010140:	40003c00 	.word	0x40003c00
 8010144:	40003c0c 	.word	0x40003c0c

08010148 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 8010148:	b480      	push	{r7}
 801014a:	b089      	sub	sp, #36	; 0x24
 801014c:	af00      	add	r7, sp, #0
 801014e:	60f8      	str	r0, [r7, #12]
 8010150:	60b9      	str	r1, [r7, #8]
 8010152:	4611      	mov	r1, r2
 8010154:	461a      	mov	r2, r3
 8010156:	460b      	mov	r3, r1
 8010158:	71fb      	strb	r3, [r7, #7]
 801015a:	4613      	mov	r3, r2
 801015c:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 801015e:	2300      	movs	r3, #0
 8010160:	61fb      	str	r3, [r7, #28]
 8010162:	e003      	b.n	801016c <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 8010164:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 8010166:	69fb      	ldr	r3, [r7, #28]
 8010168:	3301      	adds	r3, #1
 801016a:	61fb      	str	r3, [r7, #28]
 801016c:	79fb      	ldrb	r3, [r7, #7]
 801016e:	69fa      	ldr	r2, [r7, #28]
 8010170:	429a      	cmp	r2, r3
 8010172:	dbf7      	blt.n	8010164 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 8010178:	e01d      	b.n	80101b6 <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 801017a:	4b1c      	ldr	r3, [pc, #112]	; (80101ec <_SPI_SendByteMultiByte+0xa4>)
 801017c:	689b      	ldr	r3, [r3, #8]
 801017e:	f003 0302 	and.w	r3, r3, #2
 8010182:	2b02      	cmp	r3, #2
 8010184:	d117      	bne.n	80101b6 <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	2b01      	cmp	r3, #1
 801018a:	d90a      	bls.n	80101a2 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 801018c:	69bb      	ldr	r3, [r7, #24]
 801018e:	881a      	ldrh	r2, [r3, #0]
 8010190:	4b16      	ldr	r3, [pc, #88]	; (80101ec <_SPI_SendByteMultiByte+0xa4>)
 8010192:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 8010194:	69bb      	ldr	r3, [r7, #24]
 8010196:	3302      	adds	r3, #2
 8010198:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	3b02      	subs	r3, #2
 801019e:	60bb      	str	r3, [r7, #8]
 80101a0:	e009      	b.n	80101b6 <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 80101a2:	4a13      	ldr	r2, [pc, #76]	; (80101f0 <_SPI_SendByteMultiByte+0xa8>)
 80101a4:	69bb      	ldr	r3, [r7, #24]
 80101a6:	781b      	ldrb	r3, [r3, #0]
 80101a8:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 80101aa:	69bb      	ldr	r3, [r7, #24]
 80101ac:	3301      	adds	r3, #1
 80101ae:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 80101b0:	68bb      	ldr	r3, [r7, #8]
 80101b2:	3b01      	subs	r3, #1
 80101b4:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 80101b6:	68bb      	ldr	r3, [r7, #8]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d1de      	bne.n	801017a <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 80101bc:	4b0b      	ldr	r3, [pc, #44]	; (80101ec <_SPI_SendByteMultiByte+0xa4>)
 80101be:	689b      	ldr	r3, [r3, #8]
 80101c0:	4a0a      	ldr	r2, [pc, #40]	; (80101ec <_SPI_SendByteMultiByte+0xa4>)
 80101c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80101c6:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 80101c8:	2300      	movs	r3, #0
 80101ca:	617b      	str	r3, [r7, #20]
 80101cc:	e003      	b.n	80101d6 <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 80101ce:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 80101d0:	697b      	ldr	r3, [r7, #20]
 80101d2:	3301      	adds	r3, #1
 80101d4:	617b      	str	r3, [r7, #20]
 80101d6:	79bb      	ldrb	r3, [r7, #6]
 80101d8:	697a      	ldr	r2, [r7, #20]
 80101da:	429a      	cmp	r2, r3
 80101dc:	dbf7      	blt.n	80101ce <_SPI_SendByteMultiByte+0x86>

#endif

}
 80101de:	bf00      	nop
 80101e0:	3724      	adds	r7, #36	; 0x24
 80101e2:	46bd      	mov	sp, r7
 80101e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e8:	4770      	bx	lr
 80101ea:	bf00      	nop
 80101ec:	40003c00 	.word	0x40003c00
 80101f0:	40003c0c 	.word	0x40003c0c

080101f4 <__errno>:
 80101f4:	4b01      	ldr	r3, [pc, #4]	; (80101fc <__errno+0x8>)
 80101f6:	6818      	ldr	r0, [r3, #0]
 80101f8:	4770      	bx	lr
 80101fa:	bf00      	nop
 80101fc:	20001c38 	.word	0x20001c38

08010200 <__libc_init_array>:
 8010200:	b570      	push	{r4, r5, r6, lr}
 8010202:	4e0d      	ldr	r6, [pc, #52]	; (8010238 <__libc_init_array+0x38>)
 8010204:	4c0d      	ldr	r4, [pc, #52]	; (801023c <__libc_init_array+0x3c>)
 8010206:	1ba4      	subs	r4, r4, r6
 8010208:	10a4      	asrs	r4, r4, #2
 801020a:	2500      	movs	r5, #0
 801020c:	42a5      	cmp	r5, r4
 801020e:	d109      	bne.n	8010224 <__libc_init_array+0x24>
 8010210:	4e0b      	ldr	r6, [pc, #44]	; (8010240 <__libc_init_array+0x40>)
 8010212:	4c0c      	ldr	r4, [pc, #48]	; (8010244 <__libc_init_array+0x44>)
 8010214:	f004 f89e 	bl	8014354 <_init>
 8010218:	1ba4      	subs	r4, r4, r6
 801021a:	10a4      	asrs	r4, r4, #2
 801021c:	2500      	movs	r5, #0
 801021e:	42a5      	cmp	r5, r4
 8010220:	d105      	bne.n	801022e <__libc_init_array+0x2e>
 8010222:	bd70      	pop	{r4, r5, r6, pc}
 8010224:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010228:	4798      	blx	r3
 801022a:	3501      	adds	r5, #1
 801022c:	e7ee      	b.n	801020c <__libc_init_array+0xc>
 801022e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010232:	4798      	blx	r3
 8010234:	3501      	adds	r5, #1
 8010236:	e7f2      	b.n	801021e <__libc_init_array+0x1e>
 8010238:	08015758 	.word	0x08015758
 801023c:	08015758 	.word	0x08015758
 8010240:	08015758 	.word	0x08015758
 8010244:	0801575c 	.word	0x0801575c

08010248 <memset>:
 8010248:	4402      	add	r2, r0
 801024a:	4603      	mov	r3, r0
 801024c:	4293      	cmp	r3, r2
 801024e:	d100      	bne.n	8010252 <memset+0xa>
 8010250:	4770      	bx	lr
 8010252:	f803 1b01 	strb.w	r1, [r3], #1
 8010256:	e7f9      	b.n	801024c <memset+0x4>

08010258 <__cvt>:
 8010258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801025c:	ec55 4b10 	vmov	r4, r5, d0
 8010260:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8010262:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010266:	2d00      	cmp	r5, #0
 8010268:	460e      	mov	r6, r1
 801026a:	4691      	mov	r9, r2
 801026c:	4619      	mov	r1, r3
 801026e:	bfb8      	it	lt
 8010270:	4622      	movlt	r2, r4
 8010272:	462b      	mov	r3, r5
 8010274:	f027 0720 	bic.w	r7, r7, #32
 8010278:	bfbb      	ittet	lt
 801027a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801027e:	461d      	movlt	r5, r3
 8010280:	2300      	movge	r3, #0
 8010282:	232d      	movlt	r3, #45	; 0x2d
 8010284:	bfb8      	it	lt
 8010286:	4614      	movlt	r4, r2
 8010288:	2f46      	cmp	r7, #70	; 0x46
 801028a:	700b      	strb	r3, [r1, #0]
 801028c:	d004      	beq.n	8010298 <__cvt+0x40>
 801028e:	2f45      	cmp	r7, #69	; 0x45
 8010290:	d100      	bne.n	8010294 <__cvt+0x3c>
 8010292:	3601      	adds	r6, #1
 8010294:	2102      	movs	r1, #2
 8010296:	e000      	b.n	801029a <__cvt+0x42>
 8010298:	2103      	movs	r1, #3
 801029a:	ab03      	add	r3, sp, #12
 801029c:	9301      	str	r3, [sp, #4]
 801029e:	ab02      	add	r3, sp, #8
 80102a0:	9300      	str	r3, [sp, #0]
 80102a2:	4632      	mov	r2, r6
 80102a4:	4653      	mov	r3, sl
 80102a6:	ec45 4b10 	vmov	d0, r4, r5
 80102aa:	f000 fe3d 	bl	8010f28 <_dtoa_r>
 80102ae:	2f47      	cmp	r7, #71	; 0x47
 80102b0:	4680      	mov	r8, r0
 80102b2:	d102      	bne.n	80102ba <__cvt+0x62>
 80102b4:	f019 0f01 	tst.w	r9, #1
 80102b8:	d026      	beq.n	8010308 <__cvt+0xb0>
 80102ba:	2f46      	cmp	r7, #70	; 0x46
 80102bc:	eb08 0906 	add.w	r9, r8, r6
 80102c0:	d111      	bne.n	80102e6 <__cvt+0x8e>
 80102c2:	f898 3000 	ldrb.w	r3, [r8]
 80102c6:	2b30      	cmp	r3, #48	; 0x30
 80102c8:	d10a      	bne.n	80102e0 <__cvt+0x88>
 80102ca:	2200      	movs	r2, #0
 80102cc:	2300      	movs	r3, #0
 80102ce:	4620      	mov	r0, r4
 80102d0:	4629      	mov	r1, r5
 80102d2:	f7f0 fc21 	bl	8000b18 <__aeabi_dcmpeq>
 80102d6:	b918      	cbnz	r0, 80102e0 <__cvt+0x88>
 80102d8:	f1c6 0601 	rsb	r6, r6, #1
 80102dc:	f8ca 6000 	str.w	r6, [sl]
 80102e0:	f8da 3000 	ldr.w	r3, [sl]
 80102e4:	4499      	add	r9, r3
 80102e6:	2200      	movs	r2, #0
 80102e8:	2300      	movs	r3, #0
 80102ea:	4620      	mov	r0, r4
 80102ec:	4629      	mov	r1, r5
 80102ee:	f7f0 fc13 	bl	8000b18 <__aeabi_dcmpeq>
 80102f2:	b938      	cbnz	r0, 8010304 <__cvt+0xac>
 80102f4:	2230      	movs	r2, #48	; 0x30
 80102f6:	9b03      	ldr	r3, [sp, #12]
 80102f8:	454b      	cmp	r3, r9
 80102fa:	d205      	bcs.n	8010308 <__cvt+0xb0>
 80102fc:	1c59      	adds	r1, r3, #1
 80102fe:	9103      	str	r1, [sp, #12]
 8010300:	701a      	strb	r2, [r3, #0]
 8010302:	e7f8      	b.n	80102f6 <__cvt+0x9e>
 8010304:	f8cd 900c 	str.w	r9, [sp, #12]
 8010308:	9b03      	ldr	r3, [sp, #12]
 801030a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801030c:	eba3 0308 	sub.w	r3, r3, r8
 8010310:	4640      	mov	r0, r8
 8010312:	6013      	str	r3, [r2, #0]
 8010314:	b004      	add	sp, #16
 8010316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801031a <__exponent>:
 801031a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801031c:	2900      	cmp	r1, #0
 801031e:	4604      	mov	r4, r0
 8010320:	bfba      	itte	lt
 8010322:	4249      	neglt	r1, r1
 8010324:	232d      	movlt	r3, #45	; 0x2d
 8010326:	232b      	movge	r3, #43	; 0x2b
 8010328:	2909      	cmp	r1, #9
 801032a:	f804 2b02 	strb.w	r2, [r4], #2
 801032e:	7043      	strb	r3, [r0, #1]
 8010330:	dd20      	ble.n	8010374 <__exponent+0x5a>
 8010332:	f10d 0307 	add.w	r3, sp, #7
 8010336:	461f      	mov	r7, r3
 8010338:	260a      	movs	r6, #10
 801033a:	fb91 f5f6 	sdiv	r5, r1, r6
 801033e:	fb06 1115 	mls	r1, r6, r5, r1
 8010342:	3130      	adds	r1, #48	; 0x30
 8010344:	2d09      	cmp	r5, #9
 8010346:	f803 1c01 	strb.w	r1, [r3, #-1]
 801034a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 801034e:	4629      	mov	r1, r5
 8010350:	dc09      	bgt.n	8010366 <__exponent+0x4c>
 8010352:	3130      	adds	r1, #48	; 0x30
 8010354:	3b02      	subs	r3, #2
 8010356:	f802 1c01 	strb.w	r1, [r2, #-1]
 801035a:	42bb      	cmp	r3, r7
 801035c:	4622      	mov	r2, r4
 801035e:	d304      	bcc.n	801036a <__exponent+0x50>
 8010360:	1a10      	subs	r0, r2, r0
 8010362:	b003      	add	sp, #12
 8010364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010366:	4613      	mov	r3, r2
 8010368:	e7e7      	b.n	801033a <__exponent+0x20>
 801036a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801036e:	f804 2b01 	strb.w	r2, [r4], #1
 8010372:	e7f2      	b.n	801035a <__exponent+0x40>
 8010374:	2330      	movs	r3, #48	; 0x30
 8010376:	4419      	add	r1, r3
 8010378:	7083      	strb	r3, [r0, #2]
 801037a:	1d02      	adds	r2, r0, #4
 801037c:	70c1      	strb	r1, [r0, #3]
 801037e:	e7ef      	b.n	8010360 <__exponent+0x46>

08010380 <_printf_float>:
 8010380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010384:	b08d      	sub	sp, #52	; 0x34
 8010386:	460c      	mov	r4, r1
 8010388:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801038c:	4616      	mov	r6, r2
 801038e:	461f      	mov	r7, r3
 8010390:	4605      	mov	r5, r0
 8010392:	f001 fcfb 	bl	8011d8c <_localeconv_r>
 8010396:	6803      	ldr	r3, [r0, #0]
 8010398:	9304      	str	r3, [sp, #16]
 801039a:	4618      	mov	r0, r3
 801039c:	f7ef ff40 	bl	8000220 <strlen>
 80103a0:	2300      	movs	r3, #0
 80103a2:	930a      	str	r3, [sp, #40]	; 0x28
 80103a4:	f8d8 3000 	ldr.w	r3, [r8]
 80103a8:	9005      	str	r0, [sp, #20]
 80103aa:	3307      	adds	r3, #7
 80103ac:	f023 0307 	bic.w	r3, r3, #7
 80103b0:	f103 0208 	add.w	r2, r3, #8
 80103b4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80103b8:	f8d4 b000 	ldr.w	fp, [r4]
 80103bc:	f8c8 2000 	str.w	r2, [r8]
 80103c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80103c8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80103cc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80103d0:	9307      	str	r3, [sp, #28]
 80103d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80103d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80103da:	4ba7      	ldr	r3, [pc, #668]	; (8010678 <_printf_float+0x2f8>)
 80103dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103e0:	f7f0 fbcc 	bl	8000b7c <__aeabi_dcmpun>
 80103e4:	bb70      	cbnz	r0, 8010444 <_printf_float+0xc4>
 80103e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80103ea:	4ba3      	ldr	r3, [pc, #652]	; (8010678 <_printf_float+0x2f8>)
 80103ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103f0:	f7f0 fba6 	bl	8000b40 <__aeabi_dcmple>
 80103f4:	bb30      	cbnz	r0, 8010444 <_printf_float+0xc4>
 80103f6:	2200      	movs	r2, #0
 80103f8:	2300      	movs	r3, #0
 80103fa:	4640      	mov	r0, r8
 80103fc:	4649      	mov	r1, r9
 80103fe:	f7f0 fb95 	bl	8000b2c <__aeabi_dcmplt>
 8010402:	b110      	cbz	r0, 801040a <_printf_float+0x8a>
 8010404:	232d      	movs	r3, #45	; 0x2d
 8010406:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801040a:	4a9c      	ldr	r2, [pc, #624]	; (801067c <_printf_float+0x2fc>)
 801040c:	4b9c      	ldr	r3, [pc, #624]	; (8010680 <_printf_float+0x300>)
 801040e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8010412:	bf8c      	ite	hi
 8010414:	4690      	movhi	r8, r2
 8010416:	4698      	movls	r8, r3
 8010418:	2303      	movs	r3, #3
 801041a:	f02b 0204 	bic.w	r2, fp, #4
 801041e:	6123      	str	r3, [r4, #16]
 8010420:	6022      	str	r2, [r4, #0]
 8010422:	f04f 0900 	mov.w	r9, #0
 8010426:	9700      	str	r7, [sp, #0]
 8010428:	4633      	mov	r3, r6
 801042a:	aa0b      	add	r2, sp, #44	; 0x2c
 801042c:	4621      	mov	r1, r4
 801042e:	4628      	mov	r0, r5
 8010430:	f000 f9e6 	bl	8010800 <_printf_common>
 8010434:	3001      	adds	r0, #1
 8010436:	f040 808d 	bne.w	8010554 <_printf_float+0x1d4>
 801043a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801043e:	b00d      	add	sp, #52	; 0x34
 8010440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010444:	4642      	mov	r2, r8
 8010446:	464b      	mov	r3, r9
 8010448:	4640      	mov	r0, r8
 801044a:	4649      	mov	r1, r9
 801044c:	f7f0 fb96 	bl	8000b7c <__aeabi_dcmpun>
 8010450:	b110      	cbz	r0, 8010458 <_printf_float+0xd8>
 8010452:	4a8c      	ldr	r2, [pc, #560]	; (8010684 <_printf_float+0x304>)
 8010454:	4b8c      	ldr	r3, [pc, #560]	; (8010688 <_printf_float+0x308>)
 8010456:	e7da      	b.n	801040e <_printf_float+0x8e>
 8010458:	6861      	ldr	r1, [r4, #4]
 801045a:	1c4b      	adds	r3, r1, #1
 801045c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8010460:	a80a      	add	r0, sp, #40	; 0x28
 8010462:	d13e      	bne.n	80104e2 <_printf_float+0x162>
 8010464:	2306      	movs	r3, #6
 8010466:	6063      	str	r3, [r4, #4]
 8010468:	2300      	movs	r3, #0
 801046a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801046e:	ab09      	add	r3, sp, #36	; 0x24
 8010470:	9300      	str	r3, [sp, #0]
 8010472:	ec49 8b10 	vmov	d0, r8, r9
 8010476:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801047a:	6022      	str	r2, [r4, #0]
 801047c:	f8cd a004 	str.w	sl, [sp, #4]
 8010480:	6861      	ldr	r1, [r4, #4]
 8010482:	4628      	mov	r0, r5
 8010484:	f7ff fee8 	bl	8010258 <__cvt>
 8010488:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801048c:	2b47      	cmp	r3, #71	; 0x47
 801048e:	4680      	mov	r8, r0
 8010490:	d109      	bne.n	80104a6 <_printf_float+0x126>
 8010492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010494:	1cd8      	adds	r0, r3, #3
 8010496:	db02      	blt.n	801049e <_printf_float+0x11e>
 8010498:	6862      	ldr	r2, [r4, #4]
 801049a:	4293      	cmp	r3, r2
 801049c:	dd47      	ble.n	801052e <_printf_float+0x1ae>
 801049e:	f1aa 0a02 	sub.w	sl, sl, #2
 80104a2:	fa5f fa8a 	uxtb.w	sl, sl
 80104a6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80104aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80104ac:	d824      	bhi.n	80104f8 <_printf_float+0x178>
 80104ae:	3901      	subs	r1, #1
 80104b0:	4652      	mov	r2, sl
 80104b2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80104b6:	9109      	str	r1, [sp, #36]	; 0x24
 80104b8:	f7ff ff2f 	bl	801031a <__exponent>
 80104bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80104be:	1813      	adds	r3, r2, r0
 80104c0:	2a01      	cmp	r2, #1
 80104c2:	4681      	mov	r9, r0
 80104c4:	6123      	str	r3, [r4, #16]
 80104c6:	dc02      	bgt.n	80104ce <_printf_float+0x14e>
 80104c8:	6822      	ldr	r2, [r4, #0]
 80104ca:	07d1      	lsls	r1, r2, #31
 80104cc:	d501      	bpl.n	80104d2 <_printf_float+0x152>
 80104ce:	3301      	adds	r3, #1
 80104d0:	6123      	str	r3, [r4, #16]
 80104d2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d0a5      	beq.n	8010426 <_printf_float+0xa6>
 80104da:	232d      	movs	r3, #45	; 0x2d
 80104dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80104e0:	e7a1      	b.n	8010426 <_printf_float+0xa6>
 80104e2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80104e6:	f000 8177 	beq.w	80107d8 <_printf_float+0x458>
 80104ea:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80104ee:	d1bb      	bne.n	8010468 <_printf_float+0xe8>
 80104f0:	2900      	cmp	r1, #0
 80104f2:	d1b9      	bne.n	8010468 <_printf_float+0xe8>
 80104f4:	2301      	movs	r3, #1
 80104f6:	e7b6      	b.n	8010466 <_printf_float+0xe6>
 80104f8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80104fc:	d119      	bne.n	8010532 <_printf_float+0x1b2>
 80104fe:	2900      	cmp	r1, #0
 8010500:	6863      	ldr	r3, [r4, #4]
 8010502:	dd0c      	ble.n	801051e <_printf_float+0x19e>
 8010504:	6121      	str	r1, [r4, #16]
 8010506:	b913      	cbnz	r3, 801050e <_printf_float+0x18e>
 8010508:	6822      	ldr	r2, [r4, #0]
 801050a:	07d2      	lsls	r2, r2, #31
 801050c:	d502      	bpl.n	8010514 <_printf_float+0x194>
 801050e:	3301      	adds	r3, #1
 8010510:	440b      	add	r3, r1
 8010512:	6123      	str	r3, [r4, #16]
 8010514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010516:	65a3      	str	r3, [r4, #88]	; 0x58
 8010518:	f04f 0900 	mov.w	r9, #0
 801051c:	e7d9      	b.n	80104d2 <_printf_float+0x152>
 801051e:	b913      	cbnz	r3, 8010526 <_printf_float+0x1a6>
 8010520:	6822      	ldr	r2, [r4, #0]
 8010522:	07d0      	lsls	r0, r2, #31
 8010524:	d501      	bpl.n	801052a <_printf_float+0x1aa>
 8010526:	3302      	adds	r3, #2
 8010528:	e7f3      	b.n	8010512 <_printf_float+0x192>
 801052a:	2301      	movs	r3, #1
 801052c:	e7f1      	b.n	8010512 <_printf_float+0x192>
 801052e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8010532:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8010536:	4293      	cmp	r3, r2
 8010538:	db05      	blt.n	8010546 <_printf_float+0x1c6>
 801053a:	6822      	ldr	r2, [r4, #0]
 801053c:	6123      	str	r3, [r4, #16]
 801053e:	07d1      	lsls	r1, r2, #31
 8010540:	d5e8      	bpl.n	8010514 <_printf_float+0x194>
 8010542:	3301      	adds	r3, #1
 8010544:	e7e5      	b.n	8010512 <_printf_float+0x192>
 8010546:	2b00      	cmp	r3, #0
 8010548:	bfd4      	ite	le
 801054a:	f1c3 0302 	rsble	r3, r3, #2
 801054e:	2301      	movgt	r3, #1
 8010550:	4413      	add	r3, r2
 8010552:	e7de      	b.n	8010512 <_printf_float+0x192>
 8010554:	6823      	ldr	r3, [r4, #0]
 8010556:	055a      	lsls	r2, r3, #21
 8010558:	d407      	bmi.n	801056a <_printf_float+0x1ea>
 801055a:	6923      	ldr	r3, [r4, #16]
 801055c:	4642      	mov	r2, r8
 801055e:	4631      	mov	r1, r6
 8010560:	4628      	mov	r0, r5
 8010562:	47b8      	blx	r7
 8010564:	3001      	adds	r0, #1
 8010566:	d12b      	bne.n	80105c0 <_printf_float+0x240>
 8010568:	e767      	b.n	801043a <_printf_float+0xba>
 801056a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801056e:	f240 80dc 	bls.w	801072a <_printf_float+0x3aa>
 8010572:	2200      	movs	r2, #0
 8010574:	2300      	movs	r3, #0
 8010576:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801057a:	f7f0 facd 	bl	8000b18 <__aeabi_dcmpeq>
 801057e:	2800      	cmp	r0, #0
 8010580:	d033      	beq.n	80105ea <_printf_float+0x26a>
 8010582:	2301      	movs	r3, #1
 8010584:	4a41      	ldr	r2, [pc, #260]	; (801068c <_printf_float+0x30c>)
 8010586:	4631      	mov	r1, r6
 8010588:	4628      	mov	r0, r5
 801058a:	47b8      	blx	r7
 801058c:	3001      	adds	r0, #1
 801058e:	f43f af54 	beq.w	801043a <_printf_float+0xba>
 8010592:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010596:	429a      	cmp	r2, r3
 8010598:	db02      	blt.n	80105a0 <_printf_float+0x220>
 801059a:	6823      	ldr	r3, [r4, #0]
 801059c:	07d8      	lsls	r0, r3, #31
 801059e:	d50f      	bpl.n	80105c0 <_printf_float+0x240>
 80105a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105a4:	4631      	mov	r1, r6
 80105a6:	4628      	mov	r0, r5
 80105a8:	47b8      	blx	r7
 80105aa:	3001      	adds	r0, #1
 80105ac:	f43f af45 	beq.w	801043a <_printf_float+0xba>
 80105b0:	f04f 0800 	mov.w	r8, #0
 80105b4:	f104 091a 	add.w	r9, r4, #26
 80105b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105ba:	3b01      	subs	r3, #1
 80105bc:	4543      	cmp	r3, r8
 80105be:	dc09      	bgt.n	80105d4 <_printf_float+0x254>
 80105c0:	6823      	ldr	r3, [r4, #0]
 80105c2:	079b      	lsls	r3, r3, #30
 80105c4:	f100 8103 	bmi.w	80107ce <_printf_float+0x44e>
 80105c8:	68e0      	ldr	r0, [r4, #12]
 80105ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105cc:	4298      	cmp	r0, r3
 80105ce:	bfb8      	it	lt
 80105d0:	4618      	movlt	r0, r3
 80105d2:	e734      	b.n	801043e <_printf_float+0xbe>
 80105d4:	2301      	movs	r3, #1
 80105d6:	464a      	mov	r2, r9
 80105d8:	4631      	mov	r1, r6
 80105da:	4628      	mov	r0, r5
 80105dc:	47b8      	blx	r7
 80105de:	3001      	adds	r0, #1
 80105e0:	f43f af2b 	beq.w	801043a <_printf_float+0xba>
 80105e4:	f108 0801 	add.w	r8, r8, #1
 80105e8:	e7e6      	b.n	80105b8 <_printf_float+0x238>
 80105ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	dc2b      	bgt.n	8010648 <_printf_float+0x2c8>
 80105f0:	2301      	movs	r3, #1
 80105f2:	4a26      	ldr	r2, [pc, #152]	; (801068c <_printf_float+0x30c>)
 80105f4:	4631      	mov	r1, r6
 80105f6:	4628      	mov	r0, r5
 80105f8:	47b8      	blx	r7
 80105fa:	3001      	adds	r0, #1
 80105fc:	f43f af1d 	beq.w	801043a <_printf_float+0xba>
 8010600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010602:	b923      	cbnz	r3, 801060e <_printf_float+0x28e>
 8010604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010606:	b913      	cbnz	r3, 801060e <_printf_float+0x28e>
 8010608:	6823      	ldr	r3, [r4, #0]
 801060a:	07d9      	lsls	r1, r3, #31
 801060c:	d5d8      	bpl.n	80105c0 <_printf_float+0x240>
 801060e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010612:	4631      	mov	r1, r6
 8010614:	4628      	mov	r0, r5
 8010616:	47b8      	blx	r7
 8010618:	3001      	adds	r0, #1
 801061a:	f43f af0e 	beq.w	801043a <_printf_float+0xba>
 801061e:	f04f 0900 	mov.w	r9, #0
 8010622:	f104 0a1a 	add.w	sl, r4, #26
 8010626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010628:	425b      	negs	r3, r3
 801062a:	454b      	cmp	r3, r9
 801062c:	dc01      	bgt.n	8010632 <_printf_float+0x2b2>
 801062e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010630:	e794      	b.n	801055c <_printf_float+0x1dc>
 8010632:	2301      	movs	r3, #1
 8010634:	4652      	mov	r2, sl
 8010636:	4631      	mov	r1, r6
 8010638:	4628      	mov	r0, r5
 801063a:	47b8      	blx	r7
 801063c:	3001      	adds	r0, #1
 801063e:	f43f aefc 	beq.w	801043a <_printf_float+0xba>
 8010642:	f109 0901 	add.w	r9, r9, #1
 8010646:	e7ee      	b.n	8010626 <_printf_float+0x2a6>
 8010648:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801064a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801064c:	429a      	cmp	r2, r3
 801064e:	bfa8      	it	ge
 8010650:	461a      	movge	r2, r3
 8010652:	2a00      	cmp	r2, #0
 8010654:	4691      	mov	r9, r2
 8010656:	dd07      	ble.n	8010668 <_printf_float+0x2e8>
 8010658:	4613      	mov	r3, r2
 801065a:	4631      	mov	r1, r6
 801065c:	4642      	mov	r2, r8
 801065e:	4628      	mov	r0, r5
 8010660:	47b8      	blx	r7
 8010662:	3001      	adds	r0, #1
 8010664:	f43f aee9 	beq.w	801043a <_printf_float+0xba>
 8010668:	f104 031a 	add.w	r3, r4, #26
 801066c:	f04f 0b00 	mov.w	fp, #0
 8010670:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010674:	9306      	str	r3, [sp, #24]
 8010676:	e015      	b.n	80106a4 <_printf_float+0x324>
 8010678:	7fefffff 	.word	0x7fefffff
 801067c:	08015454 	.word	0x08015454
 8010680:	08015450 	.word	0x08015450
 8010684:	0801545c 	.word	0x0801545c
 8010688:	08015458 	.word	0x08015458
 801068c:	0801570c 	.word	0x0801570c
 8010690:	2301      	movs	r3, #1
 8010692:	9a06      	ldr	r2, [sp, #24]
 8010694:	4631      	mov	r1, r6
 8010696:	4628      	mov	r0, r5
 8010698:	47b8      	blx	r7
 801069a:	3001      	adds	r0, #1
 801069c:	f43f aecd 	beq.w	801043a <_printf_float+0xba>
 80106a0:	f10b 0b01 	add.w	fp, fp, #1
 80106a4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80106a8:	ebaa 0309 	sub.w	r3, sl, r9
 80106ac:	455b      	cmp	r3, fp
 80106ae:	dcef      	bgt.n	8010690 <_printf_float+0x310>
 80106b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80106b4:	429a      	cmp	r2, r3
 80106b6:	44d0      	add	r8, sl
 80106b8:	db15      	blt.n	80106e6 <_printf_float+0x366>
 80106ba:	6823      	ldr	r3, [r4, #0]
 80106bc:	07da      	lsls	r2, r3, #31
 80106be:	d412      	bmi.n	80106e6 <_printf_float+0x366>
 80106c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80106c4:	eba3 020a 	sub.w	r2, r3, sl
 80106c8:	eba3 0a01 	sub.w	sl, r3, r1
 80106cc:	4592      	cmp	sl, r2
 80106ce:	bfa8      	it	ge
 80106d0:	4692      	movge	sl, r2
 80106d2:	f1ba 0f00 	cmp.w	sl, #0
 80106d6:	dc0e      	bgt.n	80106f6 <_printf_float+0x376>
 80106d8:	f04f 0800 	mov.w	r8, #0
 80106dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80106e0:	f104 091a 	add.w	r9, r4, #26
 80106e4:	e019      	b.n	801071a <_printf_float+0x39a>
 80106e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106ea:	4631      	mov	r1, r6
 80106ec:	4628      	mov	r0, r5
 80106ee:	47b8      	blx	r7
 80106f0:	3001      	adds	r0, #1
 80106f2:	d1e5      	bne.n	80106c0 <_printf_float+0x340>
 80106f4:	e6a1      	b.n	801043a <_printf_float+0xba>
 80106f6:	4653      	mov	r3, sl
 80106f8:	4642      	mov	r2, r8
 80106fa:	4631      	mov	r1, r6
 80106fc:	4628      	mov	r0, r5
 80106fe:	47b8      	blx	r7
 8010700:	3001      	adds	r0, #1
 8010702:	d1e9      	bne.n	80106d8 <_printf_float+0x358>
 8010704:	e699      	b.n	801043a <_printf_float+0xba>
 8010706:	2301      	movs	r3, #1
 8010708:	464a      	mov	r2, r9
 801070a:	4631      	mov	r1, r6
 801070c:	4628      	mov	r0, r5
 801070e:	47b8      	blx	r7
 8010710:	3001      	adds	r0, #1
 8010712:	f43f ae92 	beq.w	801043a <_printf_float+0xba>
 8010716:	f108 0801 	add.w	r8, r8, #1
 801071a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801071e:	1a9b      	subs	r3, r3, r2
 8010720:	eba3 030a 	sub.w	r3, r3, sl
 8010724:	4543      	cmp	r3, r8
 8010726:	dcee      	bgt.n	8010706 <_printf_float+0x386>
 8010728:	e74a      	b.n	80105c0 <_printf_float+0x240>
 801072a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801072c:	2a01      	cmp	r2, #1
 801072e:	dc01      	bgt.n	8010734 <_printf_float+0x3b4>
 8010730:	07db      	lsls	r3, r3, #31
 8010732:	d53a      	bpl.n	80107aa <_printf_float+0x42a>
 8010734:	2301      	movs	r3, #1
 8010736:	4642      	mov	r2, r8
 8010738:	4631      	mov	r1, r6
 801073a:	4628      	mov	r0, r5
 801073c:	47b8      	blx	r7
 801073e:	3001      	adds	r0, #1
 8010740:	f43f ae7b 	beq.w	801043a <_printf_float+0xba>
 8010744:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010748:	4631      	mov	r1, r6
 801074a:	4628      	mov	r0, r5
 801074c:	47b8      	blx	r7
 801074e:	3001      	adds	r0, #1
 8010750:	f108 0801 	add.w	r8, r8, #1
 8010754:	f43f ae71 	beq.w	801043a <_printf_float+0xba>
 8010758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801075a:	2200      	movs	r2, #0
 801075c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8010760:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010764:	2300      	movs	r3, #0
 8010766:	f7f0 f9d7 	bl	8000b18 <__aeabi_dcmpeq>
 801076a:	b9c8      	cbnz	r0, 80107a0 <_printf_float+0x420>
 801076c:	4653      	mov	r3, sl
 801076e:	4642      	mov	r2, r8
 8010770:	4631      	mov	r1, r6
 8010772:	4628      	mov	r0, r5
 8010774:	47b8      	blx	r7
 8010776:	3001      	adds	r0, #1
 8010778:	d10e      	bne.n	8010798 <_printf_float+0x418>
 801077a:	e65e      	b.n	801043a <_printf_float+0xba>
 801077c:	2301      	movs	r3, #1
 801077e:	4652      	mov	r2, sl
 8010780:	4631      	mov	r1, r6
 8010782:	4628      	mov	r0, r5
 8010784:	47b8      	blx	r7
 8010786:	3001      	adds	r0, #1
 8010788:	f43f ae57 	beq.w	801043a <_printf_float+0xba>
 801078c:	f108 0801 	add.w	r8, r8, #1
 8010790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010792:	3b01      	subs	r3, #1
 8010794:	4543      	cmp	r3, r8
 8010796:	dcf1      	bgt.n	801077c <_printf_float+0x3fc>
 8010798:	464b      	mov	r3, r9
 801079a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801079e:	e6de      	b.n	801055e <_printf_float+0x1de>
 80107a0:	f04f 0800 	mov.w	r8, #0
 80107a4:	f104 0a1a 	add.w	sl, r4, #26
 80107a8:	e7f2      	b.n	8010790 <_printf_float+0x410>
 80107aa:	2301      	movs	r3, #1
 80107ac:	e7df      	b.n	801076e <_printf_float+0x3ee>
 80107ae:	2301      	movs	r3, #1
 80107b0:	464a      	mov	r2, r9
 80107b2:	4631      	mov	r1, r6
 80107b4:	4628      	mov	r0, r5
 80107b6:	47b8      	blx	r7
 80107b8:	3001      	adds	r0, #1
 80107ba:	f43f ae3e 	beq.w	801043a <_printf_float+0xba>
 80107be:	f108 0801 	add.w	r8, r8, #1
 80107c2:	68e3      	ldr	r3, [r4, #12]
 80107c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80107c6:	1a9b      	subs	r3, r3, r2
 80107c8:	4543      	cmp	r3, r8
 80107ca:	dcf0      	bgt.n	80107ae <_printf_float+0x42e>
 80107cc:	e6fc      	b.n	80105c8 <_printf_float+0x248>
 80107ce:	f04f 0800 	mov.w	r8, #0
 80107d2:	f104 0919 	add.w	r9, r4, #25
 80107d6:	e7f4      	b.n	80107c2 <_printf_float+0x442>
 80107d8:	2900      	cmp	r1, #0
 80107da:	f43f ae8b 	beq.w	80104f4 <_printf_float+0x174>
 80107de:	2300      	movs	r3, #0
 80107e0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80107e4:	ab09      	add	r3, sp, #36	; 0x24
 80107e6:	9300      	str	r3, [sp, #0]
 80107e8:	ec49 8b10 	vmov	d0, r8, r9
 80107ec:	6022      	str	r2, [r4, #0]
 80107ee:	f8cd a004 	str.w	sl, [sp, #4]
 80107f2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80107f6:	4628      	mov	r0, r5
 80107f8:	f7ff fd2e 	bl	8010258 <__cvt>
 80107fc:	4680      	mov	r8, r0
 80107fe:	e648      	b.n	8010492 <_printf_float+0x112>

08010800 <_printf_common>:
 8010800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010804:	4691      	mov	r9, r2
 8010806:	461f      	mov	r7, r3
 8010808:	688a      	ldr	r2, [r1, #8]
 801080a:	690b      	ldr	r3, [r1, #16]
 801080c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010810:	4293      	cmp	r3, r2
 8010812:	bfb8      	it	lt
 8010814:	4613      	movlt	r3, r2
 8010816:	f8c9 3000 	str.w	r3, [r9]
 801081a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801081e:	4606      	mov	r6, r0
 8010820:	460c      	mov	r4, r1
 8010822:	b112      	cbz	r2, 801082a <_printf_common+0x2a>
 8010824:	3301      	adds	r3, #1
 8010826:	f8c9 3000 	str.w	r3, [r9]
 801082a:	6823      	ldr	r3, [r4, #0]
 801082c:	0699      	lsls	r1, r3, #26
 801082e:	bf42      	ittt	mi
 8010830:	f8d9 3000 	ldrmi.w	r3, [r9]
 8010834:	3302      	addmi	r3, #2
 8010836:	f8c9 3000 	strmi.w	r3, [r9]
 801083a:	6825      	ldr	r5, [r4, #0]
 801083c:	f015 0506 	ands.w	r5, r5, #6
 8010840:	d107      	bne.n	8010852 <_printf_common+0x52>
 8010842:	f104 0a19 	add.w	sl, r4, #25
 8010846:	68e3      	ldr	r3, [r4, #12]
 8010848:	f8d9 2000 	ldr.w	r2, [r9]
 801084c:	1a9b      	subs	r3, r3, r2
 801084e:	42ab      	cmp	r3, r5
 8010850:	dc28      	bgt.n	80108a4 <_printf_common+0xa4>
 8010852:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8010856:	6822      	ldr	r2, [r4, #0]
 8010858:	3300      	adds	r3, #0
 801085a:	bf18      	it	ne
 801085c:	2301      	movne	r3, #1
 801085e:	0692      	lsls	r2, r2, #26
 8010860:	d42d      	bmi.n	80108be <_printf_common+0xbe>
 8010862:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010866:	4639      	mov	r1, r7
 8010868:	4630      	mov	r0, r6
 801086a:	47c0      	blx	r8
 801086c:	3001      	adds	r0, #1
 801086e:	d020      	beq.n	80108b2 <_printf_common+0xb2>
 8010870:	6823      	ldr	r3, [r4, #0]
 8010872:	68e5      	ldr	r5, [r4, #12]
 8010874:	f8d9 2000 	ldr.w	r2, [r9]
 8010878:	f003 0306 	and.w	r3, r3, #6
 801087c:	2b04      	cmp	r3, #4
 801087e:	bf08      	it	eq
 8010880:	1aad      	subeq	r5, r5, r2
 8010882:	68a3      	ldr	r3, [r4, #8]
 8010884:	6922      	ldr	r2, [r4, #16]
 8010886:	bf0c      	ite	eq
 8010888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801088c:	2500      	movne	r5, #0
 801088e:	4293      	cmp	r3, r2
 8010890:	bfc4      	itt	gt
 8010892:	1a9b      	subgt	r3, r3, r2
 8010894:	18ed      	addgt	r5, r5, r3
 8010896:	f04f 0900 	mov.w	r9, #0
 801089a:	341a      	adds	r4, #26
 801089c:	454d      	cmp	r5, r9
 801089e:	d11a      	bne.n	80108d6 <_printf_common+0xd6>
 80108a0:	2000      	movs	r0, #0
 80108a2:	e008      	b.n	80108b6 <_printf_common+0xb6>
 80108a4:	2301      	movs	r3, #1
 80108a6:	4652      	mov	r2, sl
 80108a8:	4639      	mov	r1, r7
 80108aa:	4630      	mov	r0, r6
 80108ac:	47c0      	blx	r8
 80108ae:	3001      	adds	r0, #1
 80108b0:	d103      	bne.n	80108ba <_printf_common+0xba>
 80108b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80108b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108ba:	3501      	adds	r5, #1
 80108bc:	e7c3      	b.n	8010846 <_printf_common+0x46>
 80108be:	18e1      	adds	r1, r4, r3
 80108c0:	1c5a      	adds	r2, r3, #1
 80108c2:	2030      	movs	r0, #48	; 0x30
 80108c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80108c8:	4422      	add	r2, r4
 80108ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80108ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80108d2:	3302      	adds	r3, #2
 80108d4:	e7c5      	b.n	8010862 <_printf_common+0x62>
 80108d6:	2301      	movs	r3, #1
 80108d8:	4622      	mov	r2, r4
 80108da:	4639      	mov	r1, r7
 80108dc:	4630      	mov	r0, r6
 80108de:	47c0      	blx	r8
 80108e0:	3001      	adds	r0, #1
 80108e2:	d0e6      	beq.n	80108b2 <_printf_common+0xb2>
 80108e4:	f109 0901 	add.w	r9, r9, #1
 80108e8:	e7d8      	b.n	801089c <_printf_common+0x9c>
	...

080108ec <_printf_i>:
 80108ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80108f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80108f4:	460c      	mov	r4, r1
 80108f6:	7e09      	ldrb	r1, [r1, #24]
 80108f8:	b085      	sub	sp, #20
 80108fa:	296e      	cmp	r1, #110	; 0x6e
 80108fc:	4617      	mov	r7, r2
 80108fe:	4606      	mov	r6, r0
 8010900:	4698      	mov	r8, r3
 8010902:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010904:	f000 80b3 	beq.w	8010a6e <_printf_i+0x182>
 8010908:	d822      	bhi.n	8010950 <_printf_i+0x64>
 801090a:	2963      	cmp	r1, #99	; 0x63
 801090c:	d036      	beq.n	801097c <_printf_i+0x90>
 801090e:	d80a      	bhi.n	8010926 <_printf_i+0x3a>
 8010910:	2900      	cmp	r1, #0
 8010912:	f000 80b9 	beq.w	8010a88 <_printf_i+0x19c>
 8010916:	2958      	cmp	r1, #88	; 0x58
 8010918:	f000 8083 	beq.w	8010a22 <_printf_i+0x136>
 801091c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010920:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8010924:	e032      	b.n	801098c <_printf_i+0xa0>
 8010926:	2964      	cmp	r1, #100	; 0x64
 8010928:	d001      	beq.n	801092e <_printf_i+0x42>
 801092a:	2969      	cmp	r1, #105	; 0x69
 801092c:	d1f6      	bne.n	801091c <_printf_i+0x30>
 801092e:	6820      	ldr	r0, [r4, #0]
 8010930:	6813      	ldr	r3, [r2, #0]
 8010932:	0605      	lsls	r5, r0, #24
 8010934:	f103 0104 	add.w	r1, r3, #4
 8010938:	d52a      	bpl.n	8010990 <_printf_i+0xa4>
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	6011      	str	r1, [r2, #0]
 801093e:	2b00      	cmp	r3, #0
 8010940:	da03      	bge.n	801094a <_printf_i+0x5e>
 8010942:	222d      	movs	r2, #45	; 0x2d
 8010944:	425b      	negs	r3, r3
 8010946:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801094a:	486f      	ldr	r0, [pc, #444]	; (8010b08 <_printf_i+0x21c>)
 801094c:	220a      	movs	r2, #10
 801094e:	e039      	b.n	80109c4 <_printf_i+0xd8>
 8010950:	2973      	cmp	r1, #115	; 0x73
 8010952:	f000 809d 	beq.w	8010a90 <_printf_i+0x1a4>
 8010956:	d808      	bhi.n	801096a <_printf_i+0x7e>
 8010958:	296f      	cmp	r1, #111	; 0x6f
 801095a:	d020      	beq.n	801099e <_printf_i+0xb2>
 801095c:	2970      	cmp	r1, #112	; 0x70
 801095e:	d1dd      	bne.n	801091c <_printf_i+0x30>
 8010960:	6823      	ldr	r3, [r4, #0]
 8010962:	f043 0320 	orr.w	r3, r3, #32
 8010966:	6023      	str	r3, [r4, #0]
 8010968:	e003      	b.n	8010972 <_printf_i+0x86>
 801096a:	2975      	cmp	r1, #117	; 0x75
 801096c:	d017      	beq.n	801099e <_printf_i+0xb2>
 801096e:	2978      	cmp	r1, #120	; 0x78
 8010970:	d1d4      	bne.n	801091c <_printf_i+0x30>
 8010972:	2378      	movs	r3, #120	; 0x78
 8010974:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010978:	4864      	ldr	r0, [pc, #400]	; (8010b0c <_printf_i+0x220>)
 801097a:	e055      	b.n	8010a28 <_printf_i+0x13c>
 801097c:	6813      	ldr	r3, [r2, #0]
 801097e:	1d19      	adds	r1, r3, #4
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	6011      	str	r1, [r2, #0]
 8010984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010988:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801098c:	2301      	movs	r3, #1
 801098e:	e08c      	b.n	8010aaa <_printf_i+0x1be>
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	6011      	str	r1, [r2, #0]
 8010994:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010998:	bf18      	it	ne
 801099a:	b21b      	sxthne	r3, r3
 801099c:	e7cf      	b.n	801093e <_printf_i+0x52>
 801099e:	6813      	ldr	r3, [r2, #0]
 80109a0:	6825      	ldr	r5, [r4, #0]
 80109a2:	1d18      	adds	r0, r3, #4
 80109a4:	6010      	str	r0, [r2, #0]
 80109a6:	0628      	lsls	r0, r5, #24
 80109a8:	d501      	bpl.n	80109ae <_printf_i+0xc2>
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	e002      	b.n	80109b4 <_printf_i+0xc8>
 80109ae:	0668      	lsls	r0, r5, #25
 80109b0:	d5fb      	bpl.n	80109aa <_printf_i+0xbe>
 80109b2:	881b      	ldrh	r3, [r3, #0]
 80109b4:	4854      	ldr	r0, [pc, #336]	; (8010b08 <_printf_i+0x21c>)
 80109b6:	296f      	cmp	r1, #111	; 0x6f
 80109b8:	bf14      	ite	ne
 80109ba:	220a      	movne	r2, #10
 80109bc:	2208      	moveq	r2, #8
 80109be:	2100      	movs	r1, #0
 80109c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80109c4:	6865      	ldr	r5, [r4, #4]
 80109c6:	60a5      	str	r5, [r4, #8]
 80109c8:	2d00      	cmp	r5, #0
 80109ca:	f2c0 8095 	blt.w	8010af8 <_printf_i+0x20c>
 80109ce:	6821      	ldr	r1, [r4, #0]
 80109d0:	f021 0104 	bic.w	r1, r1, #4
 80109d4:	6021      	str	r1, [r4, #0]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d13d      	bne.n	8010a56 <_printf_i+0x16a>
 80109da:	2d00      	cmp	r5, #0
 80109dc:	f040 808e 	bne.w	8010afc <_printf_i+0x210>
 80109e0:	4665      	mov	r5, ip
 80109e2:	2a08      	cmp	r2, #8
 80109e4:	d10b      	bne.n	80109fe <_printf_i+0x112>
 80109e6:	6823      	ldr	r3, [r4, #0]
 80109e8:	07db      	lsls	r3, r3, #31
 80109ea:	d508      	bpl.n	80109fe <_printf_i+0x112>
 80109ec:	6923      	ldr	r3, [r4, #16]
 80109ee:	6862      	ldr	r2, [r4, #4]
 80109f0:	429a      	cmp	r2, r3
 80109f2:	bfde      	ittt	le
 80109f4:	2330      	movle	r3, #48	; 0x30
 80109f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80109fa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80109fe:	ebac 0305 	sub.w	r3, ip, r5
 8010a02:	6123      	str	r3, [r4, #16]
 8010a04:	f8cd 8000 	str.w	r8, [sp]
 8010a08:	463b      	mov	r3, r7
 8010a0a:	aa03      	add	r2, sp, #12
 8010a0c:	4621      	mov	r1, r4
 8010a0e:	4630      	mov	r0, r6
 8010a10:	f7ff fef6 	bl	8010800 <_printf_common>
 8010a14:	3001      	adds	r0, #1
 8010a16:	d14d      	bne.n	8010ab4 <_printf_i+0x1c8>
 8010a18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a1c:	b005      	add	sp, #20
 8010a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a22:	4839      	ldr	r0, [pc, #228]	; (8010b08 <_printf_i+0x21c>)
 8010a24:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8010a28:	6813      	ldr	r3, [r2, #0]
 8010a2a:	6821      	ldr	r1, [r4, #0]
 8010a2c:	1d1d      	adds	r5, r3, #4
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	6015      	str	r5, [r2, #0]
 8010a32:	060a      	lsls	r2, r1, #24
 8010a34:	d50b      	bpl.n	8010a4e <_printf_i+0x162>
 8010a36:	07ca      	lsls	r2, r1, #31
 8010a38:	bf44      	itt	mi
 8010a3a:	f041 0120 	orrmi.w	r1, r1, #32
 8010a3e:	6021      	strmi	r1, [r4, #0]
 8010a40:	b91b      	cbnz	r3, 8010a4a <_printf_i+0x15e>
 8010a42:	6822      	ldr	r2, [r4, #0]
 8010a44:	f022 0220 	bic.w	r2, r2, #32
 8010a48:	6022      	str	r2, [r4, #0]
 8010a4a:	2210      	movs	r2, #16
 8010a4c:	e7b7      	b.n	80109be <_printf_i+0xd2>
 8010a4e:	064d      	lsls	r5, r1, #25
 8010a50:	bf48      	it	mi
 8010a52:	b29b      	uxthmi	r3, r3
 8010a54:	e7ef      	b.n	8010a36 <_printf_i+0x14a>
 8010a56:	4665      	mov	r5, ip
 8010a58:	fbb3 f1f2 	udiv	r1, r3, r2
 8010a5c:	fb02 3311 	mls	r3, r2, r1, r3
 8010a60:	5cc3      	ldrb	r3, [r0, r3]
 8010a62:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8010a66:	460b      	mov	r3, r1
 8010a68:	2900      	cmp	r1, #0
 8010a6a:	d1f5      	bne.n	8010a58 <_printf_i+0x16c>
 8010a6c:	e7b9      	b.n	80109e2 <_printf_i+0xf6>
 8010a6e:	6813      	ldr	r3, [r2, #0]
 8010a70:	6825      	ldr	r5, [r4, #0]
 8010a72:	6961      	ldr	r1, [r4, #20]
 8010a74:	1d18      	adds	r0, r3, #4
 8010a76:	6010      	str	r0, [r2, #0]
 8010a78:	0628      	lsls	r0, r5, #24
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	d501      	bpl.n	8010a82 <_printf_i+0x196>
 8010a7e:	6019      	str	r1, [r3, #0]
 8010a80:	e002      	b.n	8010a88 <_printf_i+0x19c>
 8010a82:	066a      	lsls	r2, r5, #25
 8010a84:	d5fb      	bpl.n	8010a7e <_printf_i+0x192>
 8010a86:	8019      	strh	r1, [r3, #0]
 8010a88:	2300      	movs	r3, #0
 8010a8a:	6123      	str	r3, [r4, #16]
 8010a8c:	4665      	mov	r5, ip
 8010a8e:	e7b9      	b.n	8010a04 <_printf_i+0x118>
 8010a90:	6813      	ldr	r3, [r2, #0]
 8010a92:	1d19      	adds	r1, r3, #4
 8010a94:	6011      	str	r1, [r2, #0]
 8010a96:	681d      	ldr	r5, [r3, #0]
 8010a98:	6862      	ldr	r2, [r4, #4]
 8010a9a:	2100      	movs	r1, #0
 8010a9c:	4628      	mov	r0, r5
 8010a9e:	f7ef fbc7 	bl	8000230 <memchr>
 8010aa2:	b108      	cbz	r0, 8010aa8 <_printf_i+0x1bc>
 8010aa4:	1b40      	subs	r0, r0, r5
 8010aa6:	6060      	str	r0, [r4, #4]
 8010aa8:	6863      	ldr	r3, [r4, #4]
 8010aaa:	6123      	str	r3, [r4, #16]
 8010aac:	2300      	movs	r3, #0
 8010aae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010ab2:	e7a7      	b.n	8010a04 <_printf_i+0x118>
 8010ab4:	6923      	ldr	r3, [r4, #16]
 8010ab6:	462a      	mov	r2, r5
 8010ab8:	4639      	mov	r1, r7
 8010aba:	4630      	mov	r0, r6
 8010abc:	47c0      	blx	r8
 8010abe:	3001      	adds	r0, #1
 8010ac0:	d0aa      	beq.n	8010a18 <_printf_i+0x12c>
 8010ac2:	6823      	ldr	r3, [r4, #0]
 8010ac4:	079b      	lsls	r3, r3, #30
 8010ac6:	d413      	bmi.n	8010af0 <_printf_i+0x204>
 8010ac8:	68e0      	ldr	r0, [r4, #12]
 8010aca:	9b03      	ldr	r3, [sp, #12]
 8010acc:	4298      	cmp	r0, r3
 8010ace:	bfb8      	it	lt
 8010ad0:	4618      	movlt	r0, r3
 8010ad2:	e7a3      	b.n	8010a1c <_printf_i+0x130>
 8010ad4:	2301      	movs	r3, #1
 8010ad6:	464a      	mov	r2, r9
 8010ad8:	4639      	mov	r1, r7
 8010ada:	4630      	mov	r0, r6
 8010adc:	47c0      	blx	r8
 8010ade:	3001      	adds	r0, #1
 8010ae0:	d09a      	beq.n	8010a18 <_printf_i+0x12c>
 8010ae2:	3501      	adds	r5, #1
 8010ae4:	68e3      	ldr	r3, [r4, #12]
 8010ae6:	9a03      	ldr	r2, [sp, #12]
 8010ae8:	1a9b      	subs	r3, r3, r2
 8010aea:	42ab      	cmp	r3, r5
 8010aec:	dcf2      	bgt.n	8010ad4 <_printf_i+0x1e8>
 8010aee:	e7eb      	b.n	8010ac8 <_printf_i+0x1dc>
 8010af0:	2500      	movs	r5, #0
 8010af2:	f104 0919 	add.w	r9, r4, #25
 8010af6:	e7f5      	b.n	8010ae4 <_printf_i+0x1f8>
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d1ac      	bne.n	8010a56 <_printf_i+0x16a>
 8010afc:	7803      	ldrb	r3, [r0, #0]
 8010afe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010b02:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010b06:	e76c      	b.n	80109e2 <_printf_i+0xf6>
 8010b08:	08015460 	.word	0x08015460
 8010b0c:	08015471 	.word	0x08015471

08010b10 <iprintf>:
 8010b10:	b40f      	push	{r0, r1, r2, r3}
 8010b12:	4b0a      	ldr	r3, [pc, #40]	; (8010b3c <iprintf+0x2c>)
 8010b14:	b513      	push	{r0, r1, r4, lr}
 8010b16:	681c      	ldr	r4, [r3, #0]
 8010b18:	b124      	cbz	r4, 8010b24 <iprintf+0x14>
 8010b1a:	69a3      	ldr	r3, [r4, #24]
 8010b1c:	b913      	cbnz	r3, 8010b24 <iprintf+0x14>
 8010b1e:	4620      	mov	r0, r4
 8010b20:	f001 f8aa 	bl	8011c78 <__sinit>
 8010b24:	ab05      	add	r3, sp, #20
 8010b26:	9a04      	ldr	r2, [sp, #16]
 8010b28:	68a1      	ldr	r1, [r4, #8]
 8010b2a:	9301      	str	r3, [sp, #4]
 8010b2c:	4620      	mov	r0, r4
 8010b2e:	f001 febf 	bl	80128b0 <_vfiprintf_r>
 8010b32:	b002      	add	sp, #8
 8010b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b38:	b004      	add	sp, #16
 8010b3a:	4770      	bx	lr
 8010b3c:	20001c38 	.word	0x20001c38

08010b40 <_puts_r>:
 8010b40:	b570      	push	{r4, r5, r6, lr}
 8010b42:	460e      	mov	r6, r1
 8010b44:	4605      	mov	r5, r0
 8010b46:	b118      	cbz	r0, 8010b50 <_puts_r+0x10>
 8010b48:	6983      	ldr	r3, [r0, #24]
 8010b4a:	b90b      	cbnz	r3, 8010b50 <_puts_r+0x10>
 8010b4c:	f001 f894 	bl	8011c78 <__sinit>
 8010b50:	69ab      	ldr	r3, [r5, #24]
 8010b52:	68ac      	ldr	r4, [r5, #8]
 8010b54:	b913      	cbnz	r3, 8010b5c <_puts_r+0x1c>
 8010b56:	4628      	mov	r0, r5
 8010b58:	f001 f88e 	bl	8011c78 <__sinit>
 8010b5c:	4b23      	ldr	r3, [pc, #140]	; (8010bec <_puts_r+0xac>)
 8010b5e:	429c      	cmp	r4, r3
 8010b60:	d117      	bne.n	8010b92 <_puts_r+0x52>
 8010b62:	686c      	ldr	r4, [r5, #4]
 8010b64:	89a3      	ldrh	r3, [r4, #12]
 8010b66:	071b      	lsls	r3, r3, #28
 8010b68:	d51d      	bpl.n	8010ba6 <_puts_r+0x66>
 8010b6a:	6923      	ldr	r3, [r4, #16]
 8010b6c:	b1db      	cbz	r3, 8010ba6 <_puts_r+0x66>
 8010b6e:	3e01      	subs	r6, #1
 8010b70:	68a3      	ldr	r3, [r4, #8]
 8010b72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010b76:	3b01      	subs	r3, #1
 8010b78:	60a3      	str	r3, [r4, #8]
 8010b7a:	b9e9      	cbnz	r1, 8010bb8 <_puts_r+0x78>
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	da2e      	bge.n	8010bde <_puts_r+0x9e>
 8010b80:	4622      	mov	r2, r4
 8010b82:	210a      	movs	r1, #10
 8010b84:	4628      	mov	r0, r5
 8010b86:	f000 f883 	bl	8010c90 <__swbuf_r>
 8010b8a:	3001      	adds	r0, #1
 8010b8c:	d011      	beq.n	8010bb2 <_puts_r+0x72>
 8010b8e:	200a      	movs	r0, #10
 8010b90:	e011      	b.n	8010bb6 <_puts_r+0x76>
 8010b92:	4b17      	ldr	r3, [pc, #92]	; (8010bf0 <_puts_r+0xb0>)
 8010b94:	429c      	cmp	r4, r3
 8010b96:	d101      	bne.n	8010b9c <_puts_r+0x5c>
 8010b98:	68ac      	ldr	r4, [r5, #8]
 8010b9a:	e7e3      	b.n	8010b64 <_puts_r+0x24>
 8010b9c:	4b15      	ldr	r3, [pc, #84]	; (8010bf4 <_puts_r+0xb4>)
 8010b9e:	429c      	cmp	r4, r3
 8010ba0:	bf08      	it	eq
 8010ba2:	68ec      	ldreq	r4, [r5, #12]
 8010ba4:	e7de      	b.n	8010b64 <_puts_r+0x24>
 8010ba6:	4621      	mov	r1, r4
 8010ba8:	4628      	mov	r0, r5
 8010baa:	f000 f8c3 	bl	8010d34 <__swsetup_r>
 8010bae:	2800      	cmp	r0, #0
 8010bb0:	d0dd      	beq.n	8010b6e <_puts_r+0x2e>
 8010bb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010bb6:	bd70      	pop	{r4, r5, r6, pc}
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	da04      	bge.n	8010bc6 <_puts_r+0x86>
 8010bbc:	69a2      	ldr	r2, [r4, #24]
 8010bbe:	429a      	cmp	r2, r3
 8010bc0:	dc06      	bgt.n	8010bd0 <_puts_r+0x90>
 8010bc2:	290a      	cmp	r1, #10
 8010bc4:	d004      	beq.n	8010bd0 <_puts_r+0x90>
 8010bc6:	6823      	ldr	r3, [r4, #0]
 8010bc8:	1c5a      	adds	r2, r3, #1
 8010bca:	6022      	str	r2, [r4, #0]
 8010bcc:	7019      	strb	r1, [r3, #0]
 8010bce:	e7cf      	b.n	8010b70 <_puts_r+0x30>
 8010bd0:	4622      	mov	r2, r4
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	f000 f85c 	bl	8010c90 <__swbuf_r>
 8010bd8:	3001      	adds	r0, #1
 8010bda:	d1c9      	bne.n	8010b70 <_puts_r+0x30>
 8010bdc:	e7e9      	b.n	8010bb2 <_puts_r+0x72>
 8010bde:	6823      	ldr	r3, [r4, #0]
 8010be0:	200a      	movs	r0, #10
 8010be2:	1c5a      	adds	r2, r3, #1
 8010be4:	6022      	str	r2, [r4, #0]
 8010be6:	7018      	strb	r0, [r3, #0]
 8010be8:	e7e5      	b.n	8010bb6 <_puts_r+0x76>
 8010bea:	bf00      	nop
 8010bec:	080154b0 	.word	0x080154b0
 8010bf0:	080154d0 	.word	0x080154d0
 8010bf4:	08015490 	.word	0x08015490

08010bf8 <puts>:
 8010bf8:	4b02      	ldr	r3, [pc, #8]	; (8010c04 <puts+0xc>)
 8010bfa:	4601      	mov	r1, r0
 8010bfc:	6818      	ldr	r0, [r3, #0]
 8010bfe:	f7ff bf9f 	b.w	8010b40 <_puts_r>
 8010c02:	bf00      	nop
 8010c04:	20001c38 	.word	0x20001c38

08010c08 <sniprintf>:
 8010c08:	b40c      	push	{r2, r3}
 8010c0a:	b530      	push	{r4, r5, lr}
 8010c0c:	4b17      	ldr	r3, [pc, #92]	; (8010c6c <sniprintf+0x64>)
 8010c0e:	1e0c      	subs	r4, r1, #0
 8010c10:	b09d      	sub	sp, #116	; 0x74
 8010c12:	681d      	ldr	r5, [r3, #0]
 8010c14:	da08      	bge.n	8010c28 <sniprintf+0x20>
 8010c16:	238b      	movs	r3, #139	; 0x8b
 8010c18:	602b      	str	r3, [r5, #0]
 8010c1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c1e:	b01d      	add	sp, #116	; 0x74
 8010c20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010c24:	b002      	add	sp, #8
 8010c26:	4770      	bx	lr
 8010c28:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010c2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010c30:	bf14      	ite	ne
 8010c32:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8010c36:	4623      	moveq	r3, r4
 8010c38:	9304      	str	r3, [sp, #16]
 8010c3a:	9307      	str	r3, [sp, #28]
 8010c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010c40:	9002      	str	r0, [sp, #8]
 8010c42:	9006      	str	r0, [sp, #24]
 8010c44:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010c48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010c4a:	ab21      	add	r3, sp, #132	; 0x84
 8010c4c:	a902      	add	r1, sp, #8
 8010c4e:	4628      	mov	r0, r5
 8010c50:	9301      	str	r3, [sp, #4]
 8010c52:	f001 fd0b 	bl	801266c <_svfiprintf_r>
 8010c56:	1c43      	adds	r3, r0, #1
 8010c58:	bfbc      	itt	lt
 8010c5a:	238b      	movlt	r3, #139	; 0x8b
 8010c5c:	602b      	strlt	r3, [r5, #0]
 8010c5e:	2c00      	cmp	r4, #0
 8010c60:	d0dd      	beq.n	8010c1e <sniprintf+0x16>
 8010c62:	9b02      	ldr	r3, [sp, #8]
 8010c64:	2200      	movs	r2, #0
 8010c66:	701a      	strb	r2, [r3, #0]
 8010c68:	e7d9      	b.n	8010c1e <sniprintf+0x16>
 8010c6a:	bf00      	nop
 8010c6c:	20001c38 	.word	0x20001c38

08010c70 <strcat>:
 8010c70:	b510      	push	{r4, lr}
 8010c72:	4603      	mov	r3, r0
 8010c74:	781a      	ldrb	r2, [r3, #0]
 8010c76:	1c5c      	adds	r4, r3, #1
 8010c78:	b93a      	cbnz	r2, 8010c8a <strcat+0x1a>
 8010c7a:	3b01      	subs	r3, #1
 8010c7c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c80:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c84:	2a00      	cmp	r2, #0
 8010c86:	d1f9      	bne.n	8010c7c <strcat+0xc>
 8010c88:	bd10      	pop	{r4, pc}
 8010c8a:	4623      	mov	r3, r4
 8010c8c:	e7f2      	b.n	8010c74 <strcat+0x4>
	...

08010c90 <__swbuf_r>:
 8010c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c92:	460e      	mov	r6, r1
 8010c94:	4614      	mov	r4, r2
 8010c96:	4605      	mov	r5, r0
 8010c98:	b118      	cbz	r0, 8010ca2 <__swbuf_r+0x12>
 8010c9a:	6983      	ldr	r3, [r0, #24]
 8010c9c:	b90b      	cbnz	r3, 8010ca2 <__swbuf_r+0x12>
 8010c9e:	f000 ffeb 	bl	8011c78 <__sinit>
 8010ca2:	4b21      	ldr	r3, [pc, #132]	; (8010d28 <__swbuf_r+0x98>)
 8010ca4:	429c      	cmp	r4, r3
 8010ca6:	d12a      	bne.n	8010cfe <__swbuf_r+0x6e>
 8010ca8:	686c      	ldr	r4, [r5, #4]
 8010caa:	69a3      	ldr	r3, [r4, #24]
 8010cac:	60a3      	str	r3, [r4, #8]
 8010cae:	89a3      	ldrh	r3, [r4, #12]
 8010cb0:	071a      	lsls	r2, r3, #28
 8010cb2:	d52e      	bpl.n	8010d12 <__swbuf_r+0x82>
 8010cb4:	6923      	ldr	r3, [r4, #16]
 8010cb6:	b363      	cbz	r3, 8010d12 <__swbuf_r+0x82>
 8010cb8:	6923      	ldr	r3, [r4, #16]
 8010cba:	6820      	ldr	r0, [r4, #0]
 8010cbc:	1ac0      	subs	r0, r0, r3
 8010cbe:	6963      	ldr	r3, [r4, #20]
 8010cc0:	b2f6      	uxtb	r6, r6
 8010cc2:	4283      	cmp	r3, r0
 8010cc4:	4637      	mov	r7, r6
 8010cc6:	dc04      	bgt.n	8010cd2 <__swbuf_r+0x42>
 8010cc8:	4621      	mov	r1, r4
 8010cca:	4628      	mov	r0, r5
 8010ccc:	f000 ff6a 	bl	8011ba4 <_fflush_r>
 8010cd0:	bb28      	cbnz	r0, 8010d1e <__swbuf_r+0x8e>
 8010cd2:	68a3      	ldr	r3, [r4, #8]
 8010cd4:	3b01      	subs	r3, #1
 8010cd6:	60a3      	str	r3, [r4, #8]
 8010cd8:	6823      	ldr	r3, [r4, #0]
 8010cda:	1c5a      	adds	r2, r3, #1
 8010cdc:	6022      	str	r2, [r4, #0]
 8010cde:	701e      	strb	r6, [r3, #0]
 8010ce0:	6963      	ldr	r3, [r4, #20]
 8010ce2:	3001      	adds	r0, #1
 8010ce4:	4283      	cmp	r3, r0
 8010ce6:	d004      	beq.n	8010cf2 <__swbuf_r+0x62>
 8010ce8:	89a3      	ldrh	r3, [r4, #12]
 8010cea:	07db      	lsls	r3, r3, #31
 8010cec:	d519      	bpl.n	8010d22 <__swbuf_r+0x92>
 8010cee:	2e0a      	cmp	r6, #10
 8010cf0:	d117      	bne.n	8010d22 <__swbuf_r+0x92>
 8010cf2:	4621      	mov	r1, r4
 8010cf4:	4628      	mov	r0, r5
 8010cf6:	f000 ff55 	bl	8011ba4 <_fflush_r>
 8010cfa:	b190      	cbz	r0, 8010d22 <__swbuf_r+0x92>
 8010cfc:	e00f      	b.n	8010d1e <__swbuf_r+0x8e>
 8010cfe:	4b0b      	ldr	r3, [pc, #44]	; (8010d2c <__swbuf_r+0x9c>)
 8010d00:	429c      	cmp	r4, r3
 8010d02:	d101      	bne.n	8010d08 <__swbuf_r+0x78>
 8010d04:	68ac      	ldr	r4, [r5, #8]
 8010d06:	e7d0      	b.n	8010caa <__swbuf_r+0x1a>
 8010d08:	4b09      	ldr	r3, [pc, #36]	; (8010d30 <__swbuf_r+0xa0>)
 8010d0a:	429c      	cmp	r4, r3
 8010d0c:	bf08      	it	eq
 8010d0e:	68ec      	ldreq	r4, [r5, #12]
 8010d10:	e7cb      	b.n	8010caa <__swbuf_r+0x1a>
 8010d12:	4621      	mov	r1, r4
 8010d14:	4628      	mov	r0, r5
 8010d16:	f000 f80d 	bl	8010d34 <__swsetup_r>
 8010d1a:	2800      	cmp	r0, #0
 8010d1c:	d0cc      	beq.n	8010cb8 <__swbuf_r+0x28>
 8010d1e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8010d22:	4638      	mov	r0, r7
 8010d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d26:	bf00      	nop
 8010d28:	080154b0 	.word	0x080154b0
 8010d2c:	080154d0 	.word	0x080154d0
 8010d30:	08015490 	.word	0x08015490

08010d34 <__swsetup_r>:
 8010d34:	4b32      	ldr	r3, [pc, #200]	; (8010e00 <__swsetup_r+0xcc>)
 8010d36:	b570      	push	{r4, r5, r6, lr}
 8010d38:	681d      	ldr	r5, [r3, #0]
 8010d3a:	4606      	mov	r6, r0
 8010d3c:	460c      	mov	r4, r1
 8010d3e:	b125      	cbz	r5, 8010d4a <__swsetup_r+0x16>
 8010d40:	69ab      	ldr	r3, [r5, #24]
 8010d42:	b913      	cbnz	r3, 8010d4a <__swsetup_r+0x16>
 8010d44:	4628      	mov	r0, r5
 8010d46:	f000 ff97 	bl	8011c78 <__sinit>
 8010d4a:	4b2e      	ldr	r3, [pc, #184]	; (8010e04 <__swsetup_r+0xd0>)
 8010d4c:	429c      	cmp	r4, r3
 8010d4e:	d10f      	bne.n	8010d70 <__swsetup_r+0x3c>
 8010d50:	686c      	ldr	r4, [r5, #4]
 8010d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d56:	b29a      	uxth	r2, r3
 8010d58:	0715      	lsls	r5, r2, #28
 8010d5a:	d42c      	bmi.n	8010db6 <__swsetup_r+0x82>
 8010d5c:	06d0      	lsls	r0, r2, #27
 8010d5e:	d411      	bmi.n	8010d84 <__swsetup_r+0x50>
 8010d60:	2209      	movs	r2, #9
 8010d62:	6032      	str	r2, [r6, #0]
 8010d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d68:	81a3      	strh	r3, [r4, #12]
 8010d6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010d6e:	e03e      	b.n	8010dee <__swsetup_r+0xba>
 8010d70:	4b25      	ldr	r3, [pc, #148]	; (8010e08 <__swsetup_r+0xd4>)
 8010d72:	429c      	cmp	r4, r3
 8010d74:	d101      	bne.n	8010d7a <__swsetup_r+0x46>
 8010d76:	68ac      	ldr	r4, [r5, #8]
 8010d78:	e7eb      	b.n	8010d52 <__swsetup_r+0x1e>
 8010d7a:	4b24      	ldr	r3, [pc, #144]	; (8010e0c <__swsetup_r+0xd8>)
 8010d7c:	429c      	cmp	r4, r3
 8010d7e:	bf08      	it	eq
 8010d80:	68ec      	ldreq	r4, [r5, #12]
 8010d82:	e7e6      	b.n	8010d52 <__swsetup_r+0x1e>
 8010d84:	0751      	lsls	r1, r2, #29
 8010d86:	d512      	bpl.n	8010dae <__swsetup_r+0x7a>
 8010d88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d8a:	b141      	cbz	r1, 8010d9e <__swsetup_r+0x6a>
 8010d8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010d90:	4299      	cmp	r1, r3
 8010d92:	d002      	beq.n	8010d9a <__swsetup_r+0x66>
 8010d94:	4630      	mov	r0, r6
 8010d96:	f001 fb67 	bl	8012468 <_free_r>
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	6363      	str	r3, [r4, #52]	; 0x34
 8010d9e:	89a3      	ldrh	r3, [r4, #12]
 8010da0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010da4:	81a3      	strh	r3, [r4, #12]
 8010da6:	2300      	movs	r3, #0
 8010da8:	6063      	str	r3, [r4, #4]
 8010daa:	6923      	ldr	r3, [r4, #16]
 8010dac:	6023      	str	r3, [r4, #0]
 8010dae:	89a3      	ldrh	r3, [r4, #12]
 8010db0:	f043 0308 	orr.w	r3, r3, #8
 8010db4:	81a3      	strh	r3, [r4, #12]
 8010db6:	6923      	ldr	r3, [r4, #16]
 8010db8:	b94b      	cbnz	r3, 8010dce <__swsetup_r+0x9a>
 8010dba:	89a3      	ldrh	r3, [r4, #12]
 8010dbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010dc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010dc4:	d003      	beq.n	8010dce <__swsetup_r+0x9a>
 8010dc6:	4621      	mov	r1, r4
 8010dc8:	4630      	mov	r0, r6
 8010dca:	f001 f811 	bl	8011df0 <__smakebuf_r>
 8010dce:	89a2      	ldrh	r2, [r4, #12]
 8010dd0:	f012 0301 	ands.w	r3, r2, #1
 8010dd4:	d00c      	beq.n	8010df0 <__swsetup_r+0xbc>
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	60a3      	str	r3, [r4, #8]
 8010dda:	6963      	ldr	r3, [r4, #20]
 8010ddc:	425b      	negs	r3, r3
 8010dde:	61a3      	str	r3, [r4, #24]
 8010de0:	6923      	ldr	r3, [r4, #16]
 8010de2:	b953      	cbnz	r3, 8010dfa <__swsetup_r+0xc6>
 8010de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010de8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8010dec:	d1ba      	bne.n	8010d64 <__swsetup_r+0x30>
 8010dee:	bd70      	pop	{r4, r5, r6, pc}
 8010df0:	0792      	lsls	r2, r2, #30
 8010df2:	bf58      	it	pl
 8010df4:	6963      	ldrpl	r3, [r4, #20]
 8010df6:	60a3      	str	r3, [r4, #8]
 8010df8:	e7f2      	b.n	8010de0 <__swsetup_r+0xac>
 8010dfa:	2000      	movs	r0, #0
 8010dfc:	e7f7      	b.n	8010dee <__swsetup_r+0xba>
 8010dfe:	bf00      	nop
 8010e00:	20001c38 	.word	0x20001c38
 8010e04:	080154b0 	.word	0x080154b0
 8010e08:	080154d0 	.word	0x080154d0
 8010e0c:	08015490 	.word	0x08015490

08010e10 <quorem>:
 8010e10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e14:	6903      	ldr	r3, [r0, #16]
 8010e16:	690c      	ldr	r4, [r1, #16]
 8010e18:	42a3      	cmp	r3, r4
 8010e1a:	4680      	mov	r8, r0
 8010e1c:	f2c0 8082 	blt.w	8010f24 <quorem+0x114>
 8010e20:	3c01      	subs	r4, #1
 8010e22:	f101 0714 	add.w	r7, r1, #20
 8010e26:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8010e2a:	f100 0614 	add.w	r6, r0, #20
 8010e2e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8010e32:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8010e36:	eb06 030c 	add.w	r3, r6, ip
 8010e3a:	3501      	adds	r5, #1
 8010e3c:	eb07 090c 	add.w	r9, r7, ip
 8010e40:	9301      	str	r3, [sp, #4]
 8010e42:	fbb0 f5f5 	udiv	r5, r0, r5
 8010e46:	b395      	cbz	r5, 8010eae <quorem+0x9e>
 8010e48:	f04f 0a00 	mov.w	sl, #0
 8010e4c:	4638      	mov	r0, r7
 8010e4e:	46b6      	mov	lr, r6
 8010e50:	46d3      	mov	fp, sl
 8010e52:	f850 2b04 	ldr.w	r2, [r0], #4
 8010e56:	b293      	uxth	r3, r2
 8010e58:	fb05 a303 	mla	r3, r5, r3, sl
 8010e5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010e60:	b29b      	uxth	r3, r3
 8010e62:	ebab 0303 	sub.w	r3, fp, r3
 8010e66:	0c12      	lsrs	r2, r2, #16
 8010e68:	f8de b000 	ldr.w	fp, [lr]
 8010e6c:	fb05 a202 	mla	r2, r5, r2, sl
 8010e70:	fa13 f38b 	uxtah	r3, r3, fp
 8010e74:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8010e78:	fa1f fb82 	uxth.w	fp, r2
 8010e7c:	f8de 2000 	ldr.w	r2, [lr]
 8010e80:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8010e84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010e88:	b29b      	uxth	r3, r3
 8010e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010e8e:	4581      	cmp	r9, r0
 8010e90:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8010e94:	f84e 3b04 	str.w	r3, [lr], #4
 8010e98:	d2db      	bcs.n	8010e52 <quorem+0x42>
 8010e9a:	f856 300c 	ldr.w	r3, [r6, ip]
 8010e9e:	b933      	cbnz	r3, 8010eae <quorem+0x9e>
 8010ea0:	9b01      	ldr	r3, [sp, #4]
 8010ea2:	3b04      	subs	r3, #4
 8010ea4:	429e      	cmp	r6, r3
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	d330      	bcc.n	8010f0c <quorem+0xfc>
 8010eaa:	f8c8 4010 	str.w	r4, [r8, #16]
 8010eae:	4640      	mov	r0, r8
 8010eb0:	f001 fa06 	bl	80122c0 <__mcmp>
 8010eb4:	2800      	cmp	r0, #0
 8010eb6:	db25      	blt.n	8010f04 <quorem+0xf4>
 8010eb8:	3501      	adds	r5, #1
 8010eba:	4630      	mov	r0, r6
 8010ebc:	f04f 0c00 	mov.w	ip, #0
 8010ec0:	f857 2b04 	ldr.w	r2, [r7], #4
 8010ec4:	f8d0 e000 	ldr.w	lr, [r0]
 8010ec8:	b293      	uxth	r3, r2
 8010eca:	ebac 0303 	sub.w	r3, ip, r3
 8010ece:	0c12      	lsrs	r2, r2, #16
 8010ed0:	fa13 f38e 	uxtah	r3, r3, lr
 8010ed4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010ed8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010edc:	b29b      	uxth	r3, r3
 8010ede:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010ee2:	45b9      	cmp	r9, r7
 8010ee4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010ee8:	f840 3b04 	str.w	r3, [r0], #4
 8010eec:	d2e8      	bcs.n	8010ec0 <quorem+0xb0>
 8010eee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8010ef2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8010ef6:	b92a      	cbnz	r2, 8010f04 <quorem+0xf4>
 8010ef8:	3b04      	subs	r3, #4
 8010efa:	429e      	cmp	r6, r3
 8010efc:	461a      	mov	r2, r3
 8010efe:	d30b      	bcc.n	8010f18 <quorem+0x108>
 8010f00:	f8c8 4010 	str.w	r4, [r8, #16]
 8010f04:	4628      	mov	r0, r5
 8010f06:	b003      	add	sp, #12
 8010f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f0c:	6812      	ldr	r2, [r2, #0]
 8010f0e:	3b04      	subs	r3, #4
 8010f10:	2a00      	cmp	r2, #0
 8010f12:	d1ca      	bne.n	8010eaa <quorem+0x9a>
 8010f14:	3c01      	subs	r4, #1
 8010f16:	e7c5      	b.n	8010ea4 <quorem+0x94>
 8010f18:	6812      	ldr	r2, [r2, #0]
 8010f1a:	3b04      	subs	r3, #4
 8010f1c:	2a00      	cmp	r2, #0
 8010f1e:	d1ef      	bne.n	8010f00 <quorem+0xf0>
 8010f20:	3c01      	subs	r4, #1
 8010f22:	e7ea      	b.n	8010efa <quorem+0xea>
 8010f24:	2000      	movs	r0, #0
 8010f26:	e7ee      	b.n	8010f06 <quorem+0xf6>

08010f28 <_dtoa_r>:
 8010f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f2c:	ec57 6b10 	vmov	r6, r7, d0
 8010f30:	b097      	sub	sp, #92	; 0x5c
 8010f32:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010f34:	9106      	str	r1, [sp, #24]
 8010f36:	4604      	mov	r4, r0
 8010f38:	920b      	str	r2, [sp, #44]	; 0x2c
 8010f3a:	9312      	str	r3, [sp, #72]	; 0x48
 8010f3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010f40:	e9cd 6700 	strd	r6, r7, [sp]
 8010f44:	b93d      	cbnz	r5, 8010f56 <_dtoa_r+0x2e>
 8010f46:	2010      	movs	r0, #16
 8010f48:	f000 ff92 	bl	8011e70 <malloc>
 8010f4c:	6260      	str	r0, [r4, #36]	; 0x24
 8010f4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010f52:	6005      	str	r5, [r0, #0]
 8010f54:	60c5      	str	r5, [r0, #12]
 8010f56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010f58:	6819      	ldr	r1, [r3, #0]
 8010f5a:	b151      	cbz	r1, 8010f72 <_dtoa_r+0x4a>
 8010f5c:	685a      	ldr	r2, [r3, #4]
 8010f5e:	604a      	str	r2, [r1, #4]
 8010f60:	2301      	movs	r3, #1
 8010f62:	4093      	lsls	r3, r2
 8010f64:	608b      	str	r3, [r1, #8]
 8010f66:	4620      	mov	r0, r4
 8010f68:	f000 ffc9 	bl	8011efe <_Bfree>
 8010f6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010f6e:	2200      	movs	r2, #0
 8010f70:	601a      	str	r2, [r3, #0]
 8010f72:	1e3b      	subs	r3, r7, #0
 8010f74:	bfbb      	ittet	lt
 8010f76:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010f7a:	9301      	strlt	r3, [sp, #4]
 8010f7c:	2300      	movge	r3, #0
 8010f7e:	2201      	movlt	r2, #1
 8010f80:	bfac      	ite	ge
 8010f82:	f8c8 3000 	strge.w	r3, [r8]
 8010f86:	f8c8 2000 	strlt.w	r2, [r8]
 8010f8a:	4baf      	ldr	r3, [pc, #700]	; (8011248 <_dtoa_r+0x320>)
 8010f8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010f90:	ea33 0308 	bics.w	r3, r3, r8
 8010f94:	d114      	bne.n	8010fc0 <_dtoa_r+0x98>
 8010f96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010f98:	f242 730f 	movw	r3, #9999	; 0x270f
 8010f9c:	6013      	str	r3, [r2, #0]
 8010f9e:	9b00      	ldr	r3, [sp, #0]
 8010fa0:	b923      	cbnz	r3, 8010fac <_dtoa_r+0x84>
 8010fa2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8010fa6:	2800      	cmp	r0, #0
 8010fa8:	f000 8542 	beq.w	8011a30 <_dtoa_r+0xb08>
 8010fac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010fae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801125c <_dtoa_r+0x334>
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	f000 8544 	beq.w	8011a40 <_dtoa_r+0xb18>
 8010fb8:	f10b 0303 	add.w	r3, fp, #3
 8010fbc:	f000 bd3e 	b.w	8011a3c <_dtoa_r+0xb14>
 8010fc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010fc4:	2200      	movs	r2, #0
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	4630      	mov	r0, r6
 8010fca:	4639      	mov	r1, r7
 8010fcc:	f7ef fda4 	bl	8000b18 <__aeabi_dcmpeq>
 8010fd0:	4681      	mov	r9, r0
 8010fd2:	b168      	cbz	r0, 8010ff0 <_dtoa_r+0xc8>
 8010fd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010fd6:	2301      	movs	r3, #1
 8010fd8:	6013      	str	r3, [r2, #0]
 8010fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	f000 8524 	beq.w	8011a2a <_dtoa_r+0xb02>
 8010fe2:	4b9a      	ldr	r3, [pc, #616]	; (801124c <_dtoa_r+0x324>)
 8010fe4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010fe6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8010fea:	6013      	str	r3, [r2, #0]
 8010fec:	f000 bd28 	b.w	8011a40 <_dtoa_r+0xb18>
 8010ff0:	aa14      	add	r2, sp, #80	; 0x50
 8010ff2:	a915      	add	r1, sp, #84	; 0x54
 8010ff4:	ec47 6b10 	vmov	d0, r6, r7
 8010ff8:	4620      	mov	r0, r4
 8010ffa:	f001 f9d8 	bl	80123ae <__d2b>
 8010ffe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8011002:	9004      	str	r0, [sp, #16]
 8011004:	2d00      	cmp	r5, #0
 8011006:	d07c      	beq.n	8011102 <_dtoa_r+0x1da>
 8011008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801100c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8011010:	46b2      	mov	sl, r6
 8011012:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8011016:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801101a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801101e:	2200      	movs	r2, #0
 8011020:	4b8b      	ldr	r3, [pc, #556]	; (8011250 <_dtoa_r+0x328>)
 8011022:	4650      	mov	r0, sl
 8011024:	4659      	mov	r1, fp
 8011026:	f7ef f957 	bl	80002d8 <__aeabi_dsub>
 801102a:	a381      	add	r3, pc, #516	; (adr r3, 8011230 <_dtoa_r+0x308>)
 801102c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011030:	f7ef fb0a 	bl	8000648 <__aeabi_dmul>
 8011034:	a380      	add	r3, pc, #512	; (adr r3, 8011238 <_dtoa_r+0x310>)
 8011036:	e9d3 2300 	ldrd	r2, r3, [r3]
 801103a:	f7ef f94f 	bl	80002dc <__adddf3>
 801103e:	4606      	mov	r6, r0
 8011040:	4628      	mov	r0, r5
 8011042:	460f      	mov	r7, r1
 8011044:	f7ef fa96 	bl	8000574 <__aeabi_i2d>
 8011048:	a37d      	add	r3, pc, #500	; (adr r3, 8011240 <_dtoa_r+0x318>)
 801104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801104e:	f7ef fafb 	bl	8000648 <__aeabi_dmul>
 8011052:	4602      	mov	r2, r0
 8011054:	460b      	mov	r3, r1
 8011056:	4630      	mov	r0, r6
 8011058:	4639      	mov	r1, r7
 801105a:	f7ef f93f 	bl	80002dc <__adddf3>
 801105e:	4606      	mov	r6, r0
 8011060:	460f      	mov	r7, r1
 8011062:	f7ef fda1 	bl	8000ba8 <__aeabi_d2iz>
 8011066:	2200      	movs	r2, #0
 8011068:	4682      	mov	sl, r0
 801106a:	2300      	movs	r3, #0
 801106c:	4630      	mov	r0, r6
 801106e:	4639      	mov	r1, r7
 8011070:	f7ef fd5c 	bl	8000b2c <__aeabi_dcmplt>
 8011074:	b148      	cbz	r0, 801108a <_dtoa_r+0x162>
 8011076:	4650      	mov	r0, sl
 8011078:	f7ef fa7c 	bl	8000574 <__aeabi_i2d>
 801107c:	4632      	mov	r2, r6
 801107e:	463b      	mov	r3, r7
 8011080:	f7ef fd4a 	bl	8000b18 <__aeabi_dcmpeq>
 8011084:	b908      	cbnz	r0, 801108a <_dtoa_r+0x162>
 8011086:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801108a:	f1ba 0f16 	cmp.w	sl, #22
 801108e:	d859      	bhi.n	8011144 <_dtoa_r+0x21c>
 8011090:	4970      	ldr	r1, [pc, #448]	; (8011254 <_dtoa_r+0x32c>)
 8011092:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8011096:	e9dd 2300 	ldrd	r2, r3, [sp]
 801109a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801109e:	f7ef fd63 	bl	8000b68 <__aeabi_dcmpgt>
 80110a2:	2800      	cmp	r0, #0
 80110a4:	d050      	beq.n	8011148 <_dtoa_r+0x220>
 80110a6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80110aa:	2300      	movs	r3, #0
 80110ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80110ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80110b0:	1b5d      	subs	r5, r3, r5
 80110b2:	f1b5 0801 	subs.w	r8, r5, #1
 80110b6:	bf49      	itett	mi
 80110b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80110bc:	2300      	movpl	r3, #0
 80110be:	9305      	strmi	r3, [sp, #20]
 80110c0:	f04f 0800 	movmi.w	r8, #0
 80110c4:	bf58      	it	pl
 80110c6:	9305      	strpl	r3, [sp, #20]
 80110c8:	f1ba 0f00 	cmp.w	sl, #0
 80110cc:	db3e      	blt.n	801114c <_dtoa_r+0x224>
 80110ce:	2300      	movs	r3, #0
 80110d0:	44d0      	add	r8, sl
 80110d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80110d6:	9307      	str	r3, [sp, #28]
 80110d8:	9b06      	ldr	r3, [sp, #24]
 80110da:	2b09      	cmp	r3, #9
 80110dc:	f200 8090 	bhi.w	8011200 <_dtoa_r+0x2d8>
 80110e0:	2b05      	cmp	r3, #5
 80110e2:	bfc4      	itt	gt
 80110e4:	3b04      	subgt	r3, #4
 80110e6:	9306      	strgt	r3, [sp, #24]
 80110e8:	9b06      	ldr	r3, [sp, #24]
 80110ea:	f1a3 0302 	sub.w	r3, r3, #2
 80110ee:	bfcc      	ite	gt
 80110f0:	2500      	movgt	r5, #0
 80110f2:	2501      	movle	r5, #1
 80110f4:	2b03      	cmp	r3, #3
 80110f6:	f200 808f 	bhi.w	8011218 <_dtoa_r+0x2f0>
 80110fa:	e8df f003 	tbb	[pc, r3]
 80110fe:	7f7d      	.short	0x7f7d
 8011100:	7131      	.short	0x7131
 8011102:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8011106:	441d      	add	r5, r3
 8011108:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801110c:	2820      	cmp	r0, #32
 801110e:	dd13      	ble.n	8011138 <_dtoa_r+0x210>
 8011110:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8011114:	9b00      	ldr	r3, [sp, #0]
 8011116:	fa08 f800 	lsl.w	r8, r8, r0
 801111a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801111e:	fa23 f000 	lsr.w	r0, r3, r0
 8011122:	ea48 0000 	orr.w	r0, r8, r0
 8011126:	f7ef fa15 	bl	8000554 <__aeabi_ui2d>
 801112a:	2301      	movs	r3, #1
 801112c:	4682      	mov	sl, r0
 801112e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8011132:	3d01      	subs	r5, #1
 8011134:	9313      	str	r3, [sp, #76]	; 0x4c
 8011136:	e772      	b.n	801101e <_dtoa_r+0xf6>
 8011138:	9b00      	ldr	r3, [sp, #0]
 801113a:	f1c0 0020 	rsb	r0, r0, #32
 801113e:	fa03 f000 	lsl.w	r0, r3, r0
 8011142:	e7f0      	b.n	8011126 <_dtoa_r+0x1fe>
 8011144:	2301      	movs	r3, #1
 8011146:	e7b1      	b.n	80110ac <_dtoa_r+0x184>
 8011148:	900f      	str	r0, [sp, #60]	; 0x3c
 801114a:	e7b0      	b.n	80110ae <_dtoa_r+0x186>
 801114c:	9b05      	ldr	r3, [sp, #20]
 801114e:	eba3 030a 	sub.w	r3, r3, sl
 8011152:	9305      	str	r3, [sp, #20]
 8011154:	f1ca 0300 	rsb	r3, sl, #0
 8011158:	9307      	str	r3, [sp, #28]
 801115a:	2300      	movs	r3, #0
 801115c:	930e      	str	r3, [sp, #56]	; 0x38
 801115e:	e7bb      	b.n	80110d8 <_dtoa_r+0x1b0>
 8011160:	2301      	movs	r3, #1
 8011162:	930a      	str	r3, [sp, #40]	; 0x28
 8011164:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011166:	2b00      	cmp	r3, #0
 8011168:	dd59      	ble.n	801121e <_dtoa_r+0x2f6>
 801116a:	9302      	str	r3, [sp, #8]
 801116c:	4699      	mov	r9, r3
 801116e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011170:	2200      	movs	r2, #0
 8011172:	6072      	str	r2, [r6, #4]
 8011174:	2204      	movs	r2, #4
 8011176:	f102 0014 	add.w	r0, r2, #20
 801117a:	4298      	cmp	r0, r3
 801117c:	6871      	ldr	r1, [r6, #4]
 801117e:	d953      	bls.n	8011228 <_dtoa_r+0x300>
 8011180:	4620      	mov	r0, r4
 8011182:	f000 fe88 	bl	8011e96 <_Balloc>
 8011186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011188:	6030      	str	r0, [r6, #0]
 801118a:	f1b9 0f0e 	cmp.w	r9, #14
 801118e:	f8d3 b000 	ldr.w	fp, [r3]
 8011192:	f200 80e6 	bhi.w	8011362 <_dtoa_r+0x43a>
 8011196:	2d00      	cmp	r5, #0
 8011198:	f000 80e3 	beq.w	8011362 <_dtoa_r+0x43a>
 801119c:	ed9d 7b00 	vldr	d7, [sp]
 80111a0:	f1ba 0f00 	cmp.w	sl, #0
 80111a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80111a8:	dd74      	ble.n	8011294 <_dtoa_r+0x36c>
 80111aa:	4a2a      	ldr	r2, [pc, #168]	; (8011254 <_dtoa_r+0x32c>)
 80111ac:	f00a 030f 	and.w	r3, sl, #15
 80111b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80111b4:	ed93 7b00 	vldr	d7, [r3]
 80111b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80111bc:	06f0      	lsls	r0, r6, #27
 80111be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80111c2:	d565      	bpl.n	8011290 <_dtoa_r+0x368>
 80111c4:	4b24      	ldr	r3, [pc, #144]	; (8011258 <_dtoa_r+0x330>)
 80111c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80111ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80111ce:	f7ef fb65 	bl	800089c <__aeabi_ddiv>
 80111d2:	e9cd 0100 	strd	r0, r1, [sp]
 80111d6:	f006 060f 	and.w	r6, r6, #15
 80111da:	2503      	movs	r5, #3
 80111dc:	4f1e      	ldr	r7, [pc, #120]	; (8011258 <_dtoa_r+0x330>)
 80111de:	e04c      	b.n	801127a <_dtoa_r+0x352>
 80111e0:	2301      	movs	r3, #1
 80111e2:	930a      	str	r3, [sp, #40]	; 0x28
 80111e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80111e6:	4453      	add	r3, sl
 80111e8:	f103 0901 	add.w	r9, r3, #1
 80111ec:	9302      	str	r3, [sp, #8]
 80111ee:	464b      	mov	r3, r9
 80111f0:	2b01      	cmp	r3, #1
 80111f2:	bfb8      	it	lt
 80111f4:	2301      	movlt	r3, #1
 80111f6:	e7ba      	b.n	801116e <_dtoa_r+0x246>
 80111f8:	2300      	movs	r3, #0
 80111fa:	e7b2      	b.n	8011162 <_dtoa_r+0x23a>
 80111fc:	2300      	movs	r3, #0
 80111fe:	e7f0      	b.n	80111e2 <_dtoa_r+0x2ba>
 8011200:	2501      	movs	r5, #1
 8011202:	2300      	movs	r3, #0
 8011204:	9306      	str	r3, [sp, #24]
 8011206:	950a      	str	r5, [sp, #40]	; 0x28
 8011208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801120c:	9302      	str	r3, [sp, #8]
 801120e:	4699      	mov	r9, r3
 8011210:	2200      	movs	r2, #0
 8011212:	2312      	movs	r3, #18
 8011214:	920b      	str	r2, [sp, #44]	; 0x2c
 8011216:	e7aa      	b.n	801116e <_dtoa_r+0x246>
 8011218:	2301      	movs	r3, #1
 801121a:	930a      	str	r3, [sp, #40]	; 0x28
 801121c:	e7f4      	b.n	8011208 <_dtoa_r+0x2e0>
 801121e:	2301      	movs	r3, #1
 8011220:	9302      	str	r3, [sp, #8]
 8011222:	4699      	mov	r9, r3
 8011224:	461a      	mov	r2, r3
 8011226:	e7f5      	b.n	8011214 <_dtoa_r+0x2ec>
 8011228:	3101      	adds	r1, #1
 801122a:	6071      	str	r1, [r6, #4]
 801122c:	0052      	lsls	r2, r2, #1
 801122e:	e7a2      	b.n	8011176 <_dtoa_r+0x24e>
 8011230:	636f4361 	.word	0x636f4361
 8011234:	3fd287a7 	.word	0x3fd287a7
 8011238:	8b60c8b3 	.word	0x8b60c8b3
 801123c:	3fc68a28 	.word	0x3fc68a28
 8011240:	509f79fb 	.word	0x509f79fb
 8011244:	3fd34413 	.word	0x3fd34413
 8011248:	7ff00000 	.word	0x7ff00000
 801124c:	0801570d 	.word	0x0801570d
 8011250:	3ff80000 	.word	0x3ff80000
 8011254:	08015518 	.word	0x08015518
 8011258:	080154f0 	.word	0x080154f0
 801125c:	0801548b 	.word	0x0801548b
 8011260:	07f1      	lsls	r1, r6, #31
 8011262:	d508      	bpl.n	8011276 <_dtoa_r+0x34e>
 8011264:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011268:	e9d7 2300 	ldrd	r2, r3, [r7]
 801126c:	f7ef f9ec 	bl	8000648 <__aeabi_dmul>
 8011270:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011274:	3501      	adds	r5, #1
 8011276:	1076      	asrs	r6, r6, #1
 8011278:	3708      	adds	r7, #8
 801127a:	2e00      	cmp	r6, #0
 801127c:	d1f0      	bne.n	8011260 <_dtoa_r+0x338>
 801127e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011282:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011286:	f7ef fb09 	bl	800089c <__aeabi_ddiv>
 801128a:	e9cd 0100 	strd	r0, r1, [sp]
 801128e:	e01a      	b.n	80112c6 <_dtoa_r+0x39e>
 8011290:	2502      	movs	r5, #2
 8011292:	e7a3      	b.n	80111dc <_dtoa_r+0x2b4>
 8011294:	f000 80a0 	beq.w	80113d8 <_dtoa_r+0x4b0>
 8011298:	f1ca 0600 	rsb	r6, sl, #0
 801129c:	4b9f      	ldr	r3, [pc, #636]	; (801151c <_dtoa_r+0x5f4>)
 801129e:	4fa0      	ldr	r7, [pc, #640]	; (8011520 <_dtoa_r+0x5f8>)
 80112a0:	f006 020f 	and.w	r2, r6, #15
 80112a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80112a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80112b0:	f7ef f9ca 	bl	8000648 <__aeabi_dmul>
 80112b4:	e9cd 0100 	strd	r0, r1, [sp]
 80112b8:	1136      	asrs	r6, r6, #4
 80112ba:	2300      	movs	r3, #0
 80112bc:	2502      	movs	r5, #2
 80112be:	2e00      	cmp	r6, #0
 80112c0:	d17f      	bne.n	80113c2 <_dtoa_r+0x49a>
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d1e1      	bne.n	801128a <_dtoa_r+0x362>
 80112c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	f000 8087 	beq.w	80113dc <_dtoa_r+0x4b4>
 80112ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80112d2:	2200      	movs	r2, #0
 80112d4:	4b93      	ldr	r3, [pc, #588]	; (8011524 <_dtoa_r+0x5fc>)
 80112d6:	4630      	mov	r0, r6
 80112d8:	4639      	mov	r1, r7
 80112da:	f7ef fc27 	bl	8000b2c <__aeabi_dcmplt>
 80112de:	2800      	cmp	r0, #0
 80112e0:	d07c      	beq.n	80113dc <_dtoa_r+0x4b4>
 80112e2:	f1b9 0f00 	cmp.w	r9, #0
 80112e6:	d079      	beq.n	80113dc <_dtoa_r+0x4b4>
 80112e8:	9b02      	ldr	r3, [sp, #8]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	dd35      	ble.n	801135a <_dtoa_r+0x432>
 80112ee:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80112f2:	9308      	str	r3, [sp, #32]
 80112f4:	4639      	mov	r1, r7
 80112f6:	2200      	movs	r2, #0
 80112f8:	4b8b      	ldr	r3, [pc, #556]	; (8011528 <_dtoa_r+0x600>)
 80112fa:	4630      	mov	r0, r6
 80112fc:	f7ef f9a4 	bl	8000648 <__aeabi_dmul>
 8011300:	e9cd 0100 	strd	r0, r1, [sp]
 8011304:	9f02      	ldr	r7, [sp, #8]
 8011306:	3501      	adds	r5, #1
 8011308:	4628      	mov	r0, r5
 801130a:	f7ef f933 	bl	8000574 <__aeabi_i2d>
 801130e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011312:	f7ef f999 	bl	8000648 <__aeabi_dmul>
 8011316:	2200      	movs	r2, #0
 8011318:	4b84      	ldr	r3, [pc, #528]	; (801152c <_dtoa_r+0x604>)
 801131a:	f7ee ffdf 	bl	80002dc <__adddf3>
 801131e:	4605      	mov	r5, r0
 8011320:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8011324:	2f00      	cmp	r7, #0
 8011326:	d15d      	bne.n	80113e4 <_dtoa_r+0x4bc>
 8011328:	2200      	movs	r2, #0
 801132a:	4b81      	ldr	r3, [pc, #516]	; (8011530 <_dtoa_r+0x608>)
 801132c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011330:	f7ee ffd2 	bl	80002d8 <__aeabi_dsub>
 8011334:	462a      	mov	r2, r5
 8011336:	4633      	mov	r3, r6
 8011338:	e9cd 0100 	strd	r0, r1, [sp]
 801133c:	f7ef fc14 	bl	8000b68 <__aeabi_dcmpgt>
 8011340:	2800      	cmp	r0, #0
 8011342:	f040 8288 	bne.w	8011856 <_dtoa_r+0x92e>
 8011346:	462a      	mov	r2, r5
 8011348:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801134c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011350:	f7ef fbec 	bl	8000b2c <__aeabi_dcmplt>
 8011354:	2800      	cmp	r0, #0
 8011356:	f040 827c 	bne.w	8011852 <_dtoa_r+0x92a>
 801135a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801135e:	e9cd 2300 	strd	r2, r3, [sp]
 8011362:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011364:	2b00      	cmp	r3, #0
 8011366:	f2c0 8150 	blt.w	801160a <_dtoa_r+0x6e2>
 801136a:	f1ba 0f0e 	cmp.w	sl, #14
 801136e:	f300 814c 	bgt.w	801160a <_dtoa_r+0x6e2>
 8011372:	4b6a      	ldr	r3, [pc, #424]	; (801151c <_dtoa_r+0x5f4>)
 8011374:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011378:	ed93 7b00 	vldr	d7, [r3]
 801137c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801137e:	2b00      	cmp	r3, #0
 8011380:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011384:	f280 80d8 	bge.w	8011538 <_dtoa_r+0x610>
 8011388:	f1b9 0f00 	cmp.w	r9, #0
 801138c:	f300 80d4 	bgt.w	8011538 <_dtoa_r+0x610>
 8011390:	f040 825e 	bne.w	8011850 <_dtoa_r+0x928>
 8011394:	2200      	movs	r2, #0
 8011396:	4b66      	ldr	r3, [pc, #408]	; (8011530 <_dtoa_r+0x608>)
 8011398:	ec51 0b17 	vmov	r0, r1, d7
 801139c:	f7ef f954 	bl	8000648 <__aeabi_dmul>
 80113a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113a4:	f7ef fbd6 	bl	8000b54 <__aeabi_dcmpge>
 80113a8:	464f      	mov	r7, r9
 80113aa:	464e      	mov	r6, r9
 80113ac:	2800      	cmp	r0, #0
 80113ae:	f040 8234 	bne.w	801181a <_dtoa_r+0x8f2>
 80113b2:	2331      	movs	r3, #49	; 0x31
 80113b4:	f10b 0501 	add.w	r5, fp, #1
 80113b8:	f88b 3000 	strb.w	r3, [fp]
 80113bc:	f10a 0a01 	add.w	sl, sl, #1
 80113c0:	e22f      	b.n	8011822 <_dtoa_r+0x8fa>
 80113c2:	07f2      	lsls	r2, r6, #31
 80113c4:	d505      	bpl.n	80113d2 <_dtoa_r+0x4aa>
 80113c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80113ca:	f7ef f93d 	bl	8000648 <__aeabi_dmul>
 80113ce:	3501      	adds	r5, #1
 80113d0:	2301      	movs	r3, #1
 80113d2:	1076      	asrs	r6, r6, #1
 80113d4:	3708      	adds	r7, #8
 80113d6:	e772      	b.n	80112be <_dtoa_r+0x396>
 80113d8:	2502      	movs	r5, #2
 80113da:	e774      	b.n	80112c6 <_dtoa_r+0x39e>
 80113dc:	f8cd a020 	str.w	sl, [sp, #32]
 80113e0:	464f      	mov	r7, r9
 80113e2:	e791      	b.n	8011308 <_dtoa_r+0x3e0>
 80113e4:	4b4d      	ldr	r3, [pc, #308]	; (801151c <_dtoa_r+0x5f4>)
 80113e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80113ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80113ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d047      	beq.n	8011484 <_dtoa_r+0x55c>
 80113f4:	4602      	mov	r2, r0
 80113f6:	460b      	mov	r3, r1
 80113f8:	2000      	movs	r0, #0
 80113fa:	494e      	ldr	r1, [pc, #312]	; (8011534 <_dtoa_r+0x60c>)
 80113fc:	f7ef fa4e 	bl	800089c <__aeabi_ddiv>
 8011400:	462a      	mov	r2, r5
 8011402:	4633      	mov	r3, r6
 8011404:	f7ee ff68 	bl	80002d8 <__aeabi_dsub>
 8011408:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801140c:	465d      	mov	r5, fp
 801140e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011412:	f7ef fbc9 	bl	8000ba8 <__aeabi_d2iz>
 8011416:	4606      	mov	r6, r0
 8011418:	f7ef f8ac 	bl	8000574 <__aeabi_i2d>
 801141c:	4602      	mov	r2, r0
 801141e:	460b      	mov	r3, r1
 8011420:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011424:	f7ee ff58 	bl	80002d8 <__aeabi_dsub>
 8011428:	3630      	adds	r6, #48	; 0x30
 801142a:	f805 6b01 	strb.w	r6, [r5], #1
 801142e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011432:	e9cd 0100 	strd	r0, r1, [sp]
 8011436:	f7ef fb79 	bl	8000b2c <__aeabi_dcmplt>
 801143a:	2800      	cmp	r0, #0
 801143c:	d163      	bne.n	8011506 <_dtoa_r+0x5de>
 801143e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011442:	2000      	movs	r0, #0
 8011444:	4937      	ldr	r1, [pc, #220]	; (8011524 <_dtoa_r+0x5fc>)
 8011446:	f7ee ff47 	bl	80002d8 <__aeabi_dsub>
 801144a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801144e:	f7ef fb6d 	bl	8000b2c <__aeabi_dcmplt>
 8011452:	2800      	cmp	r0, #0
 8011454:	f040 80b7 	bne.w	80115c6 <_dtoa_r+0x69e>
 8011458:	eba5 030b 	sub.w	r3, r5, fp
 801145c:	429f      	cmp	r7, r3
 801145e:	f77f af7c 	ble.w	801135a <_dtoa_r+0x432>
 8011462:	2200      	movs	r2, #0
 8011464:	4b30      	ldr	r3, [pc, #192]	; (8011528 <_dtoa_r+0x600>)
 8011466:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801146a:	f7ef f8ed 	bl	8000648 <__aeabi_dmul>
 801146e:	2200      	movs	r2, #0
 8011470:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011474:	4b2c      	ldr	r3, [pc, #176]	; (8011528 <_dtoa_r+0x600>)
 8011476:	e9dd 0100 	ldrd	r0, r1, [sp]
 801147a:	f7ef f8e5 	bl	8000648 <__aeabi_dmul>
 801147e:	e9cd 0100 	strd	r0, r1, [sp]
 8011482:	e7c4      	b.n	801140e <_dtoa_r+0x4e6>
 8011484:	462a      	mov	r2, r5
 8011486:	4633      	mov	r3, r6
 8011488:	f7ef f8de 	bl	8000648 <__aeabi_dmul>
 801148c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011490:	eb0b 0507 	add.w	r5, fp, r7
 8011494:	465e      	mov	r6, fp
 8011496:	e9dd 0100 	ldrd	r0, r1, [sp]
 801149a:	f7ef fb85 	bl	8000ba8 <__aeabi_d2iz>
 801149e:	4607      	mov	r7, r0
 80114a0:	f7ef f868 	bl	8000574 <__aeabi_i2d>
 80114a4:	3730      	adds	r7, #48	; 0x30
 80114a6:	4602      	mov	r2, r0
 80114a8:	460b      	mov	r3, r1
 80114aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80114ae:	f7ee ff13 	bl	80002d8 <__aeabi_dsub>
 80114b2:	f806 7b01 	strb.w	r7, [r6], #1
 80114b6:	42ae      	cmp	r6, r5
 80114b8:	e9cd 0100 	strd	r0, r1, [sp]
 80114bc:	f04f 0200 	mov.w	r2, #0
 80114c0:	d126      	bne.n	8011510 <_dtoa_r+0x5e8>
 80114c2:	4b1c      	ldr	r3, [pc, #112]	; (8011534 <_dtoa_r+0x60c>)
 80114c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80114c8:	f7ee ff08 	bl	80002dc <__adddf3>
 80114cc:	4602      	mov	r2, r0
 80114ce:	460b      	mov	r3, r1
 80114d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80114d4:	f7ef fb48 	bl	8000b68 <__aeabi_dcmpgt>
 80114d8:	2800      	cmp	r0, #0
 80114da:	d174      	bne.n	80115c6 <_dtoa_r+0x69e>
 80114dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80114e0:	2000      	movs	r0, #0
 80114e2:	4914      	ldr	r1, [pc, #80]	; (8011534 <_dtoa_r+0x60c>)
 80114e4:	f7ee fef8 	bl	80002d8 <__aeabi_dsub>
 80114e8:	4602      	mov	r2, r0
 80114ea:	460b      	mov	r3, r1
 80114ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80114f0:	f7ef fb1c 	bl	8000b2c <__aeabi_dcmplt>
 80114f4:	2800      	cmp	r0, #0
 80114f6:	f43f af30 	beq.w	801135a <_dtoa_r+0x432>
 80114fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80114fe:	2b30      	cmp	r3, #48	; 0x30
 8011500:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8011504:	d002      	beq.n	801150c <_dtoa_r+0x5e4>
 8011506:	f8dd a020 	ldr.w	sl, [sp, #32]
 801150a:	e04a      	b.n	80115a2 <_dtoa_r+0x67a>
 801150c:	4615      	mov	r5, r2
 801150e:	e7f4      	b.n	80114fa <_dtoa_r+0x5d2>
 8011510:	4b05      	ldr	r3, [pc, #20]	; (8011528 <_dtoa_r+0x600>)
 8011512:	f7ef f899 	bl	8000648 <__aeabi_dmul>
 8011516:	e9cd 0100 	strd	r0, r1, [sp]
 801151a:	e7bc      	b.n	8011496 <_dtoa_r+0x56e>
 801151c:	08015518 	.word	0x08015518
 8011520:	080154f0 	.word	0x080154f0
 8011524:	3ff00000 	.word	0x3ff00000
 8011528:	40240000 	.word	0x40240000
 801152c:	401c0000 	.word	0x401c0000
 8011530:	40140000 	.word	0x40140000
 8011534:	3fe00000 	.word	0x3fe00000
 8011538:	e9dd 6700 	ldrd	r6, r7, [sp]
 801153c:	465d      	mov	r5, fp
 801153e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011542:	4630      	mov	r0, r6
 8011544:	4639      	mov	r1, r7
 8011546:	f7ef f9a9 	bl	800089c <__aeabi_ddiv>
 801154a:	f7ef fb2d 	bl	8000ba8 <__aeabi_d2iz>
 801154e:	4680      	mov	r8, r0
 8011550:	f7ef f810 	bl	8000574 <__aeabi_i2d>
 8011554:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011558:	f7ef f876 	bl	8000648 <__aeabi_dmul>
 801155c:	4602      	mov	r2, r0
 801155e:	460b      	mov	r3, r1
 8011560:	4630      	mov	r0, r6
 8011562:	4639      	mov	r1, r7
 8011564:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8011568:	f7ee feb6 	bl	80002d8 <__aeabi_dsub>
 801156c:	f805 6b01 	strb.w	r6, [r5], #1
 8011570:	eba5 060b 	sub.w	r6, r5, fp
 8011574:	45b1      	cmp	r9, r6
 8011576:	4602      	mov	r2, r0
 8011578:	460b      	mov	r3, r1
 801157a:	d139      	bne.n	80115f0 <_dtoa_r+0x6c8>
 801157c:	f7ee feae 	bl	80002dc <__adddf3>
 8011580:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011584:	4606      	mov	r6, r0
 8011586:	460f      	mov	r7, r1
 8011588:	f7ef faee 	bl	8000b68 <__aeabi_dcmpgt>
 801158c:	b9c8      	cbnz	r0, 80115c2 <_dtoa_r+0x69a>
 801158e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011592:	4630      	mov	r0, r6
 8011594:	4639      	mov	r1, r7
 8011596:	f7ef fabf 	bl	8000b18 <__aeabi_dcmpeq>
 801159a:	b110      	cbz	r0, 80115a2 <_dtoa_r+0x67a>
 801159c:	f018 0f01 	tst.w	r8, #1
 80115a0:	d10f      	bne.n	80115c2 <_dtoa_r+0x69a>
 80115a2:	9904      	ldr	r1, [sp, #16]
 80115a4:	4620      	mov	r0, r4
 80115a6:	f000 fcaa 	bl	8011efe <_Bfree>
 80115aa:	2300      	movs	r3, #0
 80115ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80115ae:	702b      	strb	r3, [r5, #0]
 80115b0:	f10a 0301 	add.w	r3, sl, #1
 80115b4:	6013      	str	r3, [r2, #0]
 80115b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	f000 8241 	beq.w	8011a40 <_dtoa_r+0xb18>
 80115be:	601d      	str	r5, [r3, #0]
 80115c0:	e23e      	b.n	8011a40 <_dtoa_r+0xb18>
 80115c2:	f8cd a020 	str.w	sl, [sp, #32]
 80115c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80115ca:	2a39      	cmp	r2, #57	; 0x39
 80115cc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80115d0:	d108      	bne.n	80115e4 <_dtoa_r+0x6bc>
 80115d2:	459b      	cmp	fp, r3
 80115d4:	d10a      	bne.n	80115ec <_dtoa_r+0x6c4>
 80115d6:	9b08      	ldr	r3, [sp, #32]
 80115d8:	3301      	adds	r3, #1
 80115da:	9308      	str	r3, [sp, #32]
 80115dc:	2330      	movs	r3, #48	; 0x30
 80115de:	f88b 3000 	strb.w	r3, [fp]
 80115e2:	465b      	mov	r3, fp
 80115e4:	781a      	ldrb	r2, [r3, #0]
 80115e6:	3201      	adds	r2, #1
 80115e8:	701a      	strb	r2, [r3, #0]
 80115ea:	e78c      	b.n	8011506 <_dtoa_r+0x5de>
 80115ec:	461d      	mov	r5, r3
 80115ee:	e7ea      	b.n	80115c6 <_dtoa_r+0x69e>
 80115f0:	2200      	movs	r2, #0
 80115f2:	4b9b      	ldr	r3, [pc, #620]	; (8011860 <_dtoa_r+0x938>)
 80115f4:	f7ef f828 	bl	8000648 <__aeabi_dmul>
 80115f8:	2200      	movs	r2, #0
 80115fa:	2300      	movs	r3, #0
 80115fc:	4606      	mov	r6, r0
 80115fe:	460f      	mov	r7, r1
 8011600:	f7ef fa8a 	bl	8000b18 <__aeabi_dcmpeq>
 8011604:	2800      	cmp	r0, #0
 8011606:	d09a      	beq.n	801153e <_dtoa_r+0x616>
 8011608:	e7cb      	b.n	80115a2 <_dtoa_r+0x67a>
 801160a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801160c:	2a00      	cmp	r2, #0
 801160e:	f000 808b 	beq.w	8011728 <_dtoa_r+0x800>
 8011612:	9a06      	ldr	r2, [sp, #24]
 8011614:	2a01      	cmp	r2, #1
 8011616:	dc6e      	bgt.n	80116f6 <_dtoa_r+0x7ce>
 8011618:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801161a:	2a00      	cmp	r2, #0
 801161c:	d067      	beq.n	80116ee <_dtoa_r+0x7c6>
 801161e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011622:	9f07      	ldr	r7, [sp, #28]
 8011624:	9d05      	ldr	r5, [sp, #20]
 8011626:	9a05      	ldr	r2, [sp, #20]
 8011628:	2101      	movs	r1, #1
 801162a:	441a      	add	r2, r3
 801162c:	4620      	mov	r0, r4
 801162e:	9205      	str	r2, [sp, #20]
 8011630:	4498      	add	r8, r3
 8011632:	f000 fd04 	bl	801203e <__i2b>
 8011636:	4606      	mov	r6, r0
 8011638:	2d00      	cmp	r5, #0
 801163a:	dd0c      	ble.n	8011656 <_dtoa_r+0x72e>
 801163c:	f1b8 0f00 	cmp.w	r8, #0
 8011640:	dd09      	ble.n	8011656 <_dtoa_r+0x72e>
 8011642:	4545      	cmp	r5, r8
 8011644:	9a05      	ldr	r2, [sp, #20]
 8011646:	462b      	mov	r3, r5
 8011648:	bfa8      	it	ge
 801164a:	4643      	movge	r3, r8
 801164c:	1ad2      	subs	r2, r2, r3
 801164e:	9205      	str	r2, [sp, #20]
 8011650:	1aed      	subs	r5, r5, r3
 8011652:	eba8 0803 	sub.w	r8, r8, r3
 8011656:	9b07      	ldr	r3, [sp, #28]
 8011658:	b1eb      	cbz	r3, 8011696 <_dtoa_r+0x76e>
 801165a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801165c:	2b00      	cmp	r3, #0
 801165e:	d067      	beq.n	8011730 <_dtoa_r+0x808>
 8011660:	b18f      	cbz	r7, 8011686 <_dtoa_r+0x75e>
 8011662:	4631      	mov	r1, r6
 8011664:	463a      	mov	r2, r7
 8011666:	4620      	mov	r0, r4
 8011668:	f000 fd88 	bl	801217c <__pow5mult>
 801166c:	9a04      	ldr	r2, [sp, #16]
 801166e:	4601      	mov	r1, r0
 8011670:	4606      	mov	r6, r0
 8011672:	4620      	mov	r0, r4
 8011674:	f000 fcec 	bl	8012050 <__multiply>
 8011678:	9904      	ldr	r1, [sp, #16]
 801167a:	9008      	str	r0, [sp, #32]
 801167c:	4620      	mov	r0, r4
 801167e:	f000 fc3e 	bl	8011efe <_Bfree>
 8011682:	9b08      	ldr	r3, [sp, #32]
 8011684:	9304      	str	r3, [sp, #16]
 8011686:	9b07      	ldr	r3, [sp, #28]
 8011688:	1bda      	subs	r2, r3, r7
 801168a:	d004      	beq.n	8011696 <_dtoa_r+0x76e>
 801168c:	9904      	ldr	r1, [sp, #16]
 801168e:	4620      	mov	r0, r4
 8011690:	f000 fd74 	bl	801217c <__pow5mult>
 8011694:	9004      	str	r0, [sp, #16]
 8011696:	2101      	movs	r1, #1
 8011698:	4620      	mov	r0, r4
 801169a:	f000 fcd0 	bl	801203e <__i2b>
 801169e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80116a0:	4607      	mov	r7, r0
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	f000 81d0 	beq.w	8011a48 <_dtoa_r+0xb20>
 80116a8:	461a      	mov	r2, r3
 80116aa:	4601      	mov	r1, r0
 80116ac:	4620      	mov	r0, r4
 80116ae:	f000 fd65 	bl	801217c <__pow5mult>
 80116b2:	9b06      	ldr	r3, [sp, #24]
 80116b4:	2b01      	cmp	r3, #1
 80116b6:	4607      	mov	r7, r0
 80116b8:	dc40      	bgt.n	801173c <_dtoa_r+0x814>
 80116ba:	9b00      	ldr	r3, [sp, #0]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d139      	bne.n	8011734 <_dtoa_r+0x80c>
 80116c0:	9b01      	ldr	r3, [sp, #4]
 80116c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d136      	bne.n	8011738 <_dtoa_r+0x810>
 80116ca:	9b01      	ldr	r3, [sp, #4]
 80116cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80116d0:	0d1b      	lsrs	r3, r3, #20
 80116d2:	051b      	lsls	r3, r3, #20
 80116d4:	b12b      	cbz	r3, 80116e2 <_dtoa_r+0x7ba>
 80116d6:	9b05      	ldr	r3, [sp, #20]
 80116d8:	3301      	adds	r3, #1
 80116da:	9305      	str	r3, [sp, #20]
 80116dc:	f108 0801 	add.w	r8, r8, #1
 80116e0:	2301      	movs	r3, #1
 80116e2:	9307      	str	r3, [sp, #28]
 80116e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d12a      	bne.n	8011740 <_dtoa_r+0x818>
 80116ea:	2001      	movs	r0, #1
 80116ec:	e030      	b.n	8011750 <_dtoa_r+0x828>
 80116ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80116f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80116f4:	e795      	b.n	8011622 <_dtoa_r+0x6fa>
 80116f6:	9b07      	ldr	r3, [sp, #28]
 80116f8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80116fc:	42bb      	cmp	r3, r7
 80116fe:	bfbf      	itttt	lt
 8011700:	9b07      	ldrlt	r3, [sp, #28]
 8011702:	9707      	strlt	r7, [sp, #28]
 8011704:	1afa      	sublt	r2, r7, r3
 8011706:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8011708:	bfbb      	ittet	lt
 801170a:	189b      	addlt	r3, r3, r2
 801170c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801170e:	1bdf      	subge	r7, r3, r7
 8011710:	2700      	movlt	r7, #0
 8011712:	f1b9 0f00 	cmp.w	r9, #0
 8011716:	bfb5      	itete	lt
 8011718:	9b05      	ldrlt	r3, [sp, #20]
 801171a:	9d05      	ldrge	r5, [sp, #20]
 801171c:	eba3 0509 	sublt.w	r5, r3, r9
 8011720:	464b      	movge	r3, r9
 8011722:	bfb8      	it	lt
 8011724:	2300      	movlt	r3, #0
 8011726:	e77e      	b.n	8011626 <_dtoa_r+0x6fe>
 8011728:	9f07      	ldr	r7, [sp, #28]
 801172a:	9d05      	ldr	r5, [sp, #20]
 801172c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801172e:	e783      	b.n	8011638 <_dtoa_r+0x710>
 8011730:	9a07      	ldr	r2, [sp, #28]
 8011732:	e7ab      	b.n	801168c <_dtoa_r+0x764>
 8011734:	2300      	movs	r3, #0
 8011736:	e7d4      	b.n	80116e2 <_dtoa_r+0x7ba>
 8011738:	9b00      	ldr	r3, [sp, #0]
 801173a:	e7d2      	b.n	80116e2 <_dtoa_r+0x7ba>
 801173c:	2300      	movs	r3, #0
 801173e:	9307      	str	r3, [sp, #28]
 8011740:	693b      	ldr	r3, [r7, #16]
 8011742:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8011746:	6918      	ldr	r0, [r3, #16]
 8011748:	f000 fc2b 	bl	8011fa2 <__hi0bits>
 801174c:	f1c0 0020 	rsb	r0, r0, #32
 8011750:	4440      	add	r0, r8
 8011752:	f010 001f 	ands.w	r0, r0, #31
 8011756:	d047      	beq.n	80117e8 <_dtoa_r+0x8c0>
 8011758:	f1c0 0320 	rsb	r3, r0, #32
 801175c:	2b04      	cmp	r3, #4
 801175e:	dd3b      	ble.n	80117d8 <_dtoa_r+0x8b0>
 8011760:	9b05      	ldr	r3, [sp, #20]
 8011762:	f1c0 001c 	rsb	r0, r0, #28
 8011766:	4403      	add	r3, r0
 8011768:	9305      	str	r3, [sp, #20]
 801176a:	4405      	add	r5, r0
 801176c:	4480      	add	r8, r0
 801176e:	9b05      	ldr	r3, [sp, #20]
 8011770:	2b00      	cmp	r3, #0
 8011772:	dd05      	ble.n	8011780 <_dtoa_r+0x858>
 8011774:	461a      	mov	r2, r3
 8011776:	9904      	ldr	r1, [sp, #16]
 8011778:	4620      	mov	r0, r4
 801177a:	f000 fd4d 	bl	8012218 <__lshift>
 801177e:	9004      	str	r0, [sp, #16]
 8011780:	f1b8 0f00 	cmp.w	r8, #0
 8011784:	dd05      	ble.n	8011792 <_dtoa_r+0x86a>
 8011786:	4639      	mov	r1, r7
 8011788:	4642      	mov	r2, r8
 801178a:	4620      	mov	r0, r4
 801178c:	f000 fd44 	bl	8012218 <__lshift>
 8011790:	4607      	mov	r7, r0
 8011792:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011794:	b353      	cbz	r3, 80117ec <_dtoa_r+0x8c4>
 8011796:	4639      	mov	r1, r7
 8011798:	9804      	ldr	r0, [sp, #16]
 801179a:	f000 fd91 	bl	80122c0 <__mcmp>
 801179e:	2800      	cmp	r0, #0
 80117a0:	da24      	bge.n	80117ec <_dtoa_r+0x8c4>
 80117a2:	2300      	movs	r3, #0
 80117a4:	220a      	movs	r2, #10
 80117a6:	9904      	ldr	r1, [sp, #16]
 80117a8:	4620      	mov	r0, r4
 80117aa:	f000 fbbf 	bl	8011f2c <__multadd>
 80117ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117b0:	9004      	str	r0, [sp, #16]
 80117b2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	f000 814d 	beq.w	8011a56 <_dtoa_r+0xb2e>
 80117bc:	2300      	movs	r3, #0
 80117be:	4631      	mov	r1, r6
 80117c0:	220a      	movs	r2, #10
 80117c2:	4620      	mov	r0, r4
 80117c4:	f000 fbb2 	bl	8011f2c <__multadd>
 80117c8:	9b02      	ldr	r3, [sp, #8]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	4606      	mov	r6, r0
 80117ce:	dc4f      	bgt.n	8011870 <_dtoa_r+0x948>
 80117d0:	9b06      	ldr	r3, [sp, #24]
 80117d2:	2b02      	cmp	r3, #2
 80117d4:	dd4c      	ble.n	8011870 <_dtoa_r+0x948>
 80117d6:	e011      	b.n	80117fc <_dtoa_r+0x8d4>
 80117d8:	d0c9      	beq.n	801176e <_dtoa_r+0x846>
 80117da:	9a05      	ldr	r2, [sp, #20]
 80117dc:	331c      	adds	r3, #28
 80117de:	441a      	add	r2, r3
 80117e0:	9205      	str	r2, [sp, #20]
 80117e2:	441d      	add	r5, r3
 80117e4:	4498      	add	r8, r3
 80117e6:	e7c2      	b.n	801176e <_dtoa_r+0x846>
 80117e8:	4603      	mov	r3, r0
 80117ea:	e7f6      	b.n	80117da <_dtoa_r+0x8b2>
 80117ec:	f1b9 0f00 	cmp.w	r9, #0
 80117f0:	dc38      	bgt.n	8011864 <_dtoa_r+0x93c>
 80117f2:	9b06      	ldr	r3, [sp, #24]
 80117f4:	2b02      	cmp	r3, #2
 80117f6:	dd35      	ble.n	8011864 <_dtoa_r+0x93c>
 80117f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80117fc:	9b02      	ldr	r3, [sp, #8]
 80117fe:	b963      	cbnz	r3, 801181a <_dtoa_r+0x8f2>
 8011800:	4639      	mov	r1, r7
 8011802:	2205      	movs	r2, #5
 8011804:	4620      	mov	r0, r4
 8011806:	f000 fb91 	bl	8011f2c <__multadd>
 801180a:	4601      	mov	r1, r0
 801180c:	4607      	mov	r7, r0
 801180e:	9804      	ldr	r0, [sp, #16]
 8011810:	f000 fd56 	bl	80122c0 <__mcmp>
 8011814:	2800      	cmp	r0, #0
 8011816:	f73f adcc 	bgt.w	80113b2 <_dtoa_r+0x48a>
 801181a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801181c:	465d      	mov	r5, fp
 801181e:	ea6f 0a03 	mvn.w	sl, r3
 8011822:	f04f 0900 	mov.w	r9, #0
 8011826:	4639      	mov	r1, r7
 8011828:	4620      	mov	r0, r4
 801182a:	f000 fb68 	bl	8011efe <_Bfree>
 801182e:	2e00      	cmp	r6, #0
 8011830:	f43f aeb7 	beq.w	80115a2 <_dtoa_r+0x67a>
 8011834:	f1b9 0f00 	cmp.w	r9, #0
 8011838:	d005      	beq.n	8011846 <_dtoa_r+0x91e>
 801183a:	45b1      	cmp	r9, r6
 801183c:	d003      	beq.n	8011846 <_dtoa_r+0x91e>
 801183e:	4649      	mov	r1, r9
 8011840:	4620      	mov	r0, r4
 8011842:	f000 fb5c 	bl	8011efe <_Bfree>
 8011846:	4631      	mov	r1, r6
 8011848:	4620      	mov	r0, r4
 801184a:	f000 fb58 	bl	8011efe <_Bfree>
 801184e:	e6a8      	b.n	80115a2 <_dtoa_r+0x67a>
 8011850:	2700      	movs	r7, #0
 8011852:	463e      	mov	r6, r7
 8011854:	e7e1      	b.n	801181a <_dtoa_r+0x8f2>
 8011856:	f8dd a020 	ldr.w	sl, [sp, #32]
 801185a:	463e      	mov	r6, r7
 801185c:	e5a9      	b.n	80113b2 <_dtoa_r+0x48a>
 801185e:	bf00      	nop
 8011860:	40240000 	.word	0x40240000
 8011864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011866:	f8cd 9008 	str.w	r9, [sp, #8]
 801186a:	2b00      	cmp	r3, #0
 801186c:	f000 80fa 	beq.w	8011a64 <_dtoa_r+0xb3c>
 8011870:	2d00      	cmp	r5, #0
 8011872:	dd05      	ble.n	8011880 <_dtoa_r+0x958>
 8011874:	4631      	mov	r1, r6
 8011876:	462a      	mov	r2, r5
 8011878:	4620      	mov	r0, r4
 801187a:	f000 fccd 	bl	8012218 <__lshift>
 801187e:	4606      	mov	r6, r0
 8011880:	9b07      	ldr	r3, [sp, #28]
 8011882:	2b00      	cmp	r3, #0
 8011884:	d04c      	beq.n	8011920 <_dtoa_r+0x9f8>
 8011886:	6871      	ldr	r1, [r6, #4]
 8011888:	4620      	mov	r0, r4
 801188a:	f000 fb04 	bl	8011e96 <_Balloc>
 801188e:	6932      	ldr	r2, [r6, #16]
 8011890:	3202      	adds	r2, #2
 8011892:	4605      	mov	r5, r0
 8011894:	0092      	lsls	r2, r2, #2
 8011896:	f106 010c 	add.w	r1, r6, #12
 801189a:	300c      	adds	r0, #12
 801189c:	f000 faf0 	bl	8011e80 <memcpy>
 80118a0:	2201      	movs	r2, #1
 80118a2:	4629      	mov	r1, r5
 80118a4:	4620      	mov	r0, r4
 80118a6:	f000 fcb7 	bl	8012218 <__lshift>
 80118aa:	9b00      	ldr	r3, [sp, #0]
 80118ac:	f8cd b014 	str.w	fp, [sp, #20]
 80118b0:	f003 0301 	and.w	r3, r3, #1
 80118b4:	46b1      	mov	r9, r6
 80118b6:	9307      	str	r3, [sp, #28]
 80118b8:	4606      	mov	r6, r0
 80118ba:	4639      	mov	r1, r7
 80118bc:	9804      	ldr	r0, [sp, #16]
 80118be:	f7ff faa7 	bl	8010e10 <quorem>
 80118c2:	4649      	mov	r1, r9
 80118c4:	4605      	mov	r5, r0
 80118c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80118ca:	9804      	ldr	r0, [sp, #16]
 80118cc:	f000 fcf8 	bl	80122c0 <__mcmp>
 80118d0:	4632      	mov	r2, r6
 80118d2:	9000      	str	r0, [sp, #0]
 80118d4:	4639      	mov	r1, r7
 80118d6:	4620      	mov	r0, r4
 80118d8:	f000 fd0c 	bl	80122f4 <__mdiff>
 80118dc:	68c3      	ldr	r3, [r0, #12]
 80118de:	4602      	mov	r2, r0
 80118e0:	bb03      	cbnz	r3, 8011924 <_dtoa_r+0x9fc>
 80118e2:	4601      	mov	r1, r0
 80118e4:	9008      	str	r0, [sp, #32]
 80118e6:	9804      	ldr	r0, [sp, #16]
 80118e8:	f000 fcea 	bl	80122c0 <__mcmp>
 80118ec:	9a08      	ldr	r2, [sp, #32]
 80118ee:	4603      	mov	r3, r0
 80118f0:	4611      	mov	r1, r2
 80118f2:	4620      	mov	r0, r4
 80118f4:	9308      	str	r3, [sp, #32]
 80118f6:	f000 fb02 	bl	8011efe <_Bfree>
 80118fa:	9b08      	ldr	r3, [sp, #32]
 80118fc:	b9a3      	cbnz	r3, 8011928 <_dtoa_r+0xa00>
 80118fe:	9a06      	ldr	r2, [sp, #24]
 8011900:	b992      	cbnz	r2, 8011928 <_dtoa_r+0xa00>
 8011902:	9a07      	ldr	r2, [sp, #28]
 8011904:	b982      	cbnz	r2, 8011928 <_dtoa_r+0xa00>
 8011906:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801190a:	d029      	beq.n	8011960 <_dtoa_r+0xa38>
 801190c:	9b00      	ldr	r3, [sp, #0]
 801190e:	2b00      	cmp	r3, #0
 8011910:	dd01      	ble.n	8011916 <_dtoa_r+0x9ee>
 8011912:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8011916:	9b05      	ldr	r3, [sp, #20]
 8011918:	1c5d      	adds	r5, r3, #1
 801191a:	f883 8000 	strb.w	r8, [r3]
 801191e:	e782      	b.n	8011826 <_dtoa_r+0x8fe>
 8011920:	4630      	mov	r0, r6
 8011922:	e7c2      	b.n	80118aa <_dtoa_r+0x982>
 8011924:	2301      	movs	r3, #1
 8011926:	e7e3      	b.n	80118f0 <_dtoa_r+0x9c8>
 8011928:	9a00      	ldr	r2, [sp, #0]
 801192a:	2a00      	cmp	r2, #0
 801192c:	db04      	blt.n	8011938 <_dtoa_r+0xa10>
 801192e:	d125      	bne.n	801197c <_dtoa_r+0xa54>
 8011930:	9a06      	ldr	r2, [sp, #24]
 8011932:	bb1a      	cbnz	r2, 801197c <_dtoa_r+0xa54>
 8011934:	9a07      	ldr	r2, [sp, #28]
 8011936:	bb0a      	cbnz	r2, 801197c <_dtoa_r+0xa54>
 8011938:	2b00      	cmp	r3, #0
 801193a:	ddec      	ble.n	8011916 <_dtoa_r+0x9ee>
 801193c:	2201      	movs	r2, #1
 801193e:	9904      	ldr	r1, [sp, #16]
 8011940:	4620      	mov	r0, r4
 8011942:	f000 fc69 	bl	8012218 <__lshift>
 8011946:	4639      	mov	r1, r7
 8011948:	9004      	str	r0, [sp, #16]
 801194a:	f000 fcb9 	bl	80122c0 <__mcmp>
 801194e:	2800      	cmp	r0, #0
 8011950:	dc03      	bgt.n	801195a <_dtoa_r+0xa32>
 8011952:	d1e0      	bne.n	8011916 <_dtoa_r+0x9ee>
 8011954:	f018 0f01 	tst.w	r8, #1
 8011958:	d0dd      	beq.n	8011916 <_dtoa_r+0x9ee>
 801195a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801195e:	d1d8      	bne.n	8011912 <_dtoa_r+0x9ea>
 8011960:	9b05      	ldr	r3, [sp, #20]
 8011962:	9a05      	ldr	r2, [sp, #20]
 8011964:	1c5d      	adds	r5, r3, #1
 8011966:	2339      	movs	r3, #57	; 0x39
 8011968:	7013      	strb	r3, [r2, #0]
 801196a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801196e:	2b39      	cmp	r3, #57	; 0x39
 8011970:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8011974:	d04f      	beq.n	8011a16 <_dtoa_r+0xaee>
 8011976:	3301      	adds	r3, #1
 8011978:	7013      	strb	r3, [r2, #0]
 801197a:	e754      	b.n	8011826 <_dtoa_r+0x8fe>
 801197c:	9a05      	ldr	r2, [sp, #20]
 801197e:	2b00      	cmp	r3, #0
 8011980:	f102 0501 	add.w	r5, r2, #1
 8011984:	dd06      	ble.n	8011994 <_dtoa_r+0xa6c>
 8011986:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801198a:	d0e9      	beq.n	8011960 <_dtoa_r+0xa38>
 801198c:	f108 0801 	add.w	r8, r8, #1
 8011990:	9b05      	ldr	r3, [sp, #20]
 8011992:	e7c2      	b.n	801191a <_dtoa_r+0x9f2>
 8011994:	9a02      	ldr	r2, [sp, #8]
 8011996:	f805 8c01 	strb.w	r8, [r5, #-1]
 801199a:	eba5 030b 	sub.w	r3, r5, fp
 801199e:	4293      	cmp	r3, r2
 80119a0:	d021      	beq.n	80119e6 <_dtoa_r+0xabe>
 80119a2:	2300      	movs	r3, #0
 80119a4:	220a      	movs	r2, #10
 80119a6:	9904      	ldr	r1, [sp, #16]
 80119a8:	4620      	mov	r0, r4
 80119aa:	f000 fabf 	bl	8011f2c <__multadd>
 80119ae:	45b1      	cmp	r9, r6
 80119b0:	9004      	str	r0, [sp, #16]
 80119b2:	f04f 0300 	mov.w	r3, #0
 80119b6:	f04f 020a 	mov.w	r2, #10
 80119ba:	4649      	mov	r1, r9
 80119bc:	4620      	mov	r0, r4
 80119be:	d105      	bne.n	80119cc <_dtoa_r+0xaa4>
 80119c0:	f000 fab4 	bl	8011f2c <__multadd>
 80119c4:	4681      	mov	r9, r0
 80119c6:	4606      	mov	r6, r0
 80119c8:	9505      	str	r5, [sp, #20]
 80119ca:	e776      	b.n	80118ba <_dtoa_r+0x992>
 80119cc:	f000 faae 	bl	8011f2c <__multadd>
 80119d0:	4631      	mov	r1, r6
 80119d2:	4681      	mov	r9, r0
 80119d4:	2300      	movs	r3, #0
 80119d6:	220a      	movs	r2, #10
 80119d8:	4620      	mov	r0, r4
 80119da:	f000 faa7 	bl	8011f2c <__multadd>
 80119de:	4606      	mov	r6, r0
 80119e0:	e7f2      	b.n	80119c8 <_dtoa_r+0xaa0>
 80119e2:	f04f 0900 	mov.w	r9, #0
 80119e6:	2201      	movs	r2, #1
 80119e8:	9904      	ldr	r1, [sp, #16]
 80119ea:	4620      	mov	r0, r4
 80119ec:	f000 fc14 	bl	8012218 <__lshift>
 80119f0:	4639      	mov	r1, r7
 80119f2:	9004      	str	r0, [sp, #16]
 80119f4:	f000 fc64 	bl	80122c0 <__mcmp>
 80119f8:	2800      	cmp	r0, #0
 80119fa:	dcb6      	bgt.n	801196a <_dtoa_r+0xa42>
 80119fc:	d102      	bne.n	8011a04 <_dtoa_r+0xadc>
 80119fe:	f018 0f01 	tst.w	r8, #1
 8011a02:	d1b2      	bne.n	801196a <_dtoa_r+0xa42>
 8011a04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011a08:	2b30      	cmp	r3, #48	; 0x30
 8011a0a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8011a0e:	f47f af0a 	bne.w	8011826 <_dtoa_r+0x8fe>
 8011a12:	4615      	mov	r5, r2
 8011a14:	e7f6      	b.n	8011a04 <_dtoa_r+0xadc>
 8011a16:	4593      	cmp	fp, r2
 8011a18:	d105      	bne.n	8011a26 <_dtoa_r+0xafe>
 8011a1a:	2331      	movs	r3, #49	; 0x31
 8011a1c:	f10a 0a01 	add.w	sl, sl, #1
 8011a20:	f88b 3000 	strb.w	r3, [fp]
 8011a24:	e6ff      	b.n	8011826 <_dtoa_r+0x8fe>
 8011a26:	4615      	mov	r5, r2
 8011a28:	e79f      	b.n	801196a <_dtoa_r+0xa42>
 8011a2a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8011a90 <_dtoa_r+0xb68>
 8011a2e:	e007      	b.n	8011a40 <_dtoa_r+0xb18>
 8011a30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011a32:	f8df b060 	ldr.w	fp, [pc, #96]	; 8011a94 <_dtoa_r+0xb6c>
 8011a36:	b11b      	cbz	r3, 8011a40 <_dtoa_r+0xb18>
 8011a38:	f10b 0308 	add.w	r3, fp, #8
 8011a3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011a3e:	6013      	str	r3, [r2, #0]
 8011a40:	4658      	mov	r0, fp
 8011a42:	b017      	add	sp, #92	; 0x5c
 8011a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a48:	9b06      	ldr	r3, [sp, #24]
 8011a4a:	2b01      	cmp	r3, #1
 8011a4c:	f77f ae35 	ble.w	80116ba <_dtoa_r+0x792>
 8011a50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a52:	9307      	str	r3, [sp, #28]
 8011a54:	e649      	b.n	80116ea <_dtoa_r+0x7c2>
 8011a56:	9b02      	ldr	r3, [sp, #8]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	dc03      	bgt.n	8011a64 <_dtoa_r+0xb3c>
 8011a5c:	9b06      	ldr	r3, [sp, #24]
 8011a5e:	2b02      	cmp	r3, #2
 8011a60:	f73f aecc 	bgt.w	80117fc <_dtoa_r+0x8d4>
 8011a64:	465d      	mov	r5, fp
 8011a66:	4639      	mov	r1, r7
 8011a68:	9804      	ldr	r0, [sp, #16]
 8011a6a:	f7ff f9d1 	bl	8010e10 <quorem>
 8011a6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011a72:	f805 8b01 	strb.w	r8, [r5], #1
 8011a76:	9a02      	ldr	r2, [sp, #8]
 8011a78:	eba5 030b 	sub.w	r3, r5, fp
 8011a7c:	429a      	cmp	r2, r3
 8011a7e:	ddb0      	ble.n	80119e2 <_dtoa_r+0xaba>
 8011a80:	2300      	movs	r3, #0
 8011a82:	220a      	movs	r2, #10
 8011a84:	9904      	ldr	r1, [sp, #16]
 8011a86:	4620      	mov	r0, r4
 8011a88:	f000 fa50 	bl	8011f2c <__multadd>
 8011a8c:	9004      	str	r0, [sp, #16]
 8011a8e:	e7ea      	b.n	8011a66 <_dtoa_r+0xb3e>
 8011a90:	0801570c 	.word	0x0801570c
 8011a94:	08015482 	.word	0x08015482

08011a98 <__sflush_r>:
 8011a98:	898a      	ldrh	r2, [r1, #12]
 8011a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a9e:	4605      	mov	r5, r0
 8011aa0:	0710      	lsls	r0, r2, #28
 8011aa2:	460c      	mov	r4, r1
 8011aa4:	d458      	bmi.n	8011b58 <__sflush_r+0xc0>
 8011aa6:	684b      	ldr	r3, [r1, #4]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	dc05      	bgt.n	8011ab8 <__sflush_r+0x20>
 8011aac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	dc02      	bgt.n	8011ab8 <__sflush_r+0x20>
 8011ab2:	2000      	movs	r0, #0
 8011ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ab8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011aba:	2e00      	cmp	r6, #0
 8011abc:	d0f9      	beq.n	8011ab2 <__sflush_r+0x1a>
 8011abe:	2300      	movs	r3, #0
 8011ac0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011ac4:	682f      	ldr	r7, [r5, #0]
 8011ac6:	6a21      	ldr	r1, [r4, #32]
 8011ac8:	602b      	str	r3, [r5, #0]
 8011aca:	d032      	beq.n	8011b32 <__sflush_r+0x9a>
 8011acc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011ace:	89a3      	ldrh	r3, [r4, #12]
 8011ad0:	075a      	lsls	r2, r3, #29
 8011ad2:	d505      	bpl.n	8011ae0 <__sflush_r+0x48>
 8011ad4:	6863      	ldr	r3, [r4, #4]
 8011ad6:	1ac0      	subs	r0, r0, r3
 8011ad8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011ada:	b10b      	cbz	r3, 8011ae0 <__sflush_r+0x48>
 8011adc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011ade:	1ac0      	subs	r0, r0, r3
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	4602      	mov	r2, r0
 8011ae4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011ae6:	6a21      	ldr	r1, [r4, #32]
 8011ae8:	4628      	mov	r0, r5
 8011aea:	47b0      	blx	r6
 8011aec:	1c43      	adds	r3, r0, #1
 8011aee:	89a3      	ldrh	r3, [r4, #12]
 8011af0:	d106      	bne.n	8011b00 <__sflush_r+0x68>
 8011af2:	6829      	ldr	r1, [r5, #0]
 8011af4:	291d      	cmp	r1, #29
 8011af6:	d848      	bhi.n	8011b8a <__sflush_r+0xf2>
 8011af8:	4a29      	ldr	r2, [pc, #164]	; (8011ba0 <__sflush_r+0x108>)
 8011afa:	40ca      	lsrs	r2, r1
 8011afc:	07d6      	lsls	r6, r2, #31
 8011afe:	d544      	bpl.n	8011b8a <__sflush_r+0xf2>
 8011b00:	2200      	movs	r2, #0
 8011b02:	6062      	str	r2, [r4, #4]
 8011b04:	04d9      	lsls	r1, r3, #19
 8011b06:	6922      	ldr	r2, [r4, #16]
 8011b08:	6022      	str	r2, [r4, #0]
 8011b0a:	d504      	bpl.n	8011b16 <__sflush_r+0x7e>
 8011b0c:	1c42      	adds	r2, r0, #1
 8011b0e:	d101      	bne.n	8011b14 <__sflush_r+0x7c>
 8011b10:	682b      	ldr	r3, [r5, #0]
 8011b12:	b903      	cbnz	r3, 8011b16 <__sflush_r+0x7e>
 8011b14:	6560      	str	r0, [r4, #84]	; 0x54
 8011b16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011b18:	602f      	str	r7, [r5, #0]
 8011b1a:	2900      	cmp	r1, #0
 8011b1c:	d0c9      	beq.n	8011ab2 <__sflush_r+0x1a>
 8011b1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011b22:	4299      	cmp	r1, r3
 8011b24:	d002      	beq.n	8011b2c <__sflush_r+0x94>
 8011b26:	4628      	mov	r0, r5
 8011b28:	f000 fc9e 	bl	8012468 <_free_r>
 8011b2c:	2000      	movs	r0, #0
 8011b2e:	6360      	str	r0, [r4, #52]	; 0x34
 8011b30:	e7c0      	b.n	8011ab4 <__sflush_r+0x1c>
 8011b32:	2301      	movs	r3, #1
 8011b34:	4628      	mov	r0, r5
 8011b36:	47b0      	blx	r6
 8011b38:	1c41      	adds	r1, r0, #1
 8011b3a:	d1c8      	bne.n	8011ace <__sflush_r+0x36>
 8011b3c:	682b      	ldr	r3, [r5, #0]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d0c5      	beq.n	8011ace <__sflush_r+0x36>
 8011b42:	2b1d      	cmp	r3, #29
 8011b44:	d001      	beq.n	8011b4a <__sflush_r+0xb2>
 8011b46:	2b16      	cmp	r3, #22
 8011b48:	d101      	bne.n	8011b4e <__sflush_r+0xb6>
 8011b4a:	602f      	str	r7, [r5, #0]
 8011b4c:	e7b1      	b.n	8011ab2 <__sflush_r+0x1a>
 8011b4e:	89a3      	ldrh	r3, [r4, #12]
 8011b50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b54:	81a3      	strh	r3, [r4, #12]
 8011b56:	e7ad      	b.n	8011ab4 <__sflush_r+0x1c>
 8011b58:	690f      	ldr	r7, [r1, #16]
 8011b5a:	2f00      	cmp	r7, #0
 8011b5c:	d0a9      	beq.n	8011ab2 <__sflush_r+0x1a>
 8011b5e:	0793      	lsls	r3, r2, #30
 8011b60:	680e      	ldr	r6, [r1, #0]
 8011b62:	bf08      	it	eq
 8011b64:	694b      	ldreq	r3, [r1, #20]
 8011b66:	600f      	str	r7, [r1, #0]
 8011b68:	bf18      	it	ne
 8011b6a:	2300      	movne	r3, #0
 8011b6c:	eba6 0807 	sub.w	r8, r6, r7
 8011b70:	608b      	str	r3, [r1, #8]
 8011b72:	f1b8 0f00 	cmp.w	r8, #0
 8011b76:	dd9c      	ble.n	8011ab2 <__sflush_r+0x1a>
 8011b78:	4643      	mov	r3, r8
 8011b7a:	463a      	mov	r2, r7
 8011b7c:	6a21      	ldr	r1, [r4, #32]
 8011b7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011b80:	4628      	mov	r0, r5
 8011b82:	47b0      	blx	r6
 8011b84:	2800      	cmp	r0, #0
 8011b86:	dc06      	bgt.n	8011b96 <__sflush_r+0xfe>
 8011b88:	89a3      	ldrh	r3, [r4, #12]
 8011b8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b8e:	81a3      	strh	r3, [r4, #12]
 8011b90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b94:	e78e      	b.n	8011ab4 <__sflush_r+0x1c>
 8011b96:	4407      	add	r7, r0
 8011b98:	eba8 0800 	sub.w	r8, r8, r0
 8011b9c:	e7e9      	b.n	8011b72 <__sflush_r+0xda>
 8011b9e:	bf00      	nop
 8011ba0:	20400001 	.word	0x20400001

08011ba4 <_fflush_r>:
 8011ba4:	b538      	push	{r3, r4, r5, lr}
 8011ba6:	690b      	ldr	r3, [r1, #16]
 8011ba8:	4605      	mov	r5, r0
 8011baa:	460c      	mov	r4, r1
 8011bac:	b1db      	cbz	r3, 8011be6 <_fflush_r+0x42>
 8011bae:	b118      	cbz	r0, 8011bb8 <_fflush_r+0x14>
 8011bb0:	6983      	ldr	r3, [r0, #24]
 8011bb2:	b90b      	cbnz	r3, 8011bb8 <_fflush_r+0x14>
 8011bb4:	f000 f860 	bl	8011c78 <__sinit>
 8011bb8:	4b0c      	ldr	r3, [pc, #48]	; (8011bec <_fflush_r+0x48>)
 8011bba:	429c      	cmp	r4, r3
 8011bbc:	d109      	bne.n	8011bd2 <_fflush_r+0x2e>
 8011bbe:	686c      	ldr	r4, [r5, #4]
 8011bc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011bc4:	b17b      	cbz	r3, 8011be6 <_fflush_r+0x42>
 8011bc6:	4621      	mov	r1, r4
 8011bc8:	4628      	mov	r0, r5
 8011bca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011bce:	f7ff bf63 	b.w	8011a98 <__sflush_r>
 8011bd2:	4b07      	ldr	r3, [pc, #28]	; (8011bf0 <_fflush_r+0x4c>)
 8011bd4:	429c      	cmp	r4, r3
 8011bd6:	d101      	bne.n	8011bdc <_fflush_r+0x38>
 8011bd8:	68ac      	ldr	r4, [r5, #8]
 8011bda:	e7f1      	b.n	8011bc0 <_fflush_r+0x1c>
 8011bdc:	4b05      	ldr	r3, [pc, #20]	; (8011bf4 <_fflush_r+0x50>)
 8011bde:	429c      	cmp	r4, r3
 8011be0:	bf08      	it	eq
 8011be2:	68ec      	ldreq	r4, [r5, #12]
 8011be4:	e7ec      	b.n	8011bc0 <_fflush_r+0x1c>
 8011be6:	2000      	movs	r0, #0
 8011be8:	bd38      	pop	{r3, r4, r5, pc}
 8011bea:	bf00      	nop
 8011bec:	080154b0 	.word	0x080154b0
 8011bf0:	080154d0 	.word	0x080154d0
 8011bf4:	08015490 	.word	0x08015490

08011bf8 <std>:
 8011bf8:	2300      	movs	r3, #0
 8011bfa:	b510      	push	{r4, lr}
 8011bfc:	4604      	mov	r4, r0
 8011bfe:	e9c0 3300 	strd	r3, r3, [r0]
 8011c02:	6083      	str	r3, [r0, #8]
 8011c04:	8181      	strh	r1, [r0, #12]
 8011c06:	6643      	str	r3, [r0, #100]	; 0x64
 8011c08:	81c2      	strh	r2, [r0, #14]
 8011c0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011c0e:	6183      	str	r3, [r0, #24]
 8011c10:	4619      	mov	r1, r3
 8011c12:	2208      	movs	r2, #8
 8011c14:	305c      	adds	r0, #92	; 0x5c
 8011c16:	f7fe fb17 	bl	8010248 <memset>
 8011c1a:	4b05      	ldr	r3, [pc, #20]	; (8011c30 <std+0x38>)
 8011c1c:	6263      	str	r3, [r4, #36]	; 0x24
 8011c1e:	4b05      	ldr	r3, [pc, #20]	; (8011c34 <std+0x3c>)
 8011c20:	62a3      	str	r3, [r4, #40]	; 0x28
 8011c22:	4b05      	ldr	r3, [pc, #20]	; (8011c38 <std+0x40>)
 8011c24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011c26:	4b05      	ldr	r3, [pc, #20]	; (8011c3c <std+0x44>)
 8011c28:	6224      	str	r4, [r4, #32]
 8011c2a:	6323      	str	r3, [r4, #48]	; 0x30
 8011c2c:	bd10      	pop	{r4, pc}
 8011c2e:	bf00      	nop
 8011c30:	08012afd 	.word	0x08012afd
 8011c34:	08012b1f 	.word	0x08012b1f
 8011c38:	08012b57 	.word	0x08012b57
 8011c3c:	08012b7b 	.word	0x08012b7b

08011c40 <_cleanup_r>:
 8011c40:	4901      	ldr	r1, [pc, #4]	; (8011c48 <_cleanup_r+0x8>)
 8011c42:	f000 b885 	b.w	8011d50 <_fwalk_reent>
 8011c46:	bf00      	nop
 8011c48:	08011ba5 	.word	0x08011ba5

08011c4c <__sfmoreglue>:
 8011c4c:	b570      	push	{r4, r5, r6, lr}
 8011c4e:	1e4a      	subs	r2, r1, #1
 8011c50:	2568      	movs	r5, #104	; 0x68
 8011c52:	4355      	muls	r5, r2
 8011c54:	460e      	mov	r6, r1
 8011c56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011c5a:	f000 fc53 	bl	8012504 <_malloc_r>
 8011c5e:	4604      	mov	r4, r0
 8011c60:	b140      	cbz	r0, 8011c74 <__sfmoreglue+0x28>
 8011c62:	2100      	movs	r1, #0
 8011c64:	e9c0 1600 	strd	r1, r6, [r0]
 8011c68:	300c      	adds	r0, #12
 8011c6a:	60a0      	str	r0, [r4, #8]
 8011c6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011c70:	f7fe faea 	bl	8010248 <memset>
 8011c74:	4620      	mov	r0, r4
 8011c76:	bd70      	pop	{r4, r5, r6, pc}

08011c78 <__sinit>:
 8011c78:	6983      	ldr	r3, [r0, #24]
 8011c7a:	b510      	push	{r4, lr}
 8011c7c:	4604      	mov	r4, r0
 8011c7e:	bb33      	cbnz	r3, 8011cce <__sinit+0x56>
 8011c80:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011c84:	6503      	str	r3, [r0, #80]	; 0x50
 8011c86:	4b12      	ldr	r3, [pc, #72]	; (8011cd0 <__sinit+0x58>)
 8011c88:	4a12      	ldr	r2, [pc, #72]	; (8011cd4 <__sinit+0x5c>)
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	6282      	str	r2, [r0, #40]	; 0x28
 8011c8e:	4298      	cmp	r0, r3
 8011c90:	bf04      	itt	eq
 8011c92:	2301      	moveq	r3, #1
 8011c94:	6183      	streq	r3, [r0, #24]
 8011c96:	f000 f81f 	bl	8011cd8 <__sfp>
 8011c9a:	6060      	str	r0, [r4, #4]
 8011c9c:	4620      	mov	r0, r4
 8011c9e:	f000 f81b 	bl	8011cd8 <__sfp>
 8011ca2:	60a0      	str	r0, [r4, #8]
 8011ca4:	4620      	mov	r0, r4
 8011ca6:	f000 f817 	bl	8011cd8 <__sfp>
 8011caa:	2200      	movs	r2, #0
 8011cac:	60e0      	str	r0, [r4, #12]
 8011cae:	2104      	movs	r1, #4
 8011cb0:	6860      	ldr	r0, [r4, #4]
 8011cb2:	f7ff ffa1 	bl	8011bf8 <std>
 8011cb6:	2201      	movs	r2, #1
 8011cb8:	2109      	movs	r1, #9
 8011cba:	68a0      	ldr	r0, [r4, #8]
 8011cbc:	f7ff ff9c 	bl	8011bf8 <std>
 8011cc0:	2202      	movs	r2, #2
 8011cc2:	2112      	movs	r1, #18
 8011cc4:	68e0      	ldr	r0, [r4, #12]
 8011cc6:	f7ff ff97 	bl	8011bf8 <std>
 8011cca:	2301      	movs	r3, #1
 8011ccc:	61a3      	str	r3, [r4, #24]
 8011cce:	bd10      	pop	{r4, pc}
 8011cd0:	0801544c 	.word	0x0801544c
 8011cd4:	08011c41 	.word	0x08011c41

08011cd8 <__sfp>:
 8011cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cda:	4b1b      	ldr	r3, [pc, #108]	; (8011d48 <__sfp+0x70>)
 8011cdc:	681e      	ldr	r6, [r3, #0]
 8011cde:	69b3      	ldr	r3, [r6, #24]
 8011ce0:	4607      	mov	r7, r0
 8011ce2:	b913      	cbnz	r3, 8011cea <__sfp+0x12>
 8011ce4:	4630      	mov	r0, r6
 8011ce6:	f7ff ffc7 	bl	8011c78 <__sinit>
 8011cea:	3648      	adds	r6, #72	; 0x48
 8011cec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011cf0:	3b01      	subs	r3, #1
 8011cf2:	d503      	bpl.n	8011cfc <__sfp+0x24>
 8011cf4:	6833      	ldr	r3, [r6, #0]
 8011cf6:	b133      	cbz	r3, 8011d06 <__sfp+0x2e>
 8011cf8:	6836      	ldr	r6, [r6, #0]
 8011cfa:	e7f7      	b.n	8011cec <__sfp+0x14>
 8011cfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011d00:	b16d      	cbz	r5, 8011d1e <__sfp+0x46>
 8011d02:	3468      	adds	r4, #104	; 0x68
 8011d04:	e7f4      	b.n	8011cf0 <__sfp+0x18>
 8011d06:	2104      	movs	r1, #4
 8011d08:	4638      	mov	r0, r7
 8011d0a:	f7ff ff9f 	bl	8011c4c <__sfmoreglue>
 8011d0e:	6030      	str	r0, [r6, #0]
 8011d10:	2800      	cmp	r0, #0
 8011d12:	d1f1      	bne.n	8011cf8 <__sfp+0x20>
 8011d14:	230c      	movs	r3, #12
 8011d16:	603b      	str	r3, [r7, #0]
 8011d18:	4604      	mov	r4, r0
 8011d1a:	4620      	mov	r0, r4
 8011d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d1e:	4b0b      	ldr	r3, [pc, #44]	; (8011d4c <__sfp+0x74>)
 8011d20:	6665      	str	r5, [r4, #100]	; 0x64
 8011d22:	e9c4 5500 	strd	r5, r5, [r4]
 8011d26:	60a5      	str	r5, [r4, #8]
 8011d28:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011d2c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011d30:	2208      	movs	r2, #8
 8011d32:	4629      	mov	r1, r5
 8011d34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011d38:	f7fe fa86 	bl	8010248 <memset>
 8011d3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011d40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011d44:	e7e9      	b.n	8011d1a <__sfp+0x42>
 8011d46:	bf00      	nop
 8011d48:	0801544c 	.word	0x0801544c
 8011d4c:	ffff0001 	.word	0xffff0001

08011d50 <_fwalk_reent>:
 8011d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d54:	4680      	mov	r8, r0
 8011d56:	4689      	mov	r9, r1
 8011d58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011d5c:	2600      	movs	r6, #0
 8011d5e:	b914      	cbnz	r4, 8011d66 <_fwalk_reent+0x16>
 8011d60:	4630      	mov	r0, r6
 8011d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d66:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011d6a:	3f01      	subs	r7, #1
 8011d6c:	d501      	bpl.n	8011d72 <_fwalk_reent+0x22>
 8011d6e:	6824      	ldr	r4, [r4, #0]
 8011d70:	e7f5      	b.n	8011d5e <_fwalk_reent+0xe>
 8011d72:	89ab      	ldrh	r3, [r5, #12]
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d907      	bls.n	8011d88 <_fwalk_reent+0x38>
 8011d78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011d7c:	3301      	adds	r3, #1
 8011d7e:	d003      	beq.n	8011d88 <_fwalk_reent+0x38>
 8011d80:	4629      	mov	r1, r5
 8011d82:	4640      	mov	r0, r8
 8011d84:	47c8      	blx	r9
 8011d86:	4306      	orrs	r6, r0
 8011d88:	3568      	adds	r5, #104	; 0x68
 8011d8a:	e7ee      	b.n	8011d6a <_fwalk_reent+0x1a>

08011d8c <_localeconv_r>:
 8011d8c:	4b04      	ldr	r3, [pc, #16]	; (8011da0 <_localeconv_r+0x14>)
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	6a18      	ldr	r0, [r3, #32]
 8011d92:	4b04      	ldr	r3, [pc, #16]	; (8011da4 <_localeconv_r+0x18>)
 8011d94:	2800      	cmp	r0, #0
 8011d96:	bf08      	it	eq
 8011d98:	4618      	moveq	r0, r3
 8011d9a:	30f0      	adds	r0, #240	; 0xf0
 8011d9c:	4770      	bx	lr
 8011d9e:	bf00      	nop
 8011da0:	20001c38 	.word	0x20001c38
 8011da4:	20001c9c 	.word	0x20001c9c

08011da8 <__swhatbuf_r>:
 8011da8:	b570      	push	{r4, r5, r6, lr}
 8011daa:	460e      	mov	r6, r1
 8011dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011db0:	2900      	cmp	r1, #0
 8011db2:	b096      	sub	sp, #88	; 0x58
 8011db4:	4614      	mov	r4, r2
 8011db6:	461d      	mov	r5, r3
 8011db8:	da07      	bge.n	8011dca <__swhatbuf_r+0x22>
 8011dba:	2300      	movs	r3, #0
 8011dbc:	602b      	str	r3, [r5, #0]
 8011dbe:	89b3      	ldrh	r3, [r6, #12]
 8011dc0:	061a      	lsls	r2, r3, #24
 8011dc2:	d410      	bmi.n	8011de6 <__swhatbuf_r+0x3e>
 8011dc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011dc8:	e00e      	b.n	8011de8 <__swhatbuf_r+0x40>
 8011dca:	466a      	mov	r2, sp
 8011dcc:	f000 fefc 	bl	8012bc8 <_fstat_r>
 8011dd0:	2800      	cmp	r0, #0
 8011dd2:	dbf2      	blt.n	8011dba <__swhatbuf_r+0x12>
 8011dd4:	9a01      	ldr	r2, [sp, #4]
 8011dd6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011dda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011dde:	425a      	negs	r2, r3
 8011de0:	415a      	adcs	r2, r3
 8011de2:	602a      	str	r2, [r5, #0]
 8011de4:	e7ee      	b.n	8011dc4 <__swhatbuf_r+0x1c>
 8011de6:	2340      	movs	r3, #64	; 0x40
 8011de8:	2000      	movs	r0, #0
 8011dea:	6023      	str	r3, [r4, #0]
 8011dec:	b016      	add	sp, #88	; 0x58
 8011dee:	bd70      	pop	{r4, r5, r6, pc}

08011df0 <__smakebuf_r>:
 8011df0:	898b      	ldrh	r3, [r1, #12]
 8011df2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011df4:	079d      	lsls	r5, r3, #30
 8011df6:	4606      	mov	r6, r0
 8011df8:	460c      	mov	r4, r1
 8011dfa:	d507      	bpl.n	8011e0c <__smakebuf_r+0x1c>
 8011dfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011e00:	6023      	str	r3, [r4, #0]
 8011e02:	6123      	str	r3, [r4, #16]
 8011e04:	2301      	movs	r3, #1
 8011e06:	6163      	str	r3, [r4, #20]
 8011e08:	b002      	add	sp, #8
 8011e0a:	bd70      	pop	{r4, r5, r6, pc}
 8011e0c:	ab01      	add	r3, sp, #4
 8011e0e:	466a      	mov	r2, sp
 8011e10:	f7ff ffca 	bl	8011da8 <__swhatbuf_r>
 8011e14:	9900      	ldr	r1, [sp, #0]
 8011e16:	4605      	mov	r5, r0
 8011e18:	4630      	mov	r0, r6
 8011e1a:	f000 fb73 	bl	8012504 <_malloc_r>
 8011e1e:	b948      	cbnz	r0, 8011e34 <__smakebuf_r+0x44>
 8011e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e24:	059a      	lsls	r2, r3, #22
 8011e26:	d4ef      	bmi.n	8011e08 <__smakebuf_r+0x18>
 8011e28:	f023 0303 	bic.w	r3, r3, #3
 8011e2c:	f043 0302 	orr.w	r3, r3, #2
 8011e30:	81a3      	strh	r3, [r4, #12]
 8011e32:	e7e3      	b.n	8011dfc <__smakebuf_r+0xc>
 8011e34:	4b0d      	ldr	r3, [pc, #52]	; (8011e6c <__smakebuf_r+0x7c>)
 8011e36:	62b3      	str	r3, [r6, #40]	; 0x28
 8011e38:	89a3      	ldrh	r3, [r4, #12]
 8011e3a:	6020      	str	r0, [r4, #0]
 8011e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011e40:	81a3      	strh	r3, [r4, #12]
 8011e42:	9b00      	ldr	r3, [sp, #0]
 8011e44:	6163      	str	r3, [r4, #20]
 8011e46:	9b01      	ldr	r3, [sp, #4]
 8011e48:	6120      	str	r0, [r4, #16]
 8011e4a:	b15b      	cbz	r3, 8011e64 <__smakebuf_r+0x74>
 8011e4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011e50:	4630      	mov	r0, r6
 8011e52:	f000 fecb 	bl	8012bec <_isatty_r>
 8011e56:	b128      	cbz	r0, 8011e64 <__smakebuf_r+0x74>
 8011e58:	89a3      	ldrh	r3, [r4, #12]
 8011e5a:	f023 0303 	bic.w	r3, r3, #3
 8011e5e:	f043 0301 	orr.w	r3, r3, #1
 8011e62:	81a3      	strh	r3, [r4, #12]
 8011e64:	89a3      	ldrh	r3, [r4, #12]
 8011e66:	431d      	orrs	r5, r3
 8011e68:	81a5      	strh	r5, [r4, #12]
 8011e6a:	e7cd      	b.n	8011e08 <__smakebuf_r+0x18>
 8011e6c:	08011c41 	.word	0x08011c41

08011e70 <malloc>:
 8011e70:	4b02      	ldr	r3, [pc, #8]	; (8011e7c <malloc+0xc>)
 8011e72:	4601      	mov	r1, r0
 8011e74:	6818      	ldr	r0, [r3, #0]
 8011e76:	f000 bb45 	b.w	8012504 <_malloc_r>
 8011e7a:	bf00      	nop
 8011e7c:	20001c38 	.word	0x20001c38

08011e80 <memcpy>:
 8011e80:	b510      	push	{r4, lr}
 8011e82:	1e43      	subs	r3, r0, #1
 8011e84:	440a      	add	r2, r1
 8011e86:	4291      	cmp	r1, r2
 8011e88:	d100      	bne.n	8011e8c <memcpy+0xc>
 8011e8a:	bd10      	pop	{r4, pc}
 8011e8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011e94:	e7f7      	b.n	8011e86 <memcpy+0x6>

08011e96 <_Balloc>:
 8011e96:	b570      	push	{r4, r5, r6, lr}
 8011e98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011e9a:	4604      	mov	r4, r0
 8011e9c:	460e      	mov	r6, r1
 8011e9e:	b93d      	cbnz	r5, 8011eb0 <_Balloc+0x1a>
 8011ea0:	2010      	movs	r0, #16
 8011ea2:	f7ff ffe5 	bl	8011e70 <malloc>
 8011ea6:	6260      	str	r0, [r4, #36]	; 0x24
 8011ea8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011eac:	6005      	str	r5, [r0, #0]
 8011eae:	60c5      	str	r5, [r0, #12]
 8011eb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011eb2:	68eb      	ldr	r3, [r5, #12]
 8011eb4:	b183      	cbz	r3, 8011ed8 <_Balloc+0x42>
 8011eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011eb8:	68db      	ldr	r3, [r3, #12]
 8011eba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011ebe:	b9b8      	cbnz	r0, 8011ef0 <_Balloc+0x5a>
 8011ec0:	2101      	movs	r1, #1
 8011ec2:	fa01 f506 	lsl.w	r5, r1, r6
 8011ec6:	1d6a      	adds	r2, r5, #5
 8011ec8:	0092      	lsls	r2, r2, #2
 8011eca:	4620      	mov	r0, r4
 8011ecc:	f000 fabe 	bl	801244c <_calloc_r>
 8011ed0:	b160      	cbz	r0, 8011eec <_Balloc+0x56>
 8011ed2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8011ed6:	e00e      	b.n	8011ef6 <_Balloc+0x60>
 8011ed8:	2221      	movs	r2, #33	; 0x21
 8011eda:	2104      	movs	r1, #4
 8011edc:	4620      	mov	r0, r4
 8011ede:	f000 fab5 	bl	801244c <_calloc_r>
 8011ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ee4:	60e8      	str	r0, [r5, #12]
 8011ee6:	68db      	ldr	r3, [r3, #12]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d1e4      	bne.n	8011eb6 <_Balloc+0x20>
 8011eec:	2000      	movs	r0, #0
 8011eee:	bd70      	pop	{r4, r5, r6, pc}
 8011ef0:	6802      	ldr	r2, [r0, #0]
 8011ef2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011ef6:	2300      	movs	r3, #0
 8011ef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011efc:	e7f7      	b.n	8011eee <_Balloc+0x58>

08011efe <_Bfree>:
 8011efe:	b570      	push	{r4, r5, r6, lr}
 8011f00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8011f02:	4606      	mov	r6, r0
 8011f04:	460d      	mov	r5, r1
 8011f06:	b93c      	cbnz	r4, 8011f18 <_Bfree+0x1a>
 8011f08:	2010      	movs	r0, #16
 8011f0a:	f7ff ffb1 	bl	8011e70 <malloc>
 8011f0e:	6270      	str	r0, [r6, #36]	; 0x24
 8011f10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011f14:	6004      	str	r4, [r0, #0]
 8011f16:	60c4      	str	r4, [r0, #12]
 8011f18:	b13d      	cbz	r5, 8011f2a <_Bfree+0x2c>
 8011f1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011f1c:	686a      	ldr	r2, [r5, #4]
 8011f1e:	68db      	ldr	r3, [r3, #12]
 8011f20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011f24:	6029      	str	r1, [r5, #0]
 8011f26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011f2a:	bd70      	pop	{r4, r5, r6, pc}

08011f2c <__multadd>:
 8011f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f30:	690d      	ldr	r5, [r1, #16]
 8011f32:	461f      	mov	r7, r3
 8011f34:	4606      	mov	r6, r0
 8011f36:	460c      	mov	r4, r1
 8011f38:	f101 0c14 	add.w	ip, r1, #20
 8011f3c:	2300      	movs	r3, #0
 8011f3e:	f8dc 0000 	ldr.w	r0, [ip]
 8011f42:	b281      	uxth	r1, r0
 8011f44:	fb02 7101 	mla	r1, r2, r1, r7
 8011f48:	0c0f      	lsrs	r7, r1, #16
 8011f4a:	0c00      	lsrs	r0, r0, #16
 8011f4c:	fb02 7000 	mla	r0, r2, r0, r7
 8011f50:	b289      	uxth	r1, r1
 8011f52:	3301      	adds	r3, #1
 8011f54:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011f58:	429d      	cmp	r5, r3
 8011f5a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011f5e:	f84c 1b04 	str.w	r1, [ip], #4
 8011f62:	dcec      	bgt.n	8011f3e <__multadd+0x12>
 8011f64:	b1d7      	cbz	r7, 8011f9c <__multadd+0x70>
 8011f66:	68a3      	ldr	r3, [r4, #8]
 8011f68:	42ab      	cmp	r3, r5
 8011f6a:	dc12      	bgt.n	8011f92 <__multadd+0x66>
 8011f6c:	6861      	ldr	r1, [r4, #4]
 8011f6e:	4630      	mov	r0, r6
 8011f70:	3101      	adds	r1, #1
 8011f72:	f7ff ff90 	bl	8011e96 <_Balloc>
 8011f76:	6922      	ldr	r2, [r4, #16]
 8011f78:	3202      	adds	r2, #2
 8011f7a:	f104 010c 	add.w	r1, r4, #12
 8011f7e:	4680      	mov	r8, r0
 8011f80:	0092      	lsls	r2, r2, #2
 8011f82:	300c      	adds	r0, #12
 8011f84:	f7ff ff7c 	bl	8011e80 <memcpy>
 8011f88:	4621      	mov	r1, r4
 8011f8a:	4630      	mov	r0, r6
 8011f8c:	f7ff ffb7 	bl	8011efe <_Bfree>
 8011f90:	4644      	mov	r4, r8
 8011f92:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011f96:	3501      	adds	r5, #1
 8011f98:	615f      	str	r7, [r3, #20]
 8011f9a:	6125      	str	r5, [r4, #16]
 8011f9c:	4620      	mov	r0, r4
 8011f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011fa2 <__hi0bits>:
 8011fa2:	0c02      	lsrs	r2, r0, #16
 8011fa4:	0412      	lsls	r2, r2, #16
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	b9b2      	cbnz	r2, 8011fd8 <__hi0bits+0x36>
 8011faa:	0403      	lsls	r3, r0, #16
 8011fac:	2010      	movs	r0, #16
 8011fae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8011fb2:	bf04      	itt	eq
 8011fb4:	021b      	lsleq	r3, r3, #8
 8011fb6:	3008      	addeq	r0, #8
 8011fb8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011fbc:	bf04      	itt	eq
 8011fbe:	011b      	lsleq	r3, r3, #4
 8011fc0:	3004      	addeq	r0, #4
 8011fc2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011fc6:	bf04      	itt	eq
 8011fc8:	009b      	lsleq	r3, r3, #2
 8011fca:	3002      	addeq	r0, #2
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	db06      	blt.n	8011fde <__hi0bits+0x3c>
 8011fd0:	005b      	lsls	r3, r3, #1
 8011fd2:	d503      	bpl.n	8011fdc <__hi0bits+0x3a>
 8011fd4:	3001      	adds	r0, #1
 8011fd6:	4770      	bx	lr
 8011fd8:	2000      	movs	r0, #0
 8011fda:	e7e8      	b.n	8011fae <__hi0bits+0xc>
 8011fdc:	2020      	movs	r0, #32
 8011fde:	4770      	bx	lr

08011fe0 <__lo0bits>:
 8011fe0:	6803      	ldr	r3, [r0, #0]
 8011fe2:	f013 0207 	ands.w	r2, r3, #7
 8011fe6:	4601      	mov	r1, r0
 8011fe8:	d00b      	beq.n	8012002 <__lo0bits+0x22>
 8011fea:	07da      	lsls	r2, r3, #31
 8011fec:	d423      	bmi.n	8012036 <__lo0bits+0x56>
 8011fee:	0798      	lsls	r0, r3, #30
 8011ff0:	bf49      	itett	mi
 8011ff2:	085b      	lsrmi	r3, r3, #1
 8011ff4:	089b      	lsrpl	r3, r3, #2
 8011ff6:	2001      	movmi	r0, #1
 8011ff8:	600b      	strmi	r3, [r1, #0]
 8011ffa:	bf5c      	itt	pl
 8011ffc:	600b      	strpl	r3, [r1, #0]
 8011ffe:	2002      	movpl	r0, #2
 8012000:	4770      	bx	lr
 8012002:	b298      	uxth	r0, r3
 8012004:	b9a8      	cbnz	r0, 8012032 <__lo0bits+0x52>
 8012006:	0c1b      	lsrs	r3, r3, #16
 8012008:	2010      	movs	r0, #16
 801200a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801200e:	bf04      	itt	eq
 8012010:	0a1b      	lsreq	r3, r3, #8
 8012012:	3008      	addeq	r0, #8
 8012014:	071a      	lsls	r2, r3, #28
 8012016:	bf04      	itt	eq
 8012018:	091b      	lsreq	r3, r3, #4
 801201a:	3004      	addeq	r0, #4
 801201c:	079a      	lsls	r2, r3, #30
 801201e:	bf04      	itt	eq
 8012020:	089b      	lsreq	r3, r3, #2
 8012022:	3002      	addeq	r0, #2
 8012024:	07da      	lsls	r2, r3, #31
 8012026:	d402      	bmi.n	801202e <__lo0bits+0x4e>
 8012028:	085b      	lsrs	r3, r3, #1
 801202a:	d006      	beq.n	801203a <__lo0bits+0x5a>
 801202c:	3001      	adds	r0, #1
 801202e:	600b      	str	r3, [r1, #0]
 8012030:	4770      	bx	lr
 8012032:	4610      	mov	r0, r2
 8012034:	e7e9      	b.n	801200a <__lo0bits+0x2a>
 8012036:	2000      	movs	r0, #0
 8012038:	4770      	bx	lr
 801203a:	2020      	movs	r0, #32
 801203c:	4770      	bx	lr

0801203e <__i2b>:
 801203e:	b510      	push	{r4, lr}
 8012040:	460c      	mov	r4, r1
 8012042:	2101      	movs	r1, #1
 8012044:	f7ff ff27 	bl	8011e96 <_Balloc>
 8012048:	2201      	movs	r2, #1
 801204a:	6144      	str	r4, [r0, #20]
 801204c:	6102      	str	r2, [r0, #16]
 801204e:	bd10      	pop	{r4, pc}

08012050 <__multiply>:
 8012050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012054:	4614      	mov	r4, r2
 8012056:	690a      	ldr	r2, [r1, #16]
 8012058:	6923      	ldr	r3, [r4, #16]
 801205a:	429a      	cmp	r2, r3
 801205c:	bfb8      	it	lt
 801205e:	460b      	movlt	r3, r1
 8012060:	4688      	mov	r8, r1
 8012062:	bfbc      	itt	lt
 8012064:	46a0      	movlt	r8, r4
 8012066:	461c      	movlt	r4, r3
 8012068:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801206c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8012070:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012074:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012078:	eb07 0609 	add.w	r6, r7, r9
 801207c:	42b3      	cmp	r3, r6
 801207e:	bfb8      	it	lt
 8012080:	3101      	addlt	r1, #1
 8012082:	f7ff ff08 	bl	8011e96 <_Balloc>
 8012086:	f100 0514 	add.w	r5, r0, #20
 801208a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801208e:	462b      	mov	r3, r5
 8012090:	2200      	movs	r2, #0
 8012092:	4573      	cmp	r3, lr
 8012094:	d316      	bcc.n	80120c4 <__multiply+0x74>
 8012096:	f104 0214 	add.w	r2, r4, #20
 801209a:	f108 0114 	add.w	r1, r8, #20
 801209e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80120a2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80120a6:	9300      	str	r3, [sp, #0]
 80120a8:	9b00      	ldr	r3, [sp, #0]
 80120aa:	9201      	str	r2, [sp, #4]
 80120ac:	4293      	cmp	r3, r2
 80120ae:	d80c      	bhi.n	80120ca <__multiply+0x7a>
 80120b0:	2e00      	cmp	r6, #0
 80120b2:	dd03      	ble.n	80120bc <__multiply+0x6c>
 80120b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d05d      	beq.n	8012178 <__multiply+0x128>
 80120bc:	6106      	str	r6, [r0, #16]
 80120be:	b003      	add	sp, #12
 80120c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120c4:	f843 2b04 	str.w	r2, [r3], #4
 80120c8:	e7e3      	b.n	8012092 <__multiply+0x42>
 80120ca:	f8b2 b000 	ldrh.w	fp, [r2]
 80120ce:	f1bb 0f00 	cmp.w	fp, #0
 80120d2:	d023      	beq.n	801211c <__multiply+0xcc>
 80120d4:	4689      	mov	r9, r1
 80120d6:	46ac      	mov	ip, r5
 80120d8:	f04f 0800 	mov.w	r8, #0
 80120dc:	f859 4b04 	ldr.w	r4, [r9], #4
 80120e0:	f8dc a000 	ldr.w	sl, [ip]
 80120e4:	b2a3      	uxth	r3, r4
 80120e6:	fa1f fa8a 	uxth.w	sl, sl
 80120ea:	fb0b a303 	mla	r3, fp, r3, sl
 80120ee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80120f2:	f8dc 4000 	ldr.w	r4, [ip]
 80120f6:	4443      	add	r3, r8
 80120f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80120fc:	fb0b 840a 	mla	r4, fp, sl, r8
 8012100:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8012104:	46e2      	mov	sl, ip
 8012106:	b29b      	uxth	r3, r3
 8012108:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801210c:	454f      	cmp	r7, r9
 801210e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8012112:	f84a 3b04 	str.w	r3, [sl], #4
 8012116:	d82b      	bhi.n	8012170 <__multiply+0x120>
 8012118:	f8cc 8004 	str.w	r8, [ip, #4]
 801211c:	9b01      	ldr	r3, [sp, #4]
 801211e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8012122:	3204      	adds	r2, #4
 8012124:	f1ba 0f00 	cmp.w	sl, #0
 8012128:	d020      	beq.n	801216c <__multiply+0x11c>
 801212a:	682b      	ldr	r3, [r5, #0]
 801212c:	4689      	mov	r9, r1
 801212e:	46a8      	mov	r8, r5
 8012130:	f04f 0b00 	mov.w	fp, #0
 8012134:	f8b9 c000 	ldrh.w	ip, [r9]
 8012138:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801213c:	fb0a 440c 	mla	r4, sl, ip, r4
 8012140:	445c      	add	r4, fp
 8012142:	46c4      	mov	ip, r8
 8012144:	b29b      	uxth	r3, r3
 8012146:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801214a:	f84c 3b04 	str.w	r3, [ip], #4
 801214e:	f859 3b04 	ldr.w	r3, [r9], #4
 8012152:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8012156:	0c1b      	lsrs	r3, r3, #16
 8012158:	fb0a b303 	mla	r3, sl, r3, fp
 801215c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8012160:	454f      	cmp	r7, r9
 8012162:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8012166:	d805      	bhi.n	8012174 <__multiply+0x124>
 8012168:	f8c8 3004 	str.w	r3, [r8, #4]
 801216c:	3504      	adds	r5, #4
 801216e:	e79b      	b.n	80120a8 <__multiply+0x58>
 8012170:	46d4      	mov	ip, sl
 8012172:	e7b3      	b.n	80120dc <__multiply+0x8c>
 8012174:	46e0      	mov	r8, ip
 8012176:	e7dd      	b.n	8012134 <__multiply+0xe4>
 8012178:	3e01      	subs	r6, #1
 801217a:	e799      	b.n	80120b0 <__multiply+0x60>

0801217c <__pow5mult>:
 801217c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012180:	4615      	mov	r5, r2
 8012182:	f012 0203 	ands.w	r2, r2, #3
 8012186:	4606      	mov	r6, r0
 8012188:	460f      	mov	r7, r1
 801218a:	d007      	beq.n	801219c <__pow5mult+0x20>
 801218c:	3a01      	subs	r2, #1
 801218e:	4c21      	ldr	r4, [pc, #132]	; (8012214 <__pow5mult+0x98>)
 8012190:	2300      	movs	r3, #0
 8012192:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012196:	f7ff fec9 	bl	8011f2c <__multadd>
 801219a:	4607      	mov	r7, r0
 801219c:	10ad      	asrs	r5, r5, #2
 801219e:	d035      	beq.n	801220c <__pow5mult+0x90>
 80121a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80121a2:	b93c      	cbnz	r4, 80121b4 <__pow5mult+0x38>
 80121a4:	2010      	movs	r0, #16
 80121a6:	f7ff fe63 	bl	8011e70 <malloc>
 80121aa:	6270      	str	r0, [r6, #36]	; 0x24
 80121ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80121b0:	6004      	str	r4, [r0, #0]
 80121b2:	60c4      	str	r4, [r0, #12]
 80121b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80121b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80121bc:	b94c      	cbnz	r4, 80121d2 <__pow5mult+0x56>
 80121be:	f240 2171 	movw	r1, #625	; 0x271
 80121c2:	4630      	mov	r0, r6
 80121c4:	f7ff ff3b 	bl	801203e <__i2b>
 80121c8:	2300      	movs	r3, #0
 80121ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80121ce:	4604      	mov	r4, r0
 80121d0:	6003      	str	r3, [r0, #0]
 80121d2:	f04f 0800 	mov.w	r8, #0
 80121d6:	07eb      	lsls	r3, r5, #31
 80121d8:	d50a      	bpl.n	80121f0 <__pow5mult+0x74>
 80121da:	4639      	mov	r1, r7
 80121dc:	4622      	mov	r2, r4
 80121de:	4630      	mov	r0, r6
 80121e0:	f7ff ff36 	bl	8012050 <__multiply>
 80121e4:	4639      	mov	r1, r7
 80121e6:	4681      	mov	r9, r0
 80121e8:	4630      	mov	r0, r6
 80121ea:	f7ff fe88 	bl	8011efe <_Bfree>
 80121ee:	464f      	mov	r7, r9
 80121f0:	106d      	asrs	r5, r5, #1
 80121f2:	d00b      	beq.n	801220c <__pow5mult+0x90>
 80121f4:	6820      	ldr	r0, [r4, #0]
 80121f6:	b938      	cbnz	r0, 8012208 <__pow5mult+0x8c>
 80121f8:	4622      	mov	r2, r4
 80121fa:	4621      	mov	r1, r4
 80121fc:	4630      	mov	r0, r6
 80121fe:	f7ff ff27 	bl	8012050 <__multiply>
 8012202:	6020      	str	r0, [r4, #0]
 8012204:	f8c0 8000 	str.w	r8, [r0]
 8012208:	4604      	mov	r4, r0
 801220a:	e7e4      	b.n	80121d6 <__pow5mult+0x5a>
 801220c:	4638      	mov	r0, r7
 801220e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012212:	bf00      	nop
 8012214:	080155e0 	.word	0x080155e0

08012218 <__lshift>:
 8012218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801221c:	460c      	mov	r4, r1
 801221e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012222:	6923      	ldr	r3, [r4, #16]
 8012224:	6849      	ldr	r1, [r1, #4]
 8012226:	eb0a 0903 	add.w	r9, sl, r3
 801222a:	68a3      	ldr	r3, [r4, #8]
 801222c:	4607      	mov	r7, r0
 801222e:	4616      	mov	r6, r2
 8012230:	f109 0501 	add.w	r5, r9, #1
 8012234:	42ab      	cmp	r3, r5
 8012236:	db32      	blt.n	801229e <__lshift+0x86>
 8012238:	4638      	mov	r0, r7
 801223a:	f7ff fe2c 	bl	8011e96 <_Balloc>
 801223e:	2300      	movs	r3, #0
 8012240:	4680      	mov	r8, r0
 8012242:	f100 0114 	add.w	r1, r0, #20
 8012246:	461a      	mov	r2, r3
 8012248:	4553      	cmp	r3, sl
 801224a:	db2b      	blt.n	80122a4 <__lshift+0x8c>
 801224c:	6920      	ldr	r0, [r4, #16]
 801224e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012252:	f104 0314 	add.w	r3, r4, #20
 8012256:	f016 021f 	ands.w	r2, r6, #31
 801225a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801225e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012262:	d025      	beq.n	80122b0 <__lshift+0x98>
 8012264:	f1c2 0e20 	rsb	lr, r2, #32
 8012268:	2000      	movs	r0, #0
 801226a:	681e      	ldr	r6, [r3, #0]
 801226c:	468a      	mov	sl, r1
 801226e:	4096      	lsls	r6, r2
 8012270:	4330      	orrs	r0, r6
 8012272:	f84a 0b04 	str.w	r0, [sl], #4
 8012276:	f853 0b04 	ldr.w	r0, [r3], #4
 801227a:	459c      	cmp	ip, r3
 801227c:	fa20 f00e 	lsr.w	r0, r0, lr
 8012280:	d814      	bhi.n	80122ac <__lshift+0x94>
 8012282:	6048      	str	r0, [r1, #4]
 8012284:	b108      	cbz	r0, 801228a <__lshift+0x72>
 8012286:	f109 0502 	add.w	r5, r9, #2
 801228a:	3d01      	subs	r5, #1
 801228c:	4638      	mov	r0, r7
 801228e:	f8c8 5010 	str.w	r5, [r8, #16]
 8012292:	4621      	mov	r1, r4
 8012294:	f7ff fe33 	bl	8011efe <_Bfree>
 8012298:	4640      	mov	r0, r8
 801229a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801229e:	3101      	adds	r1, #1
 80122a0:	005b      	lsls	r3, r3, #1
 80122a2:	e7c7      	b.n	8012234 <__lshift+0x1c>
 80122a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80122a8:	3301      	adds	r3, #1
 80122aa:	e7cd      	b.n	8012248 <__lshift+0x30>
 80122ac:	4651      	mov	r1, sl
 80122ae:	e7dc      	b.n	801226a <__lshift+0x52>
 80122b0:	3904      	subs	r1, #4
 80122b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80122b6:	f841 2f04 	str.w	r2, [r1, #4]!
 80122ba:	459c      	cmp	ip, r3
 80122bc:	d8f9      	bhi.n	80122b2 <__lshift+0x9a>
 80122be:	e7e4      	b.n	801228a <__lshift+0x72>

080122c0 <__mcmp>:
 80122c0:	6903      	ldr	r3, [r0, #16]
 80122c2:	690a      	ldr	r2, [r1, #16]
 80122c4:	1a9b      	subs	r3, r3, r2
 80122c6:	b530      	push	{r4, r5, lr}
 80122c8:	d10c      	bne.n	80122e4 <__mcmp+0x24>
 80122ca:	0092      	lsls	r2, r2, #2
 80122cc:	3014      	adds	r0, #20
 80122ce:	3114      	adds	r1, #20
 80122d0:	1884      	adds	r4, r0, r2
 80122d2:	4411      	add	r1, r2
 80122d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80122d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80122dc:	4295      	cmp	r5, r2
 80122de:	d003      	beq.n	80122e8 <__mcmp+0x28>
 80122e0:	d305      	bcc.n	80122ee <__mcmp+0x2e>
 80122e2:	2301      	movs	r3, #1
 80122e4:	4618      	mov	r0, r3
 80122e6:	bd30      	pop	{r4, r5, pc}
 80122e8:	42a0      	cmp	r0, r4
 80122ea:	d3f3      	bcc.n	80122d4 <__mcmp+0x14>
 80122ec:	e7fa      	b.n	80122e4 <__mcmp+0x24>
 80122ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80122f2:	e7f7      	b.n	80122e4 <__mcmp+0x24>

080122f4 <__mdiff>:
 80122f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122f8:	460d      	mov	r5, r1
 80122fa:	4607      	mov	r7, r0
 80122fc:	4611      	mov	r1, r2
 80122fe:	4628      	mov	r0, r5
 8012300:	4614      	mov	r4, r2
 8012302:	f7ff ffdd 	bl	80122c0 <__mcmp>
 8012306:	1e06      	subs	r6, r0, #0
 8012308:	d108      	bne.n	801231c <__mdiff+0x28>
 801230a:	4631      	mov	r1, r6
 801230c:	4638      	mov	r0, r7
 801230e:	f7ff fdc2 	bl	8011e96 <_Balloc>
 8012312:	2301      	movs	r3, #1
 8012314:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8012318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801231c:	bfa4      	itt	ge
 801231e:	4623      	movge	r3, r4
 8012320:	462c      	movge	r4, r5
 8012322:	4638      	mov	r0, r7
 8012324:	6861      	ldr	r1, [r4, #4]
 8012326:	bfa6      	itte	ge
 8012328:	461d      	movge	r5, r3
 801232a:	2600      	movge	r6, #0
 801232c:	2601      	movlt	r6, #1
 801232e:	f7ff fdb2 	bl	8011e96 <_Balloc>
 8012332:	692b      	ldr	r3, [r5, #16]
 8012334:	60c6      	str	r6, [r0, #12]
 8012336:	6926      	ldr	r6, [r4, #16]
 8012338:	f105 0914 	add.w	r9, r5, #20
 801233c:	f104 0214 	add.w	r2, r4, #20
 8012340:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8012344:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8012348:	f100 0514 	add.w	r5, r0, #20
 801234c:	f04f 0e00 	mov.w	lr, #0
 8012350:	f852 ab04 	ldr.w	sl, [r2], #4
 8012354:	f859 4b04 	ldr.w	r4, [r9], #4
 8012358:	fa1e f18a 	uxtah	r1, lr, sl
 801235c:	b2a3      	uxth	r3, r4
 801235e:	1ac9      	subs	r1, r1, r3
 8012360:	0c23      	lsrs	r3, r4, #16
 8012362:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8012366:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801236a:	b289      	uxth	r1, r1
 801236c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8012370:	45c8      	cmp	r8, r9
 8012372:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8012376:	4694      	mov	ip, r2
 8012378:	f845 3b04 	str.w	r3, [r5], #4
 801237c:	d8e8      	bhi.n	8012350 <__mdiff+0x5c>
 801237e:	45bc      	cmp	ip, r7
 8012380:	d304      	bcc.n	801238c <__mdiff+0x98>
 8012382:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8012386:	b183      	cbz	r3, 80123aa <__mdiff+0xb6>
 8012388:	6106      	str	r6, [r0, #16]
 801238a:	e7c5      	b.n	8012318 <__mdiff+0x24>
 801238c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8012390:	fa1e f381 	uxtah	r3, lr, r1
 8012394:	141a      	asrs	r2, r3, #16
 8012396:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801239a:	b29b      	uxth	r3, r3
 801239c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80123a0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80123a4:	f845 3b04 	str.w	r3, [r5], #4
 80123a8:	e7e9      	b.n	801237e <__mdiff+0x8a>
 80123aa:	3e01      	subs	r6, #1
 80123ac:	e7e9      	b.n	8012382 <__mdiff+0x8e>

080123ae <__d2b>:
 80123ae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80123b2:	460e      	mov	r6, r1
 80123b4:	2101      	movs	r1, #1
 80123b6:	ec59 8b10 	vmov	r8, r9, d0
 80123ba:	4615      	mov	r5, r2
 80123bc:	f7ff fd6b 	bl	8011e96 <_Balloc>
 80123c0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80123c4:	4607      	mov	r7, r0
 80123c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80123ca:	bb34      	cbnz	r4, 801241a <__d2b+0x6c>
 80123cc:	9301      	str	r3, [sp, #4]
 80123ce:	f1b8 0300 	subs.w	r3, r8, #0
 80123d2:	d027      	beq.n	8012424 <__d2b+0x76>
 80123d4:	a802      	add	r0, sp, #8
 80123d6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80123da:	f7ff fe01 	bl	8011fe0 <__lo0bits>
 80123de:	9900      	ldr	r1, [sp, #0]
 80123e0:	b1f0      	cbz	r0, 8012420 <__d2b+0x72>
 80123e2:	9a01      	ldr	r2, [sp, #4]
 80123e4:	f1c0 0320 	rsb	r3, r0, #32
 80123e8:	fa02 f303 	lsl.w	r3, r2, r3
 80123ec:	430b      	orrs	r3, r1
 80123ee:	40c2      	lsrs	r2, r0
 80123f0:	617b      	str	r3, [r7, #20]
 80123f2:	9201      	str	r2, [sp, #4]
 80123f4:	9b01      	ldr	r3, [sp, #4]
 80123f6:	61bb      	str	r3, [r7, #24]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	bf14      	ite	ne
 80123fc:	2102      	movne	r1, #2
 80123fe:	2101      	moveq	r1, #1
 8012400:	6139      	str	r1, [r7, #16]
 8012402:	b1c4      	cbz	r4, 8012436 <__d2b+0x88>
 8012404:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8012408:	4404      	add	r4, r0
 801240a:	6034      	str	r4, [r6, #0]
 801240c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012410:	6028      	str	r0, [r5, #0]
 8012412:	4638      	mov	r0, r7
 8012414:	b003      	add	sp, #12
 8012416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801241a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801241e:	e7d5      	b.n	80123cc <__d2b+0x1e>
 8012420:	6179      	str	r1, [r7, #20]
 8012422:	e7e7      	b.n	80123f4 <__d2b+0x46>
 8012424:	a801      	add	r0, sp, #4
 8012426:	f7ff fddb 	bl	8011fe0 <__lo0bits>
 801242a:	9b01      	ldr	r3, [sp, #4]
 801242c:	617b      	str	r3, [r7, #20]
 801242e:	2101      	movs	r1, #1
 8012430:	6139      	str	r1, [r7, #16]
 8012432:	3020      	adds	r0, #32
 8012434:	e7e5      	b.n	8012402 <__d2b+0x54>
 8012436:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801243a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801243e:	6030      	str	r0, [r6, #0]
 8012440:	6918      	ldr	r0, [r3, #16]
 8012442:	f7ff fdae 	bl	8011fa2 <__hi0bits>
 8012446:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801244a:	e7e1      	b.n	8012410 <__d2b+0x62>

0801244c <_calloc_r>:
 801244c:	b538      	push	{r3, r4, r5, lr}
 801244e:	fb02 f401 	mul.w	r4, r2, r1
 8012452:	4621      	mov	r1, r4
 8012454:	f000 f856 	bl	8012504 <_malloc_r>
 8012458:	4605      	mov	r5, r0
 801245a:	b118      	cbz	r0, 8012464 <_calloc_r+0x18>
 801245c:	4622      	mov	r2, r4
 801245e:	2100      	movs	r1, #0
 8012460:	f7fd fef2 	bl	8010248 <memset>
 8012464:	4628      	mov	r0, r5
 8012466:	bd38      	pop	{r3, r4, r5, pc}

08012468 <_free_r>:
 8012468:	b538      	push	{r3, r4, r5, lr}
 801246a:	4605      	mov	r5, r0
 801246c:	2900      	cmp	r1, #0
 801246e:	d045      	beq.n	80124fc <_free_r+0x94>
 8012470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012474:	1f0c      	subs	r4, r1, #4
 8012476:	2b00      	cmp	r3, #0
 8012478:	bfb8      	it	lt
 801247a:	18e4      	addlt	r4, r4, r3
 801247c:	f000 fc03 	bl	8012c86 <__malloc_lock>
 8012480:	4a1f      	ldr	r2, [pc, #124]	; (8012500 <_free_r+0x98>)
 8012482:	6813      	ldr	r3, [r2, #0]
 8012484:	4610      	mov	r0, r2
 8012486:	b933      	cbnz	r3, 8012496 <_free_r+0x2e>
 8012488:	6063      	str	r3, [r4, #4]
 801248a:	6014      	str	r4, [r2, #0]
 801248c:	4628      	mov	r0, r5
 801248e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012492:	f000 bbf9 	b.w	8012c88 <__malloc_unlock>
 8012496:	42a3      	cmp	r3, r4
 8012498:	d90c      	bls.n	80124b4 <_free_r+0x4c>
 801249a:	6821      	ldr	r1, [r4, #0]
 801249c:	1862      	adds	r2, r4, r1
 801249e:	4293      	cmp	r3, r2
 80124a0:	bf04      	itt	eq
 80124a2:	681a      	ldreq	r2, [r3, #0]
 80124a4:	685b      	ldreq	r3, [r3, #4]
 80124a6:	6063      	str	r3, [r4, #4]
 80124a8:	bf04      	itt	eq
 80124aa:	1852      	addeq	r2, r2, r1
 80124ac:	6022      	streq	r2, [r4, #0]
 80124ae:	6004      	str	r4, [r0, #0]
 80124b0:	e7ec      	b.n	801248c <_free_r+0x24>
 80124b2:	4613      	mov	r3, r2
 80124b4:	685a      	ldr	r2, [r3, #4]
 80124b6:	b10a      	cbz	r2, 80124bc <_free_r+0x54>
 80124b8:	42a2      	cmp	r2, r4
 80124ba:	d9fa      	bls.n	80124b2 <_free_r+0x4a>
 80124bc:	6819      	ldr	r1, [r3, #0]
 80124be:	1858      	adds	r0, r3, r1
 80124c0:	42a0      	cmp	r0, r4
 80124c2:	d10b      	bne.n	80124dc <_free_r+0x74>
 80124c4:	6820      	ldr	r0, [r4, #0]
 80124c6:	4401      	add	r1, r0
 80124c8:	1858      	adds	r0, r3, r1
 80124ca:	4282      	cmp	r2, r0
 80124cc:	6019      	str	r1, [r3, #0]
 80124ce:	d1dd      	bne.n	801248c <_free_r+0x24>
 80124d0:	6810      	ldr	r0, [r2, #0]
 80124d2:	6852      	ldr	r2, [r2, #4]
 80124d4:	605a      	str	r2, [r3, #4]
 80124d6:	4401      	add	r1, r0
 80124d8:	6019      	str	r1, [r3, #0]
 80124da:	e7d7      	b.n	801248c <_free_r+0x24>
 80124dc:	d902      	bls.n	80124e4 <_free_r+0x7c>
 80124de:	230c      	movs	r3, #12
 80124e0:	602b      	str	r3, [r5, #0]
 80124e2:	e7d3      	b.n	801248c <_free_r+0x24>
 80124e4:	6820      	ldr	r0, [r4, #0]
 80124e6:	1821      	adds	r1, r4, r0
 80124e8:	428a      	cmp	r2, r1
 80124ea:	bf04      	itt	eq
 80124ec:	6811      	ldreq	r1, [r2, #0]
 80124ee:	6852      	ldreq	r2, [r2, #4]
 80124f0:	6062      	str	r2, [r4, #4]
 80124f2:	bf04      	itt	eq
 80124f4:	1809      	addeq	r1, r1, r0
 80124f6:	6021      	streq	r1, [r4, #0]
 80124f8:	605c      	str	r4, [r3, #4]
 80124fa:	e7c7      	b.n	801248c <_free_r+0x24>
 80124fc:	bd38      	pop	{r3, r4, r5, pc}
 80124fe:	bf00      	nop
 8012500:	20002264 	.word	0x20002264

08012504 <_malloc_r>:
 8012504:	b570      	push	{r4, r5, r6, lr}
 8012506:	1ccd      	adds	r5, r1, #3
 8012508:	f025 0503 	bic.w	r5, r5, #3
 801250c:	3508      	adds	r5, #8
 801250e:	2d0c      	cmp	r5, #12
 8012510:	bf38      	it	cc
 8012512:	250c      	movcc	r5, #12
 8012514:	2d00      	cmp	r5, #0
 8012516:	4606      	mov	r6, r0
 8012518:	db01      	blt.n	801251e <_malloc_r+0x1a>
 801251a:	42a9      	cmp	r1, r5
 801251c:	d903      	bls.n	8012526 <_malloc_r+0x22>
 801251e:	230c      	movs	r3, #12
 8012520:	6033      	str	r3, [r6, #0]
 8012522:	2000      	movs	r0, #0
 8012524:	bd70      	pop	{r4, r5, r6, pc}
 8012526:	f000 fbae 	bl	8012c86 <__malloc_lock>
 801252a:	4a21      	ldr	r2, [pc, #132]	; (80125b0 <_malloc_r+0xac>)
 801252c:	6814      	ldr	r4, [r2, #0]
 801252e:	4621      	mov	r1, r4
 8012530:	b991      	cbnz	r1, 8012558 <_malloc_r+0x54>
 8012532:	4c20      	ldr	r4, [pc, #128]	; (80125b4 <_malloc_r+0xb0>)
 8012534:	6823      	ldr	r3, [r4, #0]
 8012536:	b91b      	cbnz	r3, 8012540 <_malloc_r+0x3c>
 8012538:	4630      	mov	r0, r6
 801253a:	f000 facf 	bl	8012adc <_sbrk_r>
 801253e:	6020      	str	r0, [r4, #0]
 8012540:	4629      	mov	r1, r5
 8012542:	4630      	mov	r0, r6
 8012544:	f000 faca 	bl	8012adc <_sbrk_r>
 8012548:	1c43      	adds	r3, r0, #1
 801254a:	d124      	bne.n	8012596 <_malloc_r+0x92>
 801254c:	230c      	movs	r3, #12
 801254e:	6033      	str	r3, [r6, #0]
 8012550:	4630      	mov	r0, r6
 8012552:	f000 fb99 	bl	8012c88 <__malloc_unlock>
 8012556:	e7e4      	b.n	8012522 <_malloc_r+0x1e>
 8012558:	680b      	ldr	r3, [r1, #0]
 801255a:	1b5b      	subs	r3, r3, r5
 801255c:	d418      	bmi.n	8012590 <_malloc_r+0x8c>
 801255e:	2b0b      	cmp	r3, #11
 8012560:	d90f      	bls.n	8012582 <_malloc_r+0x7e>
 8012562:	600b      	str	r3, [r1, #0]
 8012564:	50cd      	str	r5, [r1, r3]
 8012566:	18cc      	adds	r4, r1, r3
 8012568:	4630      	mov	r0, r6
 801256a:	f000 fb8d 	bl	8012c88 <__malloc_unlock>
 801256e:	f104 000b 	add.w	r0, r4, #11
 8012572:	1d23      	adds	r3, r4, #4
 8012574:	f020 0007 	bic.w	r0, r0, #7
 8012578:	1ac3      	subs	r3, r0, r3
 801257a:	d0d3      	beq.n	8012524 <_malloc_r+0x20>
 801257c:	425a      	negs	r2, r3
 801257e:	50e2      	str	r2, [r4, r3]
 8012580:	e7d0      	b.n	8012524 <_malloc_r+0x20>
 8012582:	428c      	cmp	r4, r1
 8012584:	684b      	ldr	r3, [r1, #4]
 8012586:	bf16      	itet	ne
 8012588:	6063      	strne	r3, [r4, #4]
 801258a:	6013      	streq	r3, [r2, #0]
 801258c:	460c      	movne	r4, r1
 801258e:	e7eb      	b.n	8012568 <_malloc_r+0x64>
 8012590:	460c      	mov	r4, r1
 8012592:	6849      	ldr	r1, [r1, #4]
 8012594:	e7cc      	b.n	8012530 <_malloc_r+0x2c>
 8012596:	1cc4      	adds	r4, r0, #3
 8012598:	f024 0403 	bic.w	r4, r4, #3
 801259c:	42a0      	cmp	r0, r4
 801259e:	d005      	beq.n	80125ac <_malloc_r+0xa8>
 80125a0:	1a21      	subs	r1, r4, r0
 80125a2:	4630      	mov	r0, r6
 80125a4:	f000 fa9a 	bl	8012adc <_sbrk_r>
 80125a8:	3001      	adds	r0, #1
 80125aa:	d0cf      	beq.n	801254c <_malloc_r+0x48>
 80125ac:	6025      	str	r5, [r4, #0]
 80125ae:	e7db      	b.n	8012568 <_malloc_r+0x64>
 80125b0:	20002264 	.word	0x20002264
 80125b4:	20002268 	.word	0x20002268

080125b8 <__ssputs_r>:
 80125b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80125bc:	688e      	ldr	r6, [r1, #8]
 80125be:	429e      	cmp	r6, r3
 80125c0:	4682      	mov	sl, r0
 80125c2:	460c      	mov	r4, r1
 80125c4:	4690      	mov	r8, r2
 80125c6:	4699      	mov	r9, r3
 80125c8:	d837      	bhi.n	801263a <__ssputs_r+0x82>
 80125ca:	898a      	ldrh	r2, [r1, #12]
 80125cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80125d0:	d031      	beq.n	8012636 <__ssputs_r+0x7e>
 80125d2:	6825      	ldr	r5, [r4, #0]
 80125d4:	6909      	ldr	r1, [r1, #16]
 80125d6:	1a6f      	subs	r7, r5, r1
 80125d8:	6965      	ldr	r5, [r4, #20]
 80125da:	2302      	movs	r3, #2
 80125dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80125e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80125e4:	f109 0301 	add.w	r3, r9, #1
 80125e8:	443b      	add	r3, r7
 80125ea:	429d      	cmp	r5, r3
 80125ec:	bf38      	it	cc
 80125ee:	461d      	movcc	r5, r3
 80125f0:	0553      	lsls	r3, r2, #21
 80125f2:	d530      	bpl.n	8012656 <__ssputs_r+0x9e>
 80125f4:	4629      	mov	r1, r5
 80125f6:	f7ff ff85 	bl	8012504 <_malloc_r>
 80125fa:	4606      	mov	r6, r0
 80125fc:	b950      	cbnz	r0, 8012614 <__ssputs_r+0x5c>
 80125fe:	230c      	movs	r3, #12
 8012600:	f8ca 3000 	str.w	r3, [sl]
 8012604:	89a3      	ldrh	r3, [r4, #12]
 8012606:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801260a:	81a3      	strh	r3, [r4, #12]
 801260c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012614:	463a      	mov	r2, r7
 8012616:	6921      	ldr	r1, [r4, #16]
 8012618:	f7ff fc32 	bl	8011e80 <memcpy>
 801261c:	89a3      	ldrh	r3, [r4, #12]
 801261e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012626:	81a3      	strh	r3, [r4, #12]
 8012628:	6126      	str	r6, [r4, #16]
 801262a:	6165      	str	r5, [r4, #20]
 801262c:	443e      	add	r6, r7
 801262e:	1bed      	subs	r5, r5, r7
 8012630:	6026      	str	r6, [r4, #0]
 8012632:	60a5      	str	r5, [r4, #8]
 8012634:	464e      	mov	r6, r9
 8012636:	454e      	cmp	r6, r9
 8012638:	d900      	bls.n	801263c <__ssputs_r+0x84>
 801263a:	464e      	mov	r6, r9
 801263c:	4632      	mov	r2, r6
 801263e:	4641      	mov	r1, r8
 8012640:	6820      	ldr	r0, [r4, #0]
 8012642:	f000 fb07 	bl	8012c54 <memmove>
 8012646:	68a3      	ldr	r3, [r4, #8]
 8012648:	1b9b      	subs	r3, r3, r6
 801264a:	60a3      	str	r3, [r4, #8]
 801264c:	6823      	ldr	r3, [r4, #0]
 801264e:	441e      	add	r6, r3
 8012650:	6026      	str	r6, [r4, #0]
 8012652:	2000      	movs	r0, #0
 8012654:	e7dc      	b.n	8012610 <__ssputs_r+0x58>
 8012656:	462a      	mov	r2, r5
 8012658:	f000 fb17 	bl	8012c8a <_realloc_r>
 801265c:	4606      	mov	r6, r0
 801265e:	2800      	cmp	r0, #0
 8012660:	d1e2      	bne.n	8012628 <__ssputs_r+0x70>
 8012662:	6921      	ldr	r1, [r4, #16]
 8012664:	4650      	mov	r0, sl
 8012666:	f7ff feff 	bl	8012468 <_free_r>
 801266a:	e7c8      	b.n	80125fe <__ssputs_r+0x46>

0801266c <_svfiprintf_r>:
 801266c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012670:	461d      	mov	r5, r3
 8012672:	898b      	ldrh	r3, [r1, #12]
 8012674:	061f      	lsls	r7, r3, #24
 8012676:	b09d      	sub	sp, #116	; 0x74
 8012678:	4680      	mov	r8, r0
 801267a:	460c      	mov	r4, r1
 801267c:	4616      	mov	r6, r2
 801267e:	d50f      	bpl.n	80126a0 <_svfiprintf_r+0x34>
 8012680:	690b      	ldr	r3, [r1, #16]
 8012682:	b96b      	cbnz	r3, 80126a0 <_svfiprintf_r+0x34>
 8012684:	2140      	movs	r1, #64	; 0x40
 8012686:	f7ff ff3d 	bl	8012504 <_malloc_r>
 801268a:	6020      	str	r0, [r4, #0]
 801268c:	6120      	str	r0, [r4, #16]
 801268e:	b928      	cbnz	r0, 801269c <_svfiprintf_r+0x30>
 8012690:	230c      	movs	r3, #12
 8012692:	f8c8 3000 	str.w	r3, [r8]
 8012696:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801269a:	e0c8      	b.n	801282e <_svfiprintf_r+0x1c2>
 801269c:	2340      	movs	r3, #64	; 0x40
 801269e:	6163      	str	r3, [r4, #20]
 80126a0:	2300      	movs	r3, #0
 80126a2:	9309      	str	r3, [sp, #36]	; 0x24
 80126a4:	2320      	movs	r3, #32
 80126a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80126aa:	2330      	movs	r3, #48	; 0x30
 80126ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80126b0:	9503      	str	r5, [sp, #12]
 80126b2:	f04f 0b01 	mov.w	fp, #1
 80126b6:	4637      	mov	r7, r6
 80126b8:	463d      	mov	r5, r7
 80126ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80126be:	b10b      	cbz	r3, 80126c4 <_svfiprintf_r+0x58>
 80126c0:	2b25      	cmp	r3, #37	; 0x25
 80126c2:	d13e      	bne.n	8012742 <_svfiprintf_r+0xd6>
 80126c4:	ebb7 0a06 	subs.w	sl, r7, r6
 80126c8:	d00b      	beq.n	80126e2 <_svfiprintf_r+0x76>
 80126ca:	4653      	mov	r3, sl
 80126cc:	4632      	mov	r2, r6
 80126ce:	4621      	mov	r1, r4
 80126d0:	4640      	mov	r0, r8
 80126d2:	f7ff ff71 	bl	80125b8 <__ssputs_r>
 80126d6:	3001      	adds	r0, #1
 80126d8:	f000 80a4 	beq.w	8012824 <_svfiprintf_r+0x1b8>
 80126dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126de:	4453      	add	r3, sl
 80126e0:	9309      	str	r3, [sp, #36]	; 0x24
 80126e2:	783b      	ldrb	r3, [r7, #0]
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	f000 809d 	beq.w	8012824 <_svfiprintf_r+0x1b8>
 80126ea:	2300      	movs	r3, #0
 80126ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80126f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80126f4:	9304      	str	r3, [sp, #16]
 80126f6:	9307      	str	r3, [sp, #28]
 80126f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80126fc:	931a      	str	r3, [sp, #104]	; 0x68
 80126fe:	462f      	mov	r7, r5
 8012700:	2205      	movs	r2, #5
 8012702:	f817 1b01 	ldrb.w	r1, [r7], #1
 8012706:	4850      	ldr	r0, [pc, #320]	; (8012848 <_svfiprintf_r+0x1dc>)
 8012708:	f7ed fd92 	bl	8000230 <memchr>
 801270c:	9b04      	ldr	r3, [sp, #16]
 801270e:	b9d0      	cbnz	r0, 8012746 <_svfiprintf_r+0xda>
 8012710:	06d9      	lsls	r1, r3, #27
 8012712:	bf44      	itt	mi
 8012714:	2220      	movmi	r2, #32
 8012716:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801271a:	071a      	lsls	r2, r3, #28
 801271c:	bf44      	itt	mi
 801271e:	222b      	movmi	r2, #43	; 0x2b
 8012720:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012724:	782a      	ldrb	r2, [r5, #0]
 8012726:	2a2a      	cmp	r2, #42	; 0x2a
 8012728:	d015      	beq.n	8012756 <_svfiprintf_r+0xea>
 801272a:	9a07      	ldr	r2, [sp, #28]
 801272c:	462f      	mov	r7, r5
 801272e:	2000      	movs	r0, #0
 8012730:	250a      	movs	r5, #10
 8012732:	4639      	mov	r1, r7
 8012734:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012738:	3b30      	subs	r3, #48	; 0x30
 801273a:	2b09      	cmp	r3, #9
 801273c:	d94d      	bls.n	80127da <_svfiprintf_r+0x16e>
 801273e:	b1b8      	cbz	r0, 8012770 <_svfiprintf_r+0x104>
 8012740:	e00f      	b.n	8012762 <_svfiprintf_r+0xf6>
 8012742:	462f      	mov	r7, r5
 8012744:	e7b8      	b.n	80126b8 <_svfiprintf_r+0x4c>
 8012746:	4a40      	ldr	r2, [pc, #256]	; (8012848 <_svfiprintf_r+0x1dc>)
 8012748:	1a80      	subs	r0, r0, r2
 801274a:	fa0b f000 	lsl.w	r0, fp, r0
 801274e:	4318      	orrs	r0, r3
 8012750:	9004      	str	r0, [sp, #16]
 8012752:	463d      	mov	r5, r7
 8012754:	e7d3      	b.n	80126fe <_svfiprintf_r+0x92>
 8012756:	9a03      	ldr	r2, [sp, #12]
 8012758:	1d11      	adds	r1, r2, #4
 801275a:	6812      	ldr	r2, [r2, #0]
 801275c:	9103      	str	r1, [sp, #12]
 801275e:	2a00      	cmp	r2, #0
 8012760:	db01      	blt.n	8012766 <_svfiprintf_r+0xfa>
 8012762:	9207      	str	r2, [sp, #28]
 8012764:	e004      	b.n	8012770 <_svfiprintf_r+0x104>
 8012766:	4252      	negs	r2, r2
 8012768:	f043 0302 	orr.w	r3, r3, #2
 801276c:	9207      	str	r2, [sp, #28]
 801276e:	9304      	str	r3, [sp, #16]
 8012770:	783b      	ldrb	r3, [r7, #0]
 8012772:	2b2e      	cmp	r3, #46	; 0x2e
 8012774:	d10c      	bne.n	8012790 <_svfiprintf_r+0x124>
 8012776:	787b      	ldrb	r3, [r7, #1]
 8012778:	2b2a      	cmp	r3, #42	; 0x2a
 801277a:	d133      	bne.n	80127e4 <_svfiprintf_r+0x178>
 801277c:	9b03      	ldr	r3, [sp, #12]
 801277e:	1d1a      	adds	r2, r3, #4
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	9203      	str	r2, [sp, #12]
 8012784:	2b00      	cmp	r3, #0
 8012786:	bfb8      	it	lt
 8012788:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801278c:	3702      	adds	r7, #2
 801278e:	9305      	str	r3, [sp, #20]
 8012790:	4d2e      	ldr	r5, [pc, #184]	; (801284c <_svfiprintf_r+0x1e0>)
 8012792:	7839      	ldrb	r1, [r7, #0]
 8012794:	2203      	movs	r2, #3
 8012796:	4628      	mov	r0, r5
 8012798:	f7ed fd4a 	bl	8000230 <memchr>
 801279c:	b138      	cbz	r0, 80127ae <_svfiprintf_r+0x142>
 801279e:	2340      	movs	r3, #64	; 0x40
 80127a0:	1b40      	subs	r0, r0, r5
 80127a2:	fa03 f000 	lsl.w	r0, r3, r0
 80127a6:	9b04      	ldr	r3, [sp, #16]
 80127a8:	4303      	orrs	r3, r0
 80127aa:	3701      	adds	r7, #1
 80127ac:	9304      	str	r3, [sp, #16]
 80127ae:	7839      	ldrb	r1, [r7, #0]
 80127b0:	4827      	ldr	r0, [pc, #156]	; (8012850 <_svfiprintf_r+0x1e4>)
 80127b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80127b6:	2206      	movs	r2, #6
 80127b8:	1c7e      	adds	r6, r7, #1
 80127ba:	f7ed fd39 	bl	8000230 <memchr>
 80127be:	2800      	cmp	r0, #0
 80127c0:	d038      	beq.n	8012834 <_svfiprintf_r+0x1c8>
 80127c2:	4b24      	ldr	r3, [pc, #144]	; (8012854 <_svfiprintf_r+0x1e8>)
 80127c4:	bb13      	cbnz	r3, 801280c <_svfiprintf_r+0x1a0>
 80127c6:	9b03      	ldr	r3, [sp, #12]
 80127c8:	3307      	adds	r3, #7
 80127ca:	f023 0307 	bic.w	r3, r3, #7
 80127ce:	3308      	adds	r3, #8
 80127d0:	9303      	str	r3, [sp, #12]
 80127d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127d4:	444b      	add	r3, r9
 80127d6:	9309      	str	r3, [sp, #36]	; 0x24
 80127d8:	e76d      	b.n	80126b6 <_svfiprintf_r+0x4a>
 80127da:	fb05 3202 	mla	r2, r5, r2, r3
 80127de:	2001      	movs	r0, #1
 80127e0:	460f      	mov	r7, r1
 80127e2:	e7a6      	b.n	8012732 <_svfiprintf_r+0xc6>
 80127e4:	2300      	movs	r3, #0
 80127e6:	3701      	adds	r7, #1
 80127e8:	9305      	str	r3, [sp, #20]
 80127ea:	4619      	mov	r1, r3
 80127ec:	250a      	movs	r5, #10
 80127ee:	4638      	mov	r0, r7
 80127f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80127f4:	3a30      	subs	r2, #48	; 0x30
 80127f6:	2a09      	cmp	r2, #9
 80127f8:	d903      	bls.n	8012802 <_svfiprintf_r+0x196>
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d0c8      	beq.n	8012790 <_svfiprintf_r+0x124>
 80127fe:	9105      	str	r1, [sp, #20]
 8012800:	e7c6      	b.n	8012790 <_svfiprintf_r+0x124>
 8012802:	fb05 2101 	mla	r1, r5, r1, r2
 8012806:	2301      	movs	r3, #1
 8012808:	4607      	mov	r7, r0
 801280a:	e7f0      	b.n	80127ee <_svfiprintf_r+0x182>
 801280c:	ab03      	add	r3, sp, #12
 801280e:	9300      	str	r3, [sp, #0]
 8012810:	4622      	mov	r2, r4
 8012812:	4b11      	ldr	r3, [pc, #68]	; (8012858 <_svfiprintf_r+0x1ec>)
 8012814:	a904      	add	r1, sp, #16
 8012816:	4640      	mov	r0, r8
 8012818:	f7fd fdb2 	bl	8010380 <_printf_float>
 801281c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8012820:	4681      	mov	r9, r0
 8012822:	d1d6      	bne.n	80127d2 <_svfiprintf_r+0x166>
 8012824:	89a3      	ldrh	r3, [r4, #12]
 8012826:	065b      	lsls	r3, r3, #25
 8012828:	f53f af35 	bmi.w	8012696 <_svfiprintf_r+0x2a>
 801282c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801282e:	b01d      	add	sp, #116	; 0x74
 8012830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012834:	ab03      	add	r3, sp, #12
 8012836:	9300      	str	r3, [sp, #0]
 8012838:	4622      	mov	r2, r4
 801283a:	4b07      	ldr	r3, [pc, #28]	; (8012858 <_svfiprintf_r+0x1ec>)
 801283c:	a904      	add	r1, sp, #16
 801283e:	4640      	mov	r0, r8
 8012840:	f7fe f854 	bl	80108ec <_printf_i>
 8012844:	e7ea      	b.n	801281c <_svfiprintf_r+0x1b0>
 8012846:	bf00      	nop
 8012848:	080155ec 	.word	0x080155ec
 801284c:	080155f2 	.word	0x080155f2
 8012850:	080155f6 	.word	0x080155f6
 8012854:	08010381 	.word	0x08010381
 8012858:	080125b9 	.word	0x080125b9

0801285c <__sfputc_r>:
 801285c:	6893      	ldr	r3, [r2, #8]
 801285e:	3b01      	subs	r3, #1
 8012860:	2b00      	cmp	r3, #0
 8012862:	b410      	push	{r4}
 8012864:	6093      	str	r3, [r2, #8]
 8012866:	da08      	bge.n	801287a <__sfputc_r+0x1e>
 8012868:	6994      	ldr	r4, [r2, #24]
 801286a:	42a3      	cmp	r3, r4
 801286c:	db01      	blt.n	8012872 <__sfputc_r+0x16>
 801286e:	290a      	cmp	r1, #10
 8012870:	d103      	bne.n	801287a <__sfputc_r+0x1e>
 8012872:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012876:	f7fe ba0b 	b.w	8010c90 <__swbuf_r>
 801287a:	6813      	ldr	r3, [r2, #0]
 801287c:	1c58      	adds	r0, r3, #1
 801287e:	6010      	str	r0, [r2, #0]
 8012880:	7019      	strb	r1, [r3, #0]
 8012882:	4608      	mov	r0, r1
 8012884:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012888:	4770      	bx	lr

0801288a <__sfputs_r>:
 801288a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801288c:	4606      	mov	r6, r0
 801288e:	460f      	mov	r7, r1
 8012890:	4614      	mov	r4, r2
 8012892:	18d5      	adds	r5, r2, r3
 8012894:	42ac      	cmp	r4, r5
 8012896:	d101      	bne.n	801289c <__sfputs_r+0x12>
 8012898:	2000      	movs	r0, #0
 801289a:	e007      	b.n	80128ac <__sfputs_r+0x22>
 801289c:	463a      	mov	r2, r7
 801289e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128a2:	4630      	mov	r0, r6
 80128a4:	f7ff ffda 	bl	801285c <__sfputc_r>
 80128a8:	1c43      	adds	r3, r0, #1
 80128aa:	d1f3      	bne.n	8012894 <__sfputs_r+0xa>
 80128ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080128b0 <_vfiprintf_r>:
 80128b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128b4:	460c      	mov	r4, r1
 80128b6:	b09d      	sub	sp, #116	; 0x74
 80128b8:	4617      	mov	r7, r2
 80128ba:	461d      	mov	r5, r3
 80128bc:	4606      	mov	r6, r0
 80128be:	b118      	cbz	r0, 80128c8 <_vfiprintf_r+0x18>
 80128c0:	6983      	ldr	r3, [r0, #24]
 80128c2:	b90b      	cbnz	r3, 80128c8 <_vfiprintf_r+0x18>
 80128c4:	f7ff f9d8 	bl	8011c78 <__sinit>
 80128c8:	4b7c      	ldr	r3, [pc, #496]	; (8012abc <_vfiprintf_r+0x20c>)
 80128ca:	429c      	cmp	r4, r3
 80128cc:	d158      	bne.n	8012980 <_vfiprintf_r+0xd0>
 80128ce:	6874      	ldr	r4, [r6, #4]
 80128d0:	89a3      	ldrh	r3, [r4, #12]
 80128d2:	0718      	lsls	r0, r3, #28
 80128d4:	d55e      	bpl.n	8012994 <_vfiprintf_r+0xe4>
 80128d6:	6923      	ldr	r3, [r4, #16]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d05b      	beq.n	8012994 <_vfiprintf_r+0xe4>
 80128dc:	2300      	movs	r3, #0
 80128de:	9309      	str	r3, [sp, #36]	; 0x24
 80128e0:	2320      	movs	r3, #32
 80128e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80128e6:	2330      	movs	r3, #48	; 0x30
 80128e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80128ec:	9503      	str	r5, [sp, #12]
 80128ee:	f04f 0b01 	mov.w	fp, #1
 80128f2:	46b8      	mov	r8, r7
 80128f4:	4645      	mov	r5, r8
 80128f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80128fa:	b10b      	cbz	r3, 8012900 <_vfiprintf_r+0x50>
 80128fc:	2b25      	cmp	r3, #37	; 0x25
 80128fe:	d154      	bne.n	80129aa <_vfiprintf_r+0xfa>
 8012900:	ebb8 0a07 	subs.w	sl, r8, r7
 8012904:	d00b      	beq.n	801291e <_vfiprintf_r+0x6e>
 8012906:	4653      	mov	r3, sl
 8012908:	463a      	mov	r2, r7
 801290a:	4621      	mov	r1, r4
 801290c:	4630      	mov	r0, r6
 801290e:	f7ff ffbc 	bl	801288a <__sfputs_r>
 8012912:	3001      	adds	r0, #1
 8012914:	f000 80c2 	beq.w	8012a9c <_vfiprintf_r+0x1ec>
 8012918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801291a:	4453      	add	r3, sl
 801291c:	9309      	str	r3, [sp, #36]	; 0x24
 801291e:	f898 3000 	ldrb.w	r3, [r8]
 8012922:	2b00      	cmp	r3, #0
 8012924:	f000 80ba 	beq.w	8012a9c <_vfiprintf_r+0x1ec>
 8012928:	2300      	movs	r3, #0
 801292a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801292e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012932:	9304      	str	r3, [sp, #16]
 8012934:	9307      	str	r3, [sp, #28]
 8012936:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801293a:	931a      	str	r3, [sp, #104]	; 0x68
 801293c:	46a8      	mov	r8, r5
 801293e:	2205      	movs	r2, #5
 8012940:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012944:	485e      	ldr	r0, [pc, #376]	; (8012ac0 <_vfiprintf_r+0x210>)
 8012946:	f7ed fc73 	bl	8000230 <memchr>
 801294a:	9b04      	ldr	r3, [sp, #16]
 801294c:	bb78      	cbnz	r0, 80129ae <_vfiprintf_r+0xfe>
 801294e:	06d9      	lsls	r1, r3, #27
 8012950:	bf44      	itt	mi
 8012952:	2220      	movmi	r2, #32
 8012954:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012958:	071a      	lsls	r2, r3, #28
 801295a:	bf44      	itt	mi
 801295c:	222b      	movmi	r2, #43	; 0x2b
 801295e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012962:	782a      	ldrb	r2, [r5, #0]
 8012964:	2a2a      	cmp	r2, #42	; 0x2a
 8012966:	d02a      	beq.n	80129be <_vfiprintf_r+0x10e>
 8012968:	9a07      	ldr	r2, [sp, #28]
 801296a:	46a8      	mov	r8, r5
 801296c:	2000      	movs	r0, #0
 801296e:	250a      	movs	r5, #10
 8012970:	4641      	mov	r1, r8
 8012972:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012976:	3b30      	subs	r3, #48	; 0x30
 8012978:	2b09      	cmp	r3, #9
 801297a:	d969      	bls.n	8012a50 <_vfiprintf_r+0x1a0>
 801297c:	b360      	cbz	r0, 80129d8 <_vfiprintf_r+0x128>
 801297e:	e024      	b.n	80129ca <_vfiprintf_r+0x11a>
 8012980:	4b50      	ldr	r3, [pc, #320]	; (8012ac4 <_vfiprintf_r+0x214>)
 8012982:	429c      	cmp	r4, r3
 8012984:	d101      	bne.n	801298a <_vfiprintf_r+0xda>
 8012986:	68b4      	ldr	r4, [r6, #8]
 8012988:	e7a2      	b.n	80128d0 <_vfiprintf_r+0x20>
 801298a:	4b4f      	ldr	r3, [pc, #316]	; (8012ac8 <_vfiprintf_r+0x218>)
 801298c:	429c      	cmp	r4, r3
 801298e:	bf08      	it	eq
 8012990:	68f4      	ldreq	r4, [r6, #12]
 8012992:	e79d      	b.n	80128d0 <_vfiprintf_r+0x20>
 8012994:	4621      	mov	r1, r4
 8012996:	4630      	mov	r0, r6
 8012998:	f7fe f9cc 	bl	8010d34 <__swsetup_r>
 801299c:	2800      	cmp	r0, #0
 801299e:	d09d      	beq.n	80128dc <_vfiprintf_r+0x2c>
 80129a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80129a4:	b01d      	add	sp, #116	; 0x74
 80129a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129aa:	46a8      	mov	r8, r5
 80129ac:	e7a2      	b.n	80128f4 <_vfiprintf_r+0x44>
 80129ae:	4a44      	ldr	r2, [pc, #272]	; (8012ac0 <_vfiprintf_r+0x210>)
 80129b0:	1a80      	subs	r0, r0, r2
 80129b2:	fa0b f000 	lsl.w	r0, fp, r0
 80129b6:	4318      	orrs	r0, r3
 80129b8:	9004      	str	r0, [sp, #16]
 80129ba:	4645      	mov	r5, r8
 80129bc:	e7be      	b.n	801293c <_vfiprintf_r+0x8c>
 80129be:	9a03      	ldr	r2, [sp, #12]
 80129c0:	1d11      	adds	r1, r2, #4
 80129c2:	6812      	ldr	r2, [r2, #0]
 80129c4:	9103      	str	r1, [sp, #12]
 80129c6:	2a00      	cmp	r2, #0
 80129c8:	db01      	blt.n	80129ce <_vfiprintf_r+0x11e>
 80129ca:	9207      	str	r2, [sp, #28]
 80129cc:	e004      	b.n	80129d8 <_vfiprintf_r+0x128>
 80129ce:	4252      	negs	r2, r2
 80129d0:	f043 0302 	orr.w	r3, r3, #2
 80129d4:	9207      	str	r2, [sp, #28]
 80129d6:	9304      	str	r3, [sp, #16]
 80129d8:	f898 3000 	ldrb.w	r3, [r8]
 80129dc:	2b2e      	cmp	r3, #46	; 0x2e
 80129de:	d10e      	bne.n	80129fe <_vfiprintf_r+0x14e>
 80129e0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80129e4:	2b2a      	cmp	r3, #42	; 0x2a
 80129e6:	d138      	bne.n	8012a5a <_vfiprintf_r+0x1aa>
 80129e8:	9b03      	ldr	r3, [sp, #12]
 80129ea:	1d1a      	adds	r2, r3, #4
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	9203      	str	r2, [sp, #12]
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	bfb8      	it	lt
 80129f4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80129f8:	f108 0802 	add.w	r8, r8, #2
 80129fc:	9305      	str	r3, [sp, #20]
 80129fe:	4d33      	ldr	r5, [pc, #204]	; (8012acc <_vfiprintf_r+0x21c>)
 8012a00:	f898 1000 	ldrb.w	r1, [r8]
 8012a04:	2203      	movs	r2, #3
 8012a06:	4628      	mov	r0, r5
 8012a08:	f7ed fc12 	bl	8000230 <memchr>
 8012a0c:	b140      	cbz	r0, 8012a20 <_vfiprintf_r+0x170>
 8012a0e:	2340      	movs	r3, #64	; 0x40
 8012a10:	1b40      	subs	r0, r0, r5
 8012a12:	fa03 f000 	lsl.w	r0, r3, r0
 8012a16:	9b04      	ldr	r3, [sp, #16]
 8012a18:	4303      	orrs	r3, r0
 8012a1a:	f108 0801 	add.w	r8, r8, #1
 8012a1e:	9304      	str	r3, [sp, #16]
 8012a20:	f898 1000 	ldrb.w	r1, [r8]
 8012a24:	482a      	ldr	r0, [pc, #168]	; (8012ad0 <_vfiprintf_r+0x220>)
 8012a26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012a2a:	2206      	movs	r2, #6
 8012a2c:	f108 0701 	add.w	r7, r8, #1
 8012a30:	f7ed fbfe 	bl	8000230 <memchr>
 8012a34:	2800      	cmp	r0, #0
 8012a36:	d037      	beq.n	8012aa8 <_vfiprintf_r+0x1f8>
 8012a38:	4b26      	ldr	r3, [pc, #152]	; (8012ad4 <_vfiprintf_r+0x224>)
 8012a3a:	bb1b      	cbnz	r3, 8012a84 <_vfiprintf_r+0x1d4>
 8012a3c:	9b03      	ldr	r3, [sp, #12]
 8012a3e:	3307      	adds	r3, #7
 8012a40:	f023 0307 	bic.w	r3, r3, #7
 8012a44:	3308      	adds	r3, #8
 8012a46:	9303      	str	r3, [sp, #12]
 8012a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a4a:	444b      	add	r3, r9
 8012a4c:	9309      	str	r3, [sp, #36]	; 0x24
 8012a4e:	e750      	b.n	80128f2 <_vfiprintf_r+0x42>
 8012a50:	fb05 3202 	mla	r2, r5, r2, r3
 8012a54:	2001      	movs	r0, #1
 8012a56:	4688      	mov	r8, r1
 8012a58:	e78a      	b.n	8012970 <_vfiprintf_r+0xc0>
 8012a5a:	2300      	movs	r3, #0
 8012a5c:	f108 0801 	add.w	r8, r8, #1
 8012a60:	9305      	str	r3, [sp, #20]
 8012a62:	4619      	mov	r1, r3
 8012a64:	250a      	movs	r5, #10
 8012a66:	4640      	mov	r0, r8
 8012a68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012a6c:	3a30      	subs	r2, #48	; 0x30
 8012a6e:	2a09      	cmp	r2, #9
 8012a70:	d903      	bls.n	8012a7a <_vfiprintf_r+0x1ca>
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d0c3      	beq.n	80129fe <_vfiprintf_r+0x14e>
 8012a76:	9105      	str	r1, [sp, #20]
 8012a78:	e7c1      	b.n	80129fe <_vfiprintf_r+0x14e>
 8012a7a:	fb05 2101 	mla	r1, r5, r1, r2
 8012a7e:	2301      	movs	r3, #1
 8012a80:	4680      	mov	r8, r0
 8012a82:	e7f0      	b.n	8012a66 <_vfiprintf_r+0x1b6>
 8012a84:	ab03      	add	r3, sp, #12
 8012a86:	9300      	str	r3, [sp, #0]
 8012a88:	4622      	mov	r2, r4
 8012a8a:	4b13      	ldr	r3, [pc, #76]	; (8012ad8 <_vfiprintf_r+0x228>)
 8012a8c:	a904      	add	r1, sp, #16
 8012a8e:	4630      	mov	r0, r6
 8012a90:	f7fd fc76 	bl	8010380 <_printf_float>
 8012a94:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8012a98:	4681      	mov	r9, r0
 8012a9a:	d1d5      	bne.n	8012a48 <_vfiprintf_r+0x198>
 8012a9c:	89a3      	ldrh	r3, [r4, #12]
 8012a9e:	065b      	lsls	r3, r3, #25
 8012aa0:	f53f af7e 	bmi.w	80129a0 <_vfiprintf_r+0xf0>
 8012aa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012aa6:	e77d      	b.n	80129a4 <_vfiprintf_r+0xf4>
 8012aa8:	ab03      	add	r3, sp, #12
 8012aaa:	9300      	str	r3, [sp, #0]
 8012aac:	4622      	mov	r2, r4
 8012aae:	4b0a      	ldr	r3, [pc, #40]	; (8012ad8 <_vfiprintf_r+0x228>)
 8012ab0:	a904      	add	r1, sp, #16
 8012ab2:	4630      	mov	r0, r6
 8012ab4:	f7fd ff1a 	bl	80108ec <_printf_i>
 8012ab8:	e7ec      	b.n	8012a94 <_vfiprintf_r+0x1e4>
 8012aba:	bf00      	nop
 8012abc:	080154b0 	.word	0x080154b0
 8012ac0:	080155ec 	.word	0x080155ec
 8012ac4:	080154d0 	.word	0x080154d0
 8012ac8:	08015490 	.word	0x08015490
 8012acc:	080155f2 	.word	0x080155f2
 8012ad0:	080155f6 	.word	0x080155f6
 8012ad4:	08010381 	.word	0x08010381
 8012ad8:	0801288b 	.word	0x0801288b

08012adc <_sbrk_r>:
 8012adc:	b538      	push	{r3, r4, r5, lr}
 8012ade:	4c06      	ldr	r4, [pc, #24]	; (8012af8 <_sbrk_r+0x1c>)
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	4605      	mov	r5, r0
 8012ae4:	4608      	mov	r0, r1
 8012ae6:	6023      	str	r3, [r4, #0]
 8012ae8:	f7f5 faa8 	bl	800803c <_sbrk>
 8012aec:	1c43      	adds	r3, r0, #1
 8012aee:	d102      	bne.n	8012af6 <_sbrk_r+0x1a>
 8012af0:	6823      	ldr	r3, [r4, #0]
 8012af2:	b103      	cbz	r3, 8012af6 <_sbrk_r+0x1a>
 8012af4:	602b      	str	r3, [r5, #0]
 8012af6:	bd38      	pop	{r3, r4, r5, pc}
 8012af8:	20002cf0 	.word	0x20002cf0

08012afc <__sread>:
 8012afc:	b510      	push	{r4, lr}
 8012afe:	460c      	mov	r4, r1
 8012b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b04:	f000 f8e8 	bl	8012cd8 <_read_r>
 8012b08:	2800      	cmp	r0, #0
 8012b0a:	bfab      	itete	ge
 8012b0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012b0e:	89a3      	ldrhlt	r3, [r4, #12]
 8012b10:	181b      	addge	r3, r3, r0
 8012b12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012b16:	bfac      	ite	ge
 8012b18:	6563      	strge	r3, [r4, #84]	; 0x54
 8012b1a:	81a3      	strhlt	r3, [r4, #12]
 8012b1c:	bd10      	pop	{r4, pc}

08012b1e <__swrite>:
 8012b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b22:	461f      	mov	r7, r3
 8012b24:	898b      	ldrh	r3, [r1, #12]
 8012b26:	05db      	lsls	r3, r3, #23
 8012b28:	4605      	mov	r5, r0
 8012b2a:	460c      	mov	r4, r1
 8012b2c:	4616      	mov	r6, r2
 8012b2e:	d505      	bpl.n	8012b3c <__swrite+0x1e>
 8012b30:	2302      	movs	r3, #2
 8012b32:	2200      	movs	r2, #0
 8012b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b38:	f000 f868 	bl	8012c0c <_lseek_r>
 8012b3c:	89a3      	ldrh	r3, [r4, #12]
 8012b3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012b42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012b46:	81a3      	strh	r3, [r4, #12]
 8012b48:	4632      	mov	r2, r6
 8012b4a:	463b      	mov	r3, r7
 8012b4c:	4628      	mov	r0, r5
 8012b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b52:	f000 b817 	b.w	8012b84 <_write_r>

08012b56 <__sseek>:
 8012b56:	b510      	push	{r4, lr}
 8012b58:	460c      	mov	r4, r1
 8012b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b5e:	f000 f855 	bl	8012c0c <_lseek_r>
 8012b62:	1c43      	adds	r3, r0, #1
 8012b64:	89a3      	ldrh	r3, [r4, #12]
 8012b66:	bf15      	itete	ne
 8012b68:	6560      	strne	r0, [r4, #84]	; 0x54
 8012b6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012b6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012b72:	81a3      	strheq	r3, [r4, #12]
 8012b74:	bf18      	it	ne
 8012b76:	81a3      	strhne	r3, [r4, #12]
 8012b78:	bd10      	pop	{r4, pc}

08012b7a <__sclose>:
 8012b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b7e:	f000 b813 	b.w	8012ba8 <_close_r>
	...

08012b84 <_write_r>:
 8012b84:	b538      	push	{r3, r4, r5, lr}
 8012b86:	4c07      	ldr	r4, [pc, #28]	; (8012ba4 <_write_r+0x20>)
 8012b88:	4605      	mov	r5, r0
 8012b8a:	4608      	mov	r0, r1
 8012b8c:	4611      	mov	r1, r2
 8012b8e:	2200      	movs	r2, #0
 8012b90:	6022      	str	r2, [r4, #0]
 8012b92:	461a      	mov	r2, r3
 8012b94:	f7f4 ff19 	bl	80079ca <_write>
 8012b98:	1c43      	adds	r3, r0, #1
 8012b9a:	d102      	bne.n	8012ba2 <_write_r+0x1e>
 8012b9c:	6823      	ldr	r3, [r4, #0]
 8012b9e:	b103      	cbz	r3, 8012ba2 <_write_r+0x1e>
 8012ba0:	602b      	str	r3, [r5, #0]
 8012ba2:	bd38      	pop	{r3, r4, r5, pc}
 8012ba4:	20002cf0 	.word	0x20002cf0

08012ba8 <_close_r>:
 8012ba8:	b538      	push	{r3, r4, r5, lr}
 8012baa:	4c06      	ldr	r4, [pc, #24]	; (8012bc4 <_close_r+0x1c>)
 8012bac:	2300      	movs	r3, #0
 8012bae:	4605      	mov	r5, r0
 8012bb0:	4608      	mov	r0, r1
 8012bb2:	6023      	str	r3, [r4, #0]
 8012bb4:	f7f5 fa0d 	bl	8007fd2 <_close>
 8012bb8:	1c43      	adds	r3, r0, #1
 8012bba:	d102      	bne.n	8012bc2 <_close_r+0x1a>
 8012bbc:	6823      	ldr	r3, [r4, #0]
 8012bbe:	b103      	cbz	r3, 8012bc2 <_close_r+0x1a>
 8012bc0:	602b      	str	r3, [r5, #0]
 8012bc2:	bd38      	pop	{r3, r4, r5, pc}
 8012bc4:	20002cf0 	.word	0x20002cf0

08012bc8 <_fstat_r>:
 8012bc8:	b538      	push	{r3, r4, r5, lr}
 8012bca:	4c07      	ldr	r4, [pc, #28]	; (8012be8 <_fstat_r+0x20>)
 8012bcc:	2300      	movs	r3, #0
 8012bce:	4605      	mov	r5, r0
 8012bd0:	4608      	mov	r0, r1
 8012bd2:	4611      	mov	r1, r2
 8012bd4:	6023      	str	r3, [r4, #0]
 8012bd6:	f7f5 fa08 	bl	8007fea <_fstat>
 8012bda:	1c43      	adds	r3, r0, #1
 8012bdc:	d102      	bne.n	8012be4 <_fstat_r+0x1c>
 8012bde:	6823      	ldr	r3, [r4, #0]
 8012be0:	b103      	cbz	r3, 8012be4 <_fstat_r+0x1c>
 8012be2:	602b      	str	r3, [r5, #0]
 8012be4:	bd38      	pop	{r3, r4, r5, pc}
 8012be6:	bf00      	nop
 8012be8:	20002cf0 	.word	0x20002cf0

08012bec <_isatty_r>:
 8012bec:	b538      	push	{r3, r4, r5, lr}
 8012bee:	4c06      	ldr	r4, [pc, #24]	; (8012c08 <_isatty_r+0x1c>)
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	4605      	mov	r5, r0
 8012bf4:	4608      	mov	r0, r1
 8012bf6:	6023      	str	r3, [r4, #0]
 8012bf8:	f7f5 fa07 	bl	800800a <_isatty>
 8012bfc:	1c43      	adds	r3, r0, #1
 8012bfe:	d102      	bne.n	8012c06 <_isatty_r+0x1a>
 8012c00:	6823      	ldr	r3, [r4, #0]
 8012c02:	b103      	cbz	r3, 8012c06 <_isatty_r+0x1a>
 8012c04:	602b      	str	r3, [r5, #0]
 8012c06:	bd38      	pop	{r3, r4, r5, pc}
 8012c08:	20002cf0 	.word	0x20002cf0

08012c0c <_lseek_r>:
 8012c0c:	b538      	push	{r3, r4, r5, lr}
 8012c0e:	4c07      	ldr	r4, [pc, #28]	; (8012c2c <_lseek_r+0x20>)
 8012c10:	4605      	mov	r5, r0
 8012c12:	4608      	mov	r0, r1
 8012c14:	4611      	mov	r1, r2
 8012c16:	2200      	movs	r2, #0
 8012c18:	6022      	str	r2, [r4, #0]
 8012c1a:	461a      	mov	r2, r3
 8012c1c:	f7f5 fa00 	bl	8008020 <_lseek>
 8012c20:	1c43      	adds	r3, r0, #1
 8012c22:	d102      	bne.n	8012c2a <_lseek_r+0x1e>
 8012c24:	6823      	ldr	r3, [r4, #0]
 8012c26:	b103      	cbz	r3, 8012c2a <_lseek_r+0x1e>
 8012c28:	602b      	str	r3, [r5, #0]
 8012c2a:	bd38      	pop	{r3, r4, r5, pc}
 8012c2c:	20002cf0 	.word	0x20002cf0

08012c30 <__ascii_mbtowc>:
 8012c30:	b082      	sub	sp, #8
 8012c32:	b901      	cbnz	r1, 8012c36 <__ascii_mbtowc+0x6>
 8012c34:	a901      	add	r1, sp, #4
 8012c36:	b142      	cbz	r2, 8012c4a <__ascii_mbtowc+0x1a>
 8012c38:	b14b      	cbz	r3, 8012c4e <__ascii_mbtowc+0x1e>
 8012c3a:	7813      	ldrb	r3, [r2, #0]
 8012c3c:	600b      	str	r3, [r1, #0]
 8012c3e:	7812      	ldrb	r2, [r2, #0]
 8012c40:	1c10      	adds	r0, r2, #0
 8012c42:	bf18      	it	ne
 8012c44:	2001      	movne	r0, #1
 8012c46:	b002      	add	sp, #8
 8012c48:	4770      	bx	lr
 8012c4a:	4610      	mov	r0, r2
 8012c4c:	e7fb      	b.n	8012c46 <__ascii_mbtowc+0x16>
 8012c4e:	f06f 0001 	mvn.w	r0, #1
 8012c52:	e7f8      	b.n	8012c46 <__ascii_mbtowc+0x16>

08012c54 <memmove>:
 8012c54:	4288      	cmp	r0, r1
 8012c56:	b510      	push	{r4, lr}
 8012c58:	eb01 0302 	add.w	r3, r1, r2
 8012c5c:	d807      	bhi.n	8012c6e <memmove+0x1a>
 8012c5e:	1e42      	subs	r2, r0, #1
 8012c60:	4299      	cmp	r1, r3
 8012c62:	d00a      	beq.n	8012c7a <memmove+0x26>
 8012c64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012c68:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012c6c:	e7f8      	b.n	8012c60 <memmove+0xc>
 8012c6e:	4283      	cmp	r3, r0
 8012c70:	d9f5      	bls.n	8012c5e <memmove+0xa>
 8012c72:	1881      	adds	r1, r0, r2
 8012c74:	1ad2      	subs	r2, r2, r3
 8012c76:	42d3      	cmn	r3, r2
 8012c78:	d100      	bne.n	8012c7c <memmove+0x28>
 8012c7a:	bd10      	pop	{r4, pc}
 8012c7c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012c80:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012c84:	e7f7      	b.n	8012c76 <memmove+0x22>

08012c86 <__malloc_lock>:
 8012c86:	4770      	bx	lr

08012c88 <__malloc_unlock>:
 8012c88:	4770      	bx	lr

08012c8a <_realloc_r>:
 8012c8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c8c:	4607      	mov	r7, r0
 8012c8e:	4614      	mov	r4, r2
 8012c90:	460e      	mov	r6, r1
 8012c92:	b921      	cbnz	r1, 8012c9e <_realloc_r+0x14>
 8012c94:	4611      	mov	r1, r2
 8012c96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012c9a:	f7ff bc33 	b.w	8012504 <_malloc_r>
 8012c9e:	b922      	cbnz	r2, 8012caa <_realloc_r+0x20>
 8012ca0:	f7ff fbe2 	bl	8012468 <_free_r>
 8012ca4:	4625      	mov	r5, r4
 8012ca6:	4628      	mov	r0, r5
 8012ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012caa:	f000 f834 	bl	8012d16 <_malloc_usable_size_r>
 8012cae:	42a0      	cmp	r0, r4
 8012cb0:	d20f      	bcs.n	8012cd2 <_realloc_r+0x48>
 8012cb2:	4621      	mov	r1, r4
 8012cb4:	4638      	mov	r0, r7
 8012cb6:	f7ff fc25 	bl	8012504 <_malloc_r>
 8012cba:	4605      	mov	r5, r0
 8012cbc:	2800      	cmp	r0, #0
 8012cbe:	d0f2      	beq.n	8012ca6 <_realloc_r+0x1c>
 8012cc0:	4631      	mov	r1, r6
 8012cc2:	4622      	mov	r2, r4
 8012cc4:	f7ff f8dc 	bl	8011e80 <memcpy>
 8012cc8:	4631      	mov	r1, r6
 8012cca:	4638      	mov	r0, r7
 8012ccc:	f7ff fbcc 	bl	8012468 <_free_r>
 8012cd0:	e7e9      	b.n	8012ca6 <_realloc_r+0x1c>
 8012cd2:	4635      	mov	r5, r6
 8012cd4:	e7e7      	b.n	8012ca6 <_realloc_r+0x1c>
	...

08012cd8 <_read_r>:
 8012cd8:	b538      	push	{r3, r4, r5, lr}
 8012cda:	4c07      	ldr	r4, [pc, #28]	; (8012cf8 <_read_r+0x20>)
 8012cdc:	4605      	mov	r5, r0
 8012cde:	4608      	mov	r0, r1
 8012ce0:	4611      	mov	r1, r2
 8012ce2:	2200      	movs	r2, #0
 8012ce4:	6022      	str	r2, [r4, #0]
 8012ce6:	461a      	mov	r2, r3
 8012ce8:	f7f5 f956 	bl	8007f98 <_read>
 8012cec:	1c43      	adds	r3, r0, #1
 8012cee:	d102      	bne.n	8012cf6 <_read_r+0x1e>
 8012cf0:	6823      	ldr	r3, [r4, #0]
 8012cf2:	b103      	cbz	r3, 8012cf6 <_read_r+0x1e>
 8012cf4:	602b      	str	r3, [r5, #0]
 8012cf6:	bd38      	pop	{r3, r4, r5, pc}
 8012cf8:	20002cf0 	.word	0x20002cf0

08012cfc <__ascii_wctomb>:
 8012cfc:	b149      	cbz	r1, 8012d12 <__ascii_wctomb+0x16>
 8012cfe:	2aff      	cmp	r2, #255	; 0xff
 8012d00:	bf85      	ittet	hi
 8012d02:	238a      	movhi	r3, #138	; 0x8a
 8012d04:	6003      	strhi	r3, [r0, #0]
 8012d06:	700a      	strbls	r2, [r1, #0]
 8012d08:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8012d0c:	bf98      	it	ls
 8012d0e:	2001      	movls	r0, #1
 8012d10:	4770      	bx	lr
 8012d12:	4608      	mov	r0, r1
 8012d14:	4770      	bx	lr

08012d16 <_malloc_usable_size_r>:
 8012d16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d1a:	1f18      	subs	r0, r3, #4
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	bfbc      	itt	lt
 8012d20:	580b      	ldrlt	r3, [r1, r0]
 8012d22:	18c0      	addlt	r0, r0, r3
 8012d24:	4770      	bx	lr
	...

08012d28 <log10>:
 8012d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d2a:	ed2d 8b02 	vpush	{d8}
 8012d2e:	b08b      	sub	sp, #44	; 0x2c
 8012d30:	ec55 4b10 	vmov	r4, r5, d0
 8012d34:	f000 f9e8 	bl	8013108 <__ieee754_log10>
 8012d38:	4b36      	ldr	r3, [pc, #216]	; (8012e14 <log10+0xec>)
 8012d3a:	eeb0 8a40 	vmov.f32	s16, s0
 8012d3e:	eef0 8a60 	vmov.f32	s17, s1
 8012d42:	f993 6000 	ldrsb.w	r6, [r3]
 8012d46:	1c73      	adds	r3, r6, #1
 8012d48:	d05c      	beq.n	8012e04 <log10+0xdc>
 8012d4a:	4622      	mov	r2, r4
 8012d4c:	462b      	mov	r3, r5
 8012d4e:	4620      	mov	r0, r4
 8012d50:	4629      	mov	r1, r5
 8012d52:	f7ed ff13 	bl	8000b7c <__aeabi_dcmpun>
 8012d56:	4607      	mov	r7, r0
 8012d58:	2800      	cmp	r0, #0
 8012d5a:	d153      	bne.n	8012e04 <log10+0xdc>
 8012d5c:	2200      	movs	r2, #0
 8012d5e:	2300      	movs	r3, #0
 8012d60:	4620      	mov	r0, r4
 8012d62:	4629      	mov	r1, r5
 8012d64:	f7ed feec 	bl	8000b40 <__aeabi_dcmple>
 8012d68:	2800      	cmp	r0, #0
 8012d6a:	d04b      	beq.n	8012e04 <log10+0xdc>
 8012d6c:	4b2a      	ldr	r3, [pc, #168]	; (8012e18 <log10+0xf0>)
 8012d6e:	9301      	str	r3, [sp, #4]
 8012d70:	9708      	str	r7, [sp, #32]
 8012d72:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8012d76:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8012d7a:	b9a6      	cbnz	r6, 8012da6 <log10+0x7e>
 8012d7c:	4b27      	ldr	r3, [pc, #156]	; (8012e1c <log10+0xf4>)
 8012d7e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8012d82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012d86:	4620      	mov	r0, r4
 8012d88:	2200      	movs	r2, #0
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	4629      	mov	r1, r5
 8012d8e:	f7ed fec3 	bl	8000b18 <__aeabi_dcmpeq>
 8012d92:	bb40      	cbnz	r0, 8012de6 <log10+0xbe>
 8012d94:	2301      	movs	r3, #1
 8012d96:	2e02      	cmp	r6, #2
 8012d98:	9300      	str	r3, [sp, #0]
 8012d9a:	d119      	bne.n	8012dd0 <log10+0xa8>
 8012d9c:	f7fd fa2a 	bl	80101f4 <__errno>
 8012da0:	2321      	movs	r3, #33	; 0x21
 8012da2:	6003      	str	r3, [r0, #0]
 8012da4:	e019      	b.n	8012dda <log10+0xb2>
 8012da6:	4b1e      	ldr	r3, [pc, #120]	; (8012e20 <log10+0xf8>)
 8012da8:	2200      	movs	r2, #0
 8012daa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012dae:	4620      	mov	r0, r4
 8012db0:	2200      	movs	r2, #0
 8012db2:	2300      	movs	r3, #0
 8012db4:	4629      	mov	r1, r5
 8012db6:	f7ed feaf 	bl	8000b18 <__aeabi_dcmpeq>
 8012dba:	2800      	cmp	r0, #0
 8012dbc:	d0ea      	beq.n	8012d94 <log10+0x6c>
 8012dbe:	2302      	movs	r3, #2
 8012dc0:	429e      	cmp	r6, r3
 8012dc2:	9300      	str	r3, [sp, #0]
 8012dc4:	d111      	bne.n	8012dea <log10+0xc2>
 8012dc6:	f7fd fa15 	bl	80101f4 <__errno>
 8012dca:	2322      	movs	r3, #34	; 0x22
 8012dcc:	6003      	str	r3, [r0, #0]
 8012dce:	e011      	b.n	8012df4 <log10+0xcc>
 8012dd0:	4668      	mov	r0, sp
 8012dd2:	f000 fff4 	bl	8013dbe <matherr>
 8012dd6:	2800      	cmp	r0, #0
 8012dd8:	d0e0      	beq.n	8012d9c <log10+0x74>
 8012dda:	4812      	ldr	r0, [pc, #72]	; (8012e24 <log10+0xfc>)
 8012ddc:	f000 fff4 	bl	8013dc8 <nan>
 8012de0:	ed8d 0b06 	vstr	d0, [sp, #24]
 8012de4:	e006      	b.n	8012df4 <log10+0xcc>
 8012de6:	2302      	movs	r3, #2
 8012de8:	9300      	str	r3, [sp, #0]
 8012dea:	4668      	mov	r0, sp
 8012dec:	f000 ffe7 	bl	8013dbe <matherr>
 8012df0:	2800      	cmp	r0, #0
 8012df2:	d0e8      	beq.n	8012dc6 <log10+0x9e>
 8012df4:	9b08      	ldr	r3, [sp, #32]
 8012df6:	b11b      	cbz	r3, 8012e00 <log10+0xd8>
 8012df8:	f7fd f9fc 	bl	80101f4 <__errno>
 8012dfc:	9b08      	ldr	r3, [sp, #32]
 8012dfe:	6003      	str	r3, [r0, #0]
 8012e00:	ed9d 8b06 	vldr	d8, [sp, #24]
 8012e04:	eeb0 0a48 	vmov.f32	s0, s16
 8012e08:	eef0 0a68 	vmov.f32	s1, s17
 8012e0c:	b00b      	add	sp, #44	; 0x2c
 8012e0e:	ecbd 8b02 	vpop	{d8}
 8012e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e14:	20001e08 	.word	0x20001e08
 8012e18:	08015708 	.word	0x08015708
 8012e1c:	c7efffff 	.word	0xc7efffff
 8012e20:	fff00000 	.word	0xfff00000
 8012e24:	080155f1 	.word	0x080155f1

08012e28 <pow>:
 8012e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e2c:	ed2d 8b04 	vpush	{d8-d9}
 8012e30:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8013104 <pow+0x2dc>
 8012e34:	b08d      	sub	sp, #52	; 0x34
 8012e36:	ec57 6b10 	vmov	r6, r7, d0
 8012e3a:	ec55 4b11 	vmov	r4, r5, d1
 8012e3e:	f000 f9ef 	bl	8013220 <__ieee754_pow>
 8012e42:	f999 3000 	ldrsb.w	r3, [r9]
 8012e46:	9300      	str	r3, [sp, #0]
 8012e48:	3301      	adds	r3, #1
 8012e4a:	eeb0 8a40 	vmov.f32	s16, s0
 8012e4e:	eef0 8a60 	vmov.f32	s17, s1
 8012e52:	46c8      	mov	r8, r9
 8012e54:	d05f      	beq.n	8012f16 <pow+0xee>
 8012e56:	4622      	mov	r2, r4
 8012e58:	462b      	mov	r3, r5
 8012e5a:	4620      	mov	r0, r4
 8012e5c:	4629      	mov	r1, r5
 8012e5e:	f7ed fe8d 	bl	8000b7c <__aeabi_dcmpun>
 8012e62:	4683      	mov	fp, r0
 8012e64:	2800      	cmp	r0, #0
 8012e66:	d156      	bne.n	8012f16 <pow+0xee>
 8012e68:	4632      	mov	r2, r6
 8012e6a:	463b      	mov	r3, r7
 8012e6c:	4630      	mov	r0, r6
 8012e6e:	4639      	mov	r1, r7
 8012e70:	f7ed fe84 	bl	8000b7c <__aeabi_dcmpun>
 8012e74:	9001      	str	r0, [sp, #4]
 8012e76:	b1e8      	cbz	r0, 8012eb4 <pow+0x8c>
 8012e78:	2200      	movs	r2, #0
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	4620      	mov	r0, r4
 8012e7e:	4629      	mov	r1, r5
 8012e80:	f7ed fe4a 	bl	8000b18 <__aeabi_dcmpeq>
 8012e84:	2800      	cmp	r0, #0
 8012e86:	d046      	beq.n	8012f16 <pow+0xee>
 8012e88:	2301      	movs	r3, #1
 8012e8a:	9302      	str	r3, [sp, #8]
 8012e8c:	4b96      	ldr	r3, [pc, #600]	; (80130e8 <pow+0x2c0>)
 8012e8e:	9303      	str	r3, [sp, #12]
 8012e90:	4b96      	ldr	r3, [pc, #600]	; (80130ec <pow+0x2c4>)
 8012e92:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8012e96:	2200      	movs	r2, #0
 8012e98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012e9c:	9b00      	ldr	r3, [sp, #0]
 8012e9e:	2b02      	cmp	r3, #2
 8012ea0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012ea4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012ea8:	d033      	beq.n	8012f12 <pow+0xea>
 8012eaa:	a802      	add	r0, sp, #8
 8012eac:	f000 ff87 	bl	8013dbe <matherr>
 8012eb0:	bb48      	cbnz	r0, 8012f06 <pow+0xde>
 8012eb2:	e05d      	b.n	8012f70 <pow+0x148>
 8012eb4:	f04f 0a00 	mov.w	sl, #0
 8012eb8:	f04f 0b00 	mov.w	fp, #0
 8012ebc:	4652      	mov	r2, sl
 8012ebe:	465b      	mov	r3, fp
 8012ec0:	4630      	mov	r0, r6
 8012ec2:	4639      	mov	r1, r7
 8012ec4:	f7ed fe28 	bl	8000b18 <__aeabi_dcmpeq>
 8012ec8:	ec4b ab19 	vmov	d9, sl, fp
 8012ecc:	2800      	cmp	r0, #0
 8012ece:	d054      	beq.n	8012f7a <pow+0x152>
 8012ed0:	4652      	mov	r2, sl
 8012ed2:	465b      	mov	r3, fp
 8012ed4:	4620      	mov	r0, r4
 8012ed6:	4629      	mov	r1, r5
 8012ed8:	f7ed fe1e 	bl	8000b18 <__aeabi_dcmpeq>
 8012edc:	4680      	mov	r8, r0
 8012ede:	b318      	cbz	r0, 8012f28 <pow+0x100>
 8012ee0:	2301      	movs	r3, #1
 8012ee2:	9302      	str	r3, [sp, #8]
 8012ee4:	4b80      	ldr	r3, [pc, #512]	; (80130e8 <pow+0x2c0>)
 8012ee6:	9303      	str	r3, [sp, #12]
 8012ee8:	9b01      	ldr	r3, [sp, #4]
 8012eea:	930a      	str	r3, [sp, #40]	; 0x28
 8012eec:	9b00      	ldr	r3, [sp, #0]
 8012eee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012ef2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012ef6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d0d5      	beq.n	8012eaa <pow+0x82>
 8012efe:	4b7b      	ldr	r3, [pc, #492]	; (80130ec <pow+0x2c4>)
 8012f00:	2200      	movs	r2, #0
 8012f02:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f08:	b11b      	cbz	r3, 8012f12 <pow+0xea>
 8012f0a:	f7fd f973 	bl	80101f4 <__errno>
 8012f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f10:	6003      	str	r3, [r0, #0]
 8012f12:	ed9d 8b08 	vldr	d8, [sp, #32]
 8012f16:	eeb0 0a48 	vmov.f32	s0, s16
 8012f1a:	eef0 0a68 	vmov.f32	s1, s17
 8012f1e:	b00d      	add	sp, #52	; 0x34
 8012f20:	ecbd 8b04 	vpop	{d8-d9}
 8012f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f28:	ec45 4b10 	vmov	d0, r4, r5
 8012f2c:	f000 ff3f 	bl	8013dae <finite>
 8012f30:	2800      	cmp	r0, #0
 8012f32:	d0f0      	beq.n	8012f16 <pow+0xee>
 8012f34:	4652      	mov	r2, sl
 8012f36:	465b      	mov	r3, fp
 8012f38:	4620      	mov	r0, r4
 8012f3a:	4629      	mov	r1, r5
 8012f3c:	f7ed fdf6 	bl	8000b2c <__aeabi_dcmplt>
 8012f40:	2800      	cmp	r0, #0
 8012f42:	d0e8      	beq.n	8012f16 <pow+0xee>
 8012f44:	2301      	movs	r3, #1
 8012f46:	9302      	str	r3, [sp, #8]
 8012f48:	4b67      	ldr	r3, [pc, #412]	; (80130e8 <pow+0x2c0>)
 8012f4a:	9303      	str	r3, [sp, #12]
 8012f4c:	f999 3000 	ldrsb.w	r3, [r9]
 8012f50:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8012f54:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012f58:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012f5c:	b913      	cbnz	r3, 8012f64 <pow+0x13c>
 8012f5e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8012f62:	e7a2      	b.n	8012eaa <pow+0x82>
 8012f64:	4962      	ldr	r1, [pc, #392]	; (80130f0 <pow+0x2c8>)
 8012f66:	2000      	movs	r0, #0
 8012f68:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012f6c:	2b02      	cmp	r3, #2
 8012f6e:	d19c      	bne.n	8012eaa <pow+0x82>
 8012f70:	f7fd f940 	bl	80101f4 <__errno>
 8012f74:	2321      	movs	r3, #33	; 0x21
 8012f76:	6003      	str	r3, [r0, #0]
 8012f78:	e7c5      	b.n	8012f06 <pow+0xde>
 8012f7a:	eeb0 0a48 	vmov.f32	s0, s16
 8012f7e:	eef0 0a68 	vmov.f32	s1, s17
 8012f82:	f000 ff14 	bl	8013dae <finite>
 8012f86:	9000      	str	r0, [sp, #0]
 8012f88:	2800      	cmp	r0, #0
 8012f8a:	f040 8081 	bne.w	8013090 <pow+0x268>
 8012f8e:	ec47 6b10 	vmov	d0, r6, r7
 8012f92:	f000 ff0c 	bl	8013dae <finite>
 8012f96:	2800      	cmp	r0, #0
 8012f98:	d07a      	beq.n	8013090 <pow+0x268>
 8012f9a:	ec45 4b10 	vmov	d0, r4, r5
 8012f9e:	f000 ff06 	bl	8013dae <finite>
 8012fa2:	2800      	cmp	r0, #0
 8012fa4:	d074      	beq.n	8013090 <pow+0x268>
 8012fa6:	ec53 2b18 	vmov	r2, r3, d8
 8012faa:	ee18 0a10 	vmov	r0, s16
 8012fae:	4619      	mov	r1, r3
 8012fb0:	f7ed fde4 	bl	8000b7c <__aeabi_dcmpun>
 8012fb4:	f999 9000 	ldrsb.w	r9, [r9]
 8012fb8:	4b4b      	ldr	r3, [pc, #300]	; (80130e8 <pow+0x2c0>)
 8012fba:	b1b0      	cbz	r0, 8012fea <pow+0x1c2>
 8012fbc:	2201      	movs	r2, #1
 8012fbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012fc2:	9b00      	ldr	r3, [sp, #0]
 8012fc4:	930a      	str	r3, [sp, #40]	; 0x28
 8012fc6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012fca:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012fce:	f1b9 0f00 	cmp.w	r9, #0
 8012fd2:	d0c4      	beq.n	8012f5e <pow+0x136>
 8012fd4:	4652      	mov	r2, sl
 8012fd6:	465b      	mov	r3, fp
 8012fd8:	4650      	mov	r0, sl
 8012fda:	4659      	mov	r1, fp
 8012fdc:	f7ed fc5e 	bl	800089c <__aeabi_ddiv>
 8012fe0:	f1b9 0f02 	cmp.w	r9, #2
 8012fe4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012fe8:	e7c1      	b.n	8012f6e <pow+0x146>
 8012fea:	2203      	movs	r2, #3
 8012fec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012ff0:	900a      	str	r0, [sp, #40]	; 0x28
 8012ff2:	4629      	mov	r1, r5
 8012ff4:	4620      	mov	r0, r4
 8012ff6:	2200      	movs	r2, #0
 8012ff8:	4b3e      	ldr	r3, [pc, #248]	; (80130f4 <pow+0x2cc>)
 8012ffa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012ffe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8013002:	f7ed fb21 	bl	8000648 <__aeabi_dmul>
 8013006:	4604      	mov	r4, r0
 8013008:	460d      	mov	r5, r1
 801300a:	f1b9 0f00 	cmp.w	r9, #0
 801300e:	d124      	bne.n	801305a <pow+0x232>
 8013010:	4b39      	ldr	r3, [pc, #228]	; (80130f8 <pow+0x2d0>)
 8013012:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013016:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801301a:	4630      	mov	r0, r6
 801301c:	4652      	mov	r2, sl
 801301e:	465b      	mov	r3, fp
 8013020:	4639      	mov	r1, r7
 8013022:	f7ed fd83 	bl	8000b2c <__aeabi_dcmplt>
 8013026:	2800      	cmp	r0, #0
 8013028:	d056      	beq.n	80130d8 <pow+0x2b0>
 801302a:	ec45 4b10 	vmov	d0, r4, r5
 801302e:	f000 fed3 	bl	8013dd8 <rint>
 8013032:	4622      	mov	r2, r4
 8013034:	462b      	mov	r3, r5
 8013036:	ec51 0b10 	vmov	r0, r1, d0
 801303a:	f7ed fd6d 	bl	8000b18 <__aeabi_dcmpeq>
 801303e:	b920      	cbnz	r0, 801304a <pow+0x222>
 8013040:	4b2e      	ldr	r3, [pc, #184]	; (80130fc <pow+0x2d4>)
 8013042:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013046:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801304a:	f998 3000 	ldrsb.w	r3, [r8]
 801304e:	2b02      	cmp	r3, #2
 8013050:	d142      	bne.n	80130d8 <pow+0x2b0>
 8013052:	f7fd f8cf 	bl	80101f4 <__errno>
 8013056:	2322      	movs	r3, #34	; 0x22
 8013058:	e78d      	b.n	8012f76 <pow+0x14e>
 801305a:	4b29      	ldr	r3, [pc, #164]	; (8013100 <pow+0x2d8>)
 801305c:	2200      	movs	r2, #0
 801305e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013062:	4630      	mov	r0, r6
 8013064:	4652      	mov	r2, sl
 8013066:	465b      	mov	r3, fp
 8013068:	4639      	mov	r1, r7
 801306a:	f7ed fd5f 	bl	8000b2c <__aeabi_dcmplt>
 801306e:	2800      	cmp	r0, #0
 8013070:	d0eb      	beq.n	801304a <pow+0x222>
 8013072:	ec45 4b10 	vmov	d0, r4, r5
 8013076:	f000 feaf 	bl	8013dd8 <rint>
 801307a:	4622      	mov	r2, r4
 801307c:	462b      	mov	r3, r5
 801307e:	ec51 0b10 	vmov	r0, r1, d0
 8013082:	f7ed fd49 	bl	8000b18 <__aeabi_dcmpeq>
 8013086:	2800      	cmp	r0, #0
 8013088:	d1df      	bne.n	801304a <pow+0x222>
 801308a:	2200      	movs	r2, #0
 801308c:	4b18      	ldr	r3, [pc, #96]	; (80130f0 <pow+0x2c8>)
 801308e:	e7da      	b.n	8013046 <pow+0x21e>
 8013090:	2200      	movs	r2, #0
 8013092:	2300      	movs	r3, #0
 8013094:	ec51 0b18 	vmov	r0, r1, d8
 8013098:	f7ed fd3e 	bl	8000b18 <__aeabi_dcmpeq>
 801309c:	2800      	cmp	r0, #0
 801309e:	f43f af3a 	beq.w	8012f16 <pow+0xee>
 80130a2:	ec47 6b10 	vmov	d0, r6, r7
 80130a6:	f000 fe82 	bl	8013dae <finite>
 80130aa:	2800      	cmp	r0, #0
 80130ac:	f43f af33 	beq.w	8012f16 <pow+0xee>
 80130b0:	ec45 4b10 	vmov	d0, r4, r5
 80130b4:	f000 fe7b 	bl	8013dae <finite>
 80130b8:	2800      	cmp	r0, #0
 80130ba:	f43f af2c 	beq.w	8012f16 <pow+0xee>
 80130be:	2304      	movs	r3, #4
 80130c0:	9302      	str	r3, [sp, #8]
 80130c2:	4b09      	ldr	r3, [pc, #36]	; (80130e8 <pow+0x2c0>)
 80130c4:	9303      	str	r3, [sp, #12]
 80130c6:	2300      	movs	r3, #0
 80130c8:	930a      	str	r3, [sp, #40]	; 0x28
 80130ca:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80130ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80130d2:	ed8d 9b08 	vstr	d9, [sp, #32]
 80130d6:	e7b8      	b.n	801304a <pow+0x222>
 80130d8:	a802      	add	r0, sp, #8
 80130da:	f000 fe70 	bl	8013dbe <matherr>
 80130de:	2800      	cmp	r0, #0
 80130e0:	f47f af11 	bne.w	8012f06 <pow+0xde>
 80130e4:	e7b5      	b.n	8013052 <pow+0x22a>
 80130e6:	bf00      	nop
 80130e8:	0801570e 	.word	0x0801570e
 80130ec:	3ff00000 	.word	0x3ff00000
 80130f0:	fff00000 	.word	0xfff00000
 80130f4:	3fe00000 	.word	0x3fe00000
 80130f8:	47efffff 	.word	0x47efffff
 80130fc:	c7efffff 	.word	0xc7efffff
 8013100:	7ff00000 	.word	0x7ff00000
 8013104:	20001e08 	.word	0x20001e08

08013108 <__ieee754_log10>:
 8013108:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801310c:	ec55 4b10 	vmov	r4, r5, d0
 8013110:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8013114:	462b      	mov	r3, r5
 8013116:	da2f      	bge.n	8013178 <__ieee754_log10+0x70>
 8013118:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 801311c:	4322      	orrs	r2, r4
 801311e:	d10a      	bne.n	8013136 <__ieee754_log10+0x2e>
 8013120:	493b      	ldr	r1, [pc, #236]	; (8013210 <__ieee754_log10+0x108>)
 8013122:	2200      	movs	r2, #0
 8013124:	2300      	movs	r3, #0
 8013126:	2000      	movs	r0, #0
 8013128:	f7ed fbb8 	bl	800089c <__aeabi_ddiv>
 801312c:	ec41 0b10 	vmov	d0, r0, r1
 8013130:	b003      	add	sp, #12
 8013132:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013136:	2d00      	cmp	r5, #0
 8013138:	da08      	bge.n	801314c <__ieee754_log10+0x44>
 801313a:	ee10 2a10 	vmov	r2, s0
 801313e:	4620      	mov	r0, r4
 8013140:	4629      	mov	r1, r5
 8013142:	f7ed f8c9 	bl	80002d8 <__aeabi_dsub>
 8013146:	2200      	movs	r2, #0
 8013148:	2300      	movs	r3, #0
 801314a:	e7ed      	b.n	8013128 <__ieee754_log10+0x20>
 801314c:	2200      	movs	r2, #0
 801314e:	4b31      	ldr	r3, [pc, #196]	; (8013214 <__ieee754_log10+0x10c>)
 8013150:	4629      	mov	r1, r5
 8013152:	ee10 0a10 	vmov	r0, s0
 8013156:	f7ed fa77 	bl	8000648 <__aeabi_dmul>
 801315a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 801315e:	4604      	mov	r4, r0
 8013160:	460d      	mov	r5, r1
 8013162:	460b      	mov	r3, r1
 8013164:	492c      	ldr	r1, [pc, #176]	; (8013218 <__ieee754_log10+0x110>)
 8013166:	428b      	cmp	r3, r1
 8013168:	dd08      	ble.n	801317c <__ieee754_log10+0x74>
 801316a:	4622      	mov	r2, r4
 801316c:	462b      	mov	r3, r5
 801316e:	4620      	mov	r0, r4
 8013170:	4629      	mov	r1, r5
 8013172:	f7ed f8b3 	bl	80002dc <__adddf3>
 8013176:	e7d9      	b.n	801312c <__ieee754_log10+0x24>
 8013178:	2200      	movs	r2, #0
 801317a:	e7f3      	b.n	8013164 <__ieee754_log10+0x5c>
 801317c:	1518      	asrs	r0, r3, #20
 801317e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8013182:	4410      	add	r0, r2
 8013184:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8013188:	4448      	add	r0, r9
 801318a:	f3c3 0813 	ubfx	r8, r3, #0, #20
 801318e:	f7ed f9f1 	bl	8000574 <__aeabi_i2d>
 8013192:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8013196:	3303      	adds	r3, #3
 8013198:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 801319c:	ec45 4b10 	vmov	d0, r4, r5
 80131a0:	4606      	mov	r6, r0
 80131a2:	460f      	mov	r7, r1
 80131a4:	f000 ff14 	bl	8013fd0 <__ieee754_log>
 80131a8:	a313      	add	r3, pc, #76	; (adr r3, 80131f8 <__ieee754_log10+0xf0>)
 80131aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ae:	4630      	mov	r0, r6
 80131b0:	4639      	mov	r1, r7
 80131b2:	ed8d 0b00 	vstr	d0, [sp]
 80131b6:	f7ed fa47 	bl	8000648 <__aeabi_dmul>
 80131ba:	ed9d 0b00 	vldr	d0, [sp]
 80131be:	4604      	mov	r4, r0
 80131c0:	460d      	mov	r5, r1
 80131c2:	a30f      	add	r3, pc, #60	; (adr r3, 8013200 <__ieee754_log10+0xf8>)
 80131c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131c8:	ec51 0b10 	vmov	r0, r1, d0
 80131cc:	f7ed fa3c 	bl	8000648 <__aeabi_dmul>
 80131d0:	4602      	mov	r2, r0
 80131d2:	460b      	mov	r3, r1
 80131d4:	4620      	mov	r0, r4
 80131d6:	4629      	mov	r1, r5
 80131d8:	f7ed f880 	bl	80002dc <__adddf3>
 80131dc:	a30a      	add	r3, pc, #40	; (adr r3, 8013208 <__ieee754_log10+0x100>)
 80131de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131e2:	4604      	mov	r4, r0
 80131e4:	460d      	mov	r5, r1
 80131e6:	4630      	mov	r0, r6
 80131e8:	4639      	mov	r1, r7
 80131ea:	f7ed fa2d 	bl	8000648 <__aeabi_dmul>
 80131ee:	4602      	mov	r2, r0
 80131f0:	460b      	mov	r3, r1
 80131f2:	4620      	mov	r0, r4
 80131f4:	4629      	mov	r1, r5
 80131f6:	e7bc      	b.n	8013172 <__ieee754_log10+0x6a>
 80131f8:	11f12b36 	.word	0x11f12b36
 80131fc:	3d59fef3 	.word	0x3d59fef3
 8013200:	1526e50e 	.word	0x1526e50e
 8013204:	3fdbcb7b 	.word	0x3fdbcb7b
 8013208:	509f6000 	.word	0x509f6000
 801320c:	3fd34413 	.word	0x3fd34413
 8013210:	c3500000 	.word	0xc3500000
 8013214:	43500000 	.word	0x43500000
 8013218:	7fefffff 	.word	0x7fefffff
 801321c:	00000000 	.word	0x00000000

08013220 <__ieee754_pow>:
 8013220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013224:	b091      	sub	sp, #68	; 0x44
 8013226:	ed8d 1b00 	vstr	d1, [sp]
 801322a:	e9dd 2900 	ldrd	r2, r9, [sp]
 801322e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8013232:	ea58 0302 	orrs.w	r3, r8, r2
 8013236:	ec57 6b10 	vmov	r6, r7, d0
 801323a:	f000 84be 	beq.w	8013bba <__ieee754_pow+0x99a>
 801323e:	4b7a      	ldr	r3, [pc, #488]	; (8013428 <__ieee754_pow+0x208>)
 8013240:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8013244:	429c      	cmp	r4, r3
 8013246:	463d      	mov	r5, r7
 8013248:	ee10 aa10 	vmov	sl, s0
 801324c:	dc09      	bgt.n	8013262 <__ieee754_pow+0x42>
 801324e:	d103      	bne.n	8013258 <__ieee754_pow+0x38>
 8013250:	b93e      	cbnz	r6, 8013262 <__ieee754_pow+0x42>
 8013252:	45a0      	cmp	r8, r4
 8013254:	dc0d      	bgt.n	8013272 <__ieee754_pow+0x52>
 8013256:	e001      	b.n	801325c <__ieee754_pow+0x3c>
 8013258:	4598      	cmp	r8, r3
 801325a:	dc02      	bgt.n	8013262 <__ieee754_pow+0x42>
 801325c:	4598      	cmp	r8, r3
 801325e:	d10e      	bne.n	801327e <__ieee754_pow+0x5e>
 8013260:	b16a      	cbz	r2, 801327e <__ieee754_pow+0x5e>
 8013262:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013266:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801326a:	ea54 030a 	orrs.w	r3, r4, sl
 801326e:	f000 84a4 	beq.w	8013bba <__ieee754_pow+0x99a>
 8013272:	486e      	ldr	r0, [pc, #440]	; (801342c <__ieee754_pow+0x20c>)
 8013274:	b011      	add	sp, #68	; 0x44
 8013276:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801327a:	f000 bda5 	b.w	8013dc8 <nan>
 801327e:	2d00      	cmp	r5, #0
 8013280:	da53      	bge.n	801332a <__ieee754_pow+0x10a>
 8013282:	4b6b      	ldr	r3, [pc, #428]	; (8013430 <__ieee754_pow+0x210>)
 8013284:	4598      	cmp	r8, r3
 8013286:	dc4d      	bgt.n	8013324 <__ieee754_pow+0x104>
 8013288:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801328c:	4598      	cmp	r8, r3
 801328e:	dd4c      	ble.n	801332a <__ieee754_pow+0x10a>
 8013290:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013294:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013298:	2b14      	cmp	r3, #20
 801329a:	dd26      	ble.n	80132ea <__ieee754_pow+0xca>
 801329c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80132a0:	fa22 f103 	lsr.w	r1, r2, r3
 80132a4:	fa01 f303 	lsl.w	r3, r1, r3
 80132a8:	4293      	cmp	r3, r2
 80132aa:	d13e      	bne.n	801332a <__ieee754_pow+0x10a>
 80132ac:	f001 0101 	and.w	r1, r1, #1
 80132b0:	f1c1 0b02 	rsb	fp, r1, #2
 80132b4:	2a00      	cmp	r2, #0
 80132b6:	d15b      	bne.n	8013370 <__ieee754_pow+0x150>
 80132b8:	4b5b      	ldr	r3, [pc, #364]	; (8013428 <__ieee754_pow+0x208>)
 80132ba:	4598      	cmp	r8, r3
 80132bc:	d124      	bne.n	8013308 <__ieee754_pow+0xe8>
 80132be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80132c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80132c6:	ea53 030a 	orrs.w	r3, r3, sl
 80132ca:	f000 8476 	beq.w	8013bba <__ieee754_pow+0x99a>
 80132ce:	4b59      	ldr	r3, [pc, #356]	; (8013434 <__ieee754_pow+0x214>)
 80132d0:	429c      	cmp	r4, r3
 80132d2:	dd2d      	ble.n	8013330 <__ieee754_pow+0x110>
 80132d4:	f1b9 0f00 	cmp.w	r9, #0
 80132d8:	f280 8473 	bge.w	8013bc2 <__ieee754_pow+0x9a2>
 80132dc:	2000      	movs	r0, #0
 80132de:	2100      	movs	r1, #0
 80132e0:	ec41 0b10 	vmov	d0, r0, r1
 80132e4:	b011      	add	sp, #68	; 0x44
 80132e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132ea:	2a00      	cmp	r2, #0
 80132ec:	d13e      	bne.n	801336c <__ieee754_pow+0x14c>
 80132ee:	f1c3 0314 	rsb	r3, r3, #20
 80132f2:	fa48 f103 	asr.w	r1, r8, r3
 80132f6:	fa01 f303 	lsl.w	r3, r1, r3
 80132fa:	4543      	cmp	r3, r8
 80132fc:	f040 8469 	bne.w	8013bd2 <__ieee754_pow+0x9b2>
 8013300:	f001 0101 	and.w	r1, r1, #1
 8013304:	f1c1 0b02 	rsb	fp, r1, #2
 8013308:	4b4b      	ldr	r3, [pc, #300]	; (8013438 <__ieee754_pow+0x218>)
 801330a:	4598      	cmp	r8, r3
 801330c:	d118      	bne.n	8013340 <__ieee754_pow+0x120>
 801330e:	f1b9 0f00 	cmp.w	r9, #0
 8013312:	f280 845a 	bge.w	8013bca <__ieee754_pow+0x9aa>
 8013316:	4948      	ldr	r1, [pc, #288]	; (8013438 <__ieee754_pow+0x218>)
 8013318:	4632      	mov	r2, r6
 801331a:	463b      	mov	r3, r7
 801331c:	2000      	movs	r0, #0
 801331e:	f7ed fabd 	bl	800089c <__aeabi_ddiv>
 8013322:	e7dd      	b.n	80132e0 <__ieee754_pow+0xc0>
 8013324:	f04f 0b02 	mov.w	fp, #2
 8013328:	e7c4      	b.n	80132b4 <__ieee754_pow+0x94>
 801332a:	f04f 0b00 	mov.w	fp, #0
 801332e:	e7c1      	b.n	80132b4 <__ieee754_pow+0x94>
 8013330:	f1b9 0f00 	cmp.w	r9, #0
 8013334:	dad2      	bge.n	80132dc <__ieee754_pow+0xbc>
 8013336:	e9dd 0300 	ldrd	r0, r3, [sp]
 801333a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801333e:	e7cf      	b.n	80132e0 <__ieee754_pow+0xc0>
 8013340:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8013344:	d106      	bne.n	8013354 <__ieee754_pow+0x134>
 8013346:	4632      	mov	r2, r6
 8013348:	463b      	mov	r3, r7
 801334a:	4610      	mov	r0, r2
 801334c:	4619      	mov	r1, r3
 801334e:	f7ed f97b 	bl	8000648 <__aeabi_dmul>
 8013352:	e7c5      	b.n	80132e0 <__ieee754_pow+0xc0>
 8013354:	4b39      	ldr	r3, [pc, #228]	; (801343c <__ieee754_pow+0x21c>)
 8013356:	4599      	cmp	r9, r3
 8013358:	d10a      	bne.n	8013370 <__ieee754_pow+0x150>
 801335a:	2d00      	cmp	r5, #0
 801335c:	db08      	blt.n	8013370 <__ieee754_pow+0x150>
 801335e:	ec47 6b10 	vmov	d0, r6, r7
 8013362:	b011      	add	sp, #68	; 0x44
 8013364:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013368:	f000 bc68 	b.w	8013c3c <__ieee754_sqrt>
 801336c:	f04f 0b00 	mov.w	fp, #0
 8013370:	ec47 6b10 	vmov	d0, r6, r7
 8013374:	f000 fd12 	bl	8013d9c <fabs>
 8013378:	ec51 0b10 	vmov	r0, r1, d0
 801337c:	f1ba 0f00 	cmp.w	sl, #0
 8013380:	d127      	bne.n	80133d2 <__ieee754_pow+0x1b2>
 8013382:	b124      	cbz	r4, 801338e <__ieee754_pow+0x16e>
 8013384:	4b2c      	ldr	r3, [pc, #176]	; (8013438 <__ieee754_pow+0x218>)
 8013386:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801338a:	429a      	cmp	r2, r3
 801338c:	d121      	bne.n	80133d2 <__ieee754_pow+0x1b2>
 801338e:	f1b9 0f00 	cmp.w	r9, #0
 8013392:	da05      	bge.n	80133a0 <__ieee754_pow+0x180>
 8013394:	4602      	mov	r2, r0
 8013396:	460b      	mov	r3, r1
 8013398:	2000      	movs	r0, #0
 801339a:	4927      	ldr	r1, [pc, #156]	; (8013438 <__ieee754_pow+0x218>)
 801339c:	f7ed fa7e 	bl	800089c <__aeabi_ddiv>
 80133a0:	2d00      	cmp	r5, #0
 80133a2:	da9d      	bge.n	80132e0 <__ieee754_pow+0xc0>
 80133a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80133a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80133ac:	ea54 030b 	orrs.w	r3, r4, fp
 80133b0:	d108      	bne.n	80133c4 <__ieee754_pow+0x1a4>
 80133b2:	4602      	mov	r2, r0
 80133b4:	460b      	mov	r3, r1
 80133b6:	4610      	mov	r0, r2
 80133b8:	4619      	mov	r1, r3
 80133ba:	f7ec ff8d 	bl	80002d8 <__aeabi_dsub>
 80133be:	4602      	mov	r2, r0
 80133c0:	460b      	mov	r3, r1
 80133c2:	e7ac      	b.n	801331e <__ieee754_pow+0xfe>
 80133c4:	f1bb 0f01 	cmp.w	fp, #1
 80133c8:	d18a      	bne.n	80132e0 <__ieee754_pow+0xc0>
 80133ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80133ce:	4619      	mov	r1, r3
 80133d0:	e786      	b.n	80132e0 <__ieee754_pow+0xc0>
 80133d2:	0fed      	lsrs	r5, r5, #31
 80133d4:	1e6b      	subs	r3, r5, #1
 80133d6:	930d      	str	r3, [sp, #52]	; 0x34
 80133d8:	ea5b 0303 	orrs.w	r3, fp, r3
 80133dc:	d102      	bne.n	80133e4 <__ieee754_pow+0x1c4>
 80133de:	4632      	mov	r2, r6
 80133e0:	463b      	mov	r3, r7
 80133e2:	e7e8      	b.n	80133b6 <__ieee754_pow+0x196>
 80133e4:	4b16      	ldr	r3, [pc, #88]	; (8013440 <__ieee754_pow+0x220>)
 80133e6:	4598      	cmp	r8, r3
 80133e8:	f340 80fe 	ble.w	80135e8 <__ieee754_pow+0x3c8>
 80133ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80133f0:	4598      	cmp	r8, r3
 80133f2:	dd0a      	ble.n	801340a <__ieee754_pow+0x1ea>
 80133f4:	4b0f      	ldr	r3, [pc, #60]	; (8013434 <__ieee754_pow+0x214>)
 80133f6:	429c      	cmp	r4, r3
 80133f8:	dc0d      	bgt.n	8013416 <__ieee754_pow+0x1f6>
 80133fa:	f1b9 0f00 	cmp.w	r9, #0
 80133fe:	f6bf af6d 	bge.w	80132dc <__ieee754_pow+0xbc>
 8013402:	a307      	add	r3, pc, #28	; (adr r3, 8013420 <__ieee754_pow+0x200>)
 8013404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013408:	e79f      	b.n	801334a <__ieee754_pow+0x12a>
 801340a:	4b0e      	ldr	r3, [pc, #56]	; (8013444 <__ieee754_pow+0x224>)
 801340c:	429c      	cmp	r4, r3
 801340e:	ddf4      	ble.n	80133fa <__ieee754_pow+0x1da>
 8013410:	4b09      	ldr	r3, [pc, #36]	; (8013438 <__ieee754_pow+0x218>)
 8013412:	429c      	cmp	r4, r3
 8013414:	dd18      	ble.n	8013448 <__ieee754_pow+0x228>
 8013416:	f1b9 0f00 	cmp.w	r9, #0
 801341a:	dcf2      	bgt.n	8013402 <__ieee754_pow+0x1e2>
 801341c:	e75e      	b.n	80132dc <__ieee754_pow+0xbc>
 801341e:	bf00      	nop
 8013420:	8800759c 	.word	0x8800759c
 8013424:	7e37e43c 	.word	0x7e37e43c
 8013428:	7ff00000 	.word	0x7ff00000
 801342c:	080155f1 	.word	0x080155f1
 8013430:	433fffff 	.word	0x433fffff
 8013434:	3fefffff 	.word	0x3fefffff
 8013438:	3ff00000 	.word	0x3ff00000
 801343c:	3fe00000 	.word	0x3fe00000
 8013440:	41e00000 	.word	0x41e00000
 8013444:	3feffffe 	.word	0x3feffffe
 8013448:	2200      	movs	r2, #0
 801344a:	4b63      	ldr	r3, [pc, #396]	; (80135d8 <__ieee754_pow+0x3b8>)
 801344c:	f7ec ff44 	bl	80002d8 <__aeabi_dsub>
 8013450:	a355      	add	r3, pc, #340	; (adr r3, 80135a8 <__ieee754_pow+0x388>)
 8013452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013456:	4604      	mov	r4, r0
 8013458:	460d      	mov	r5, r1
 801345a:	f7ed f8f5 	bl	8000648 <__aeabi_dmul>
 801345e:	a354      	add	r3, pc, #336	; (adr r3, 80135b0 <__ieee754_pow+0x390>)
 8013460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013464:	4606      	mov	r6, r0
 8013466:	460f      	mov	r7, r1
 8013468:	4620      	mov	r0, r4
 801346a:	4629      	mov	r1, r5
 801346c:	f7ed f8ec 	bl	8000648 <__aeabi_dmul>
 8013470:	2200      	movs	r2, #0
 8013472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013476:	4b59      	ldr	r3, [pc, #356]	; (80135dc <__ieee754_pow+0x3bc>)
 8013478:	4620      	mov	r0, r4
 801347a:	4629      	mov	r1, r5
 801347c:	f7ed f8e4 	bl	8000648 <__aeabi_dmul>
 8013480:	4602      	mov	r2, r0
 8013482:	460b      	mov	r3, r1
 8013484:	a14c      	add	r1, pc, #304	; (adr r1, 80135b8 <__ieee754_pow+0x398>)
 8013486:	e9d1 0100 	ldrd	r0, r1, [r1]
 801348a:	f7ec ff25 	bl	80002d8 <__aeabi_dsub>
 801348e:	4622      	mov	r2, r4
 8013490:	462b      	mov	r3, r5
 8013492:	f7ed f8d9 	bl	8000648 <__aeabi_dmul>
 8013496:	4602      	mov	r2, r0
 8013498:	460b      	mov	r3, r1
 801349a:	2000      	movs	r0, #0
 801349c:	4950      	ldr	r1, [pc, #320]	; (80135e0 <__ieee754_pow+0x3c0>)
 801349e:	f7ec ff1b 	bl	80002d8 <__aeabi_dsub>
 80134a2:	4622      	mov	r2, r4
 80134a4:	462b      	mov	r3, r5
 80134a6:	4680      	mov	r8, r0
 80134a8:	4689      	mov	r9, r1
 80134aa:	4620      	mov	r0, r4
 80134ac:	4629      	mov	r1, r5
 80134ae:	f7ed f8cb 	bl	8000648 <__aeabi_dmul>
 80134b2:	4602      	mov	r2, r0
 80134b4:	460b      	mov	r3, r1
 80134b6:	4640      	mov	r0, r8
 80134b8:	4649      	mov	r1, r9
 80134ba:	f7ed f8c5 	bl	8000648 <__aeabi_dmul>
 80134be:	a340      	add	r3, pc, #256	; (adr r3, 80135c0 <__ieee754_pow+0x3a0>)
 80134c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134c4:	f7ed f8c0 	bl	8000648 <__aeabi_dmul>
 80134c8:	4602      	mov	r2, r0
 80134ca:	460b      	mov	r3, r1
 80134cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80134d0:	f7ec ff02 	bl	80002d8 <__aeabi_dsub>
 80134d4:	4602      	mov	r2, r0
 80134d6:	460b      	mov	r3, r1
 80134d8:	4604      	mov	r4, r0
 80134da:	460d      	mov	r5, r1
 80134dc:	4630      	mov	r0, r6
 80134de:	4639      	mov	r1, r7
 80134e0:	f7ec fefc 	bl	80002dc <__adddf3>
 80134e4:	2000      	movs	r0, #0
 80134e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134ea:	4632      	mov	r2, r6
 80134ec:	463b      	mov	r3, r7
 80134ee:	f7ec fef3 	bl	80002d8 <__aeabi_dsub>
 80134f2:	4602      	mov	r2, r0
 80134f4:	460b      	mov	r3, r1
 80134f6:	4620      	mov	r0, r4
 80134f8:	4629      	mov	r1, r5
 80134fa:	f7ec feed 	bl	80002d8 <__aeabi_dsub>
 80134fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013500:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8013504:	4313      	orrs	r3, r2
 8013506:	4606      	mov	r6, r0
 8013508:	460f      	mov	r7, r1
 801350a:	f040 81eb 	bne.w	80138e4 <__ieee754_pow+0x6c4>
 801350e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80135c8 <__ieee754_pow+0x3a8>
 8013512:	e9dd 4500 	ldrd	r4, r5, [sp]
 8013516:	2400      	movs	r4, #0
 8013518:	4622      	mov	r2, r4
 801351a:	462b      	mov	r3, r5
 801351c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013520:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013524:	f7ec fed8 	bl	80002d8 <__aeabi_dsub>
 8013528:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801352c:	f7ed f88c 	bl	8000648 <__aeabi_dmul>
 8013530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013534:	4680      	mov	r8, r0
 8013536:	4689      	mov	r9, r1
 8013538:	4630      	mov	r0, r6
 801353a:	4639      	mov	r1, r7
 801353c:	f7ed f884 	bl	8000648 <__aeabi_dmul>
 8013540:	4602      	mov	r2, r0
 8013542:	460b      	mov	r3, r1
 8013544:	4640      	mov	r0, r8
 8013546:	4649      	mov	r1, r9
 8013548:	f7ec fec8 	bl	80002dc <__adddf3>
 801354c:	4622      	mov	r2, r4
 801354e:	462b      	mov	r3, r5
 8013550:	4680      	mov	r8, r0
 8013552:	4689      	mov	r9, r1
 8013554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013558:	f7ed f876 	bl	8000648 <__aeabi_dmul>
 801355c:	460b      	mov	r3, r1
 801355e:	4604      	mov	r4, r0
 8013560:	460d      	mov	r5, r1
 8013562:	4602      	mov	r2, r0
 8013564:	4649      	mov	r1, r9
 8013566:	4640      	mov	r0, r8
 8013568:	e9cd 4500 	strd	r4, r5, [sp]
 801356c:	f7ec feb6 	bl	80002dc <__adddf3>
 8013570:	4b1c      	ldr	r3, [pc, #112]	; (80135e4 <__ieee754_pow+0x3c4>)
 8013572:	4299      	cmp	r1, r3
 8013574:	4606      	mov	r6, r0
 8013576:	460f      	mov	r7, r1
 8013578:	468b      	mov	fp, r1
 801357a:	f340 82f7 	ble.w	8013b6c <__ieee754_pow+0x94c>
 801357e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8013582:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8013586:	4303      	orrs	r3, r0
 8013588:	f000 81ea 	beq.w	8013960 <__ieee754_pow+0x740>
 801358c:	a310      	add	r3, pc, #64	; (adr r3, 80135d0 <__ieee754_pow+0x3b0>)
 801358e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013596:	f7ed f857 	bl	8000648 <__aeabi_dmul>
 801359a:	a30d      	add	r3, pc, #52	; (adr r3, 80135d0 <__ieee754_pow+0x3b0>)
 801359c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135a0:	e6d5      	b.n	801334e <__ieee754_pow+0x12e>
 80135a2:	bf00      	nop
 80135a4:	f3af 8000 	nop.w
 80135a8:	60000000 	.word	0x60000000
 80135ac:	3ff71547 	.word	0x3ff71547
 80135b0:	f85ddf44 	.word	0xf85ddf44
 80135b4:	3e54ae0b 	.word	0x3e54ae0b
 80135b8:	55555555 	.word	0x55555555
 80135bc:	3fd55555 	.word	0x3fd55555
 80135c0:	652b82fe 	.word	0x652b82fe
 80135c4:	3ff71547 	.word	0x3ff71547
 80135c8:	00000000 	.word	0x00000000
 80135cc:	bff00000 	.word	0xbff00000
 80135d0:	8800759c 	.word	0x8800759c
 80135d4:	7e37e43c 	.word	0x7e37e43c
 80135d8:	3ff00000 	.word	0x3ff00000
 80135dc:	3fd00000 	.word	0x3fd00000
 80135e0:	3fe00000 	.word	0x3fe00000
 80135e4:	408fffff 	.word	0x408fffff
 80135e8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80135ec:	f04f 0200 	mov.w	r2, #0
 80135f0:	da05      	bge.n	80135fe <__ieee754_pow+0x3de>
 80135f2:	4bd3      	ldr	r3, [pc, #844]	; (8013940 <__ieee754_pow+0x720>)
 80135f4:	f7ed f828 	bl	8000648 <__aeabi_dmul>
 80135f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80135fc:	460c      	mov	r4, r1
 80135fe:	1523      	asrs	r3, r4, #20
 8013600:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013604:	4413      	add	r3, r2
 8013606:	9309      	str	r3, [sp, #36]	; 0x24
 8013608:	4bce      	ldr	r3, [pc, #824]	; (8013944 <__ieee754_pow+0x724>)
 801360a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801360e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8013612:	429c      	cmp	r4, r3
 8013614:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8013618:	dd08      	ble.n	801362c <__ieee754_pow+0x40c>
 801361a:	4bcb      	ldr	r3, [pc, #812]	; (8013948 <__ieee754_pow+0x728>)
 801361c:	429c      	cmp	r4, r3
 801361e:	f340 815e 	ble.w	80138de <__ieee754_pow+0x6be>
 8013622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013624:	3301      	adds	r3, #1
 8013626:	9309      	str	r3, [sp, #36]	; 0x24
 8013628:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801362c:	f04f 0a00 	mov.w	sl, #0
 8013630:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8013634:	930c      	str	r3, [sp, #48]	; 0x30
 8013636:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013638:	4bc4      	ldr	r3, [pc, #784]	; (801394c <__ieee754_pow+0x72c>)
 801363a:	4413      	add	r3, r2
 801363c:	ed93 7b00 	vldr	d7, [r3]
 8013640:	4629      	mov	r1, r5
 8013642:	ec53 2b17 	vmov	r2, r3, d7
 8013646:	ed8d 7b06 	vstr	d7, [sp, #24]
 801364a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801364e:	f7ec fe43 	bl	80002d8 <__aeabi_dsub>
 8013652:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013656:	4606      	mov	r6, r0
 8013658:	460f      	mov	r7, r1
 801365a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801365e:	f7ec fe3d 	bl	80002dc <__adddf3>
 8013662:	4602      	mov	r2, r0
 8013664:	460b      	mov	r3, r1
 8013666:	2000      	movs	r0, #0
 8013668:	49b9      	ldr	r1, [pc, #740]	; (8013950 <__ieee754_pow+0x730>)
 801366a:	f7ed f917 	bl	800089c <__aeabi_ddiv>
 801366e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8013672:	4602      	mov	r2, r0
 8013674:	460b      	mov	r3, r1
 8013676:	4630      	mov	r0, r6
 8013678:	4639      	mov	r1, r7
 801367a:	f7ec ffe5 	bl	8000648 <__aeabi_dmul>
 801367e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013682:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8013686:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801368a:	2300      	movs	r3, #0
 801368c:	9302      	str	r3, [sp, #8]
 801368e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8013692:	106d      	asrs	r5, r5, #1
 8013694:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8013698:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801369c:	2200      	movs	r2, #0
 801369e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80136a2:	4640      	mov	r0, r8
 80136a4:	4649      	mov	r1, r9
 80136a6:	4614      	mov	r4, r2
 80136a8:	461d      	mov	r5, r3
 80136aa:	f7ec ffcd 	bl	8000648 <__aeabi_dmul>
 80136ae:	4602      	mov	r2, r0
 80136b0:	460b      	mov	r3, r1
 80136b2:	4630      	mov	r0, r6
 80136b4:	4639      	mov	r1, r7
 80136b6:	f7ec fe0f 	bl	80002d8 <__aeabi_dsub>
 80136ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80136be:	4606      	mov	r6, r0
 80136c0:	460f      	mov	r7, r1
 80136c2:	4620      	mov	r0, r4
 80136c4:	4629      	mov	r1, r5
 80136c6:	f7ec fe07 	bl	80002d8 <__aeabi_dsub>
 80136ca:	4602      	mov	r2, r0
 80136cc:	460b      	mov	r3, r1
 80136ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80136d2:	f7ec fe01 	bl	80002d8 <__aeabi_dsub>
 80136d6:	4642      	mov	r2, r8
 80136d8:	464b      	mov	r3, r9
 80136da:	f7ec ffb5 	bl	8000648 <__aeabi_dmul>
 80136de:	4602      	mov	r2, r0
 80136e0:	460b      	mov	r3, r1
 80136e2:	4630      	mov	r0, r6
 80136e4:	4639      	mov	r1, r7
 80136e6:	f7ec fdf7 	bl	80002d8 <__aeabi_dsub>
 80136ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80136ee:	f7ec ffab 	bl	8000648 <__aeabi_dmul>
 80136f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80136f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80136fa:	4610      	mov	r0, r2
 80136fc:	4619      	mov	r1, r3
 80136fe:	f7ec ffa3 	bl	8000648 <__aeabi_dmul>
 8013702:	a37b      	add	r3, pc, #492	; (adr r3, 80138f0 <__ieee754_pow+0x6d0>)
 8013704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013708:	4604      	mov	r4, r0
 801370a:	460d      	mov	r5, r1
 801370c:	f7ec ff9c 	bl	8000648 <__aeabi_dmul>
 8013710:	a379      	add	r3, pc, #484	; (adr r3, 80138f8 <__ieee754_pow+0x6d8>)
 8013712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013716:	f7ec fde1 	bl	80002dc <__adddf3>
 801371a:	4622      	mov	r2, r4
 801371c:	462b      	mov	r3, r5
 801371e:	f7ec ff93 	bl	8000648 <__aeabi_dmul>
 8013722:	a377      	add	r3, pc, #476	; (adr r3, 8013900 <__ieee754_pow+0x6e0>)
 8013724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013728:	f7ec fdd8 	bl	80002dc <__adddf3>
 801372c:	4622      	mov	r2, r4
 801372e:	462b      	mov	r3, r5
 8013730:	f7ec ff8a 	bl	8000648 <__aeabi_dmul>
 8013734:	a374      	add	r3, pc, #464	; (adr r3, 8013908 <__ieee754_pow+0x6e8>)
 8013736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801373a:	f7ec fdcf 	bl	80002dc <__adddf3>
 801373e:	4622      	mov	r2, r4
 8013740:	462b      	mov	r3, r5
 8013742:	f7ec ff81 	bl	8000648 <__aeabi_dmul>
 8013746:	a372      	add	r3, pc, #456	; (adr r3, 8013910 <__ieee754_pow+0x6f0>)
 8013748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801374c:	f7ec fdc6 	bl	80002dc <__adddf3>
 8013750:	4622      	mov	r2, r4
 8013752:	462b      	mov	r3, r5
 8013754:	f7ec ff78 	bl	8000648 <__aeabi_dmul>
 8013758:	a36f      	add	r3, pc, #444	; (adr r3, 8013918 <__ieee754_pow+0x6f8>)
 801375a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801375e:	f7ec fdbd 	bl	80002dc <__adddf3>
 8013762:	4622      	mov	r2, r4
 8013764:	4606      	mov	r6, r0
 8013766:	460f      	mov	r7, r1
 8013768:	462b      	mov	r3, r5
 801376a:	4620      	mov	r0, r4
 801376c:	4629      	mov	r1, r5
 801376e:	f7ec ff6b 	bl	8000648 <__aeabi_dmul>
 8013772:	4602      	mov	r2, r0
 8013774:	460b      	mov	r3, r1
 8013776:	4630      	mov	r0, r6
 8013778:	4639      	mov	r1, r7
 801377a:	f7ec ff65 	bl	8000648 <__aeabi_dmul>
 801377e:	4642      	mov	r2, r8
 8013780:	4604      	mov	r4, r0
 8013782:	460d      	mov	r5, r1
 8013784:	464b      	mov	r3, r9
 8013786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801378a:	f7ec fda7 	bl	80002dc <__adddf3>
 801378e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013792:	f7ec ff59 	bl	8000648 <__aeabi_dmul>
 8013796:	4622      	mov	r2, r4
 8013798:	462b      	mov	r3, r5
 801379a:	f7ec fd9f 	bl	80002dc <__adddf3>
 801379e:	4642      	mov	r2, r8
 80137a0:	4606      	mov	r6, r0
 80137a2:	460f      	mov	r7, r1
 80137a4:	464b      	mov	r3, r9
 80137a6:	4640      	mov	r0, r8
 80137a8:	4649      	mov	r1, r9
 80137aa:	f7ec ff4d 	bl	8000648 <__aeabi_dmul>
 80137ae:	2200      	movs	r2, #0
 80137b0:	4b68      	ldr	r3, [pc, #416]	; (8013954 <__ieee754_pow+0x734>)
 80137b2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80137b6:	f7ec fd91 	bl	80002dc <__adddf3>
 80137ba:	4632      	mov	r2, r6
 80137bc:	463b      	mov	r3, r7
 80137be:	f7ec fd8d 	bl	80002dc <__adddf3>
 80137c2:	9802      	ldr	r0, [sp, #8]
 80137c4:	460d      	mov	r5, r1
 80137c6:	4604      	mov	r4, r0
 80137c8:	4602      	mov	r2, r0
 80137ca:	460b      	mov	r3, r1
 80137cc:	4640      	mov	r0, r8
 80137ce:	4649      	mov	r1, r9
 80137d0:	f7ec ff3a 	bl	8000648 <__aeabi_dmul>
 80137d4:	2200      	movs	r2, #0
 80137d6:	4680      	mov	r8, r0
 80137d8:	4689      	mov	r9, r1
 80137da:	4b5e      	ldr	r3, [pc, #376]	; (8013954 <__ieee754_pow+0x734>)
 80137dc:	4620      	mov	r0, r4
 80137de:	4629      	mov	r1, r5
 80137e0:	f7ec fd7a 	bl	80002d8 <__aeabi_dsub>
 80137e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80137e8:	f7ec fd76 	bl	80002d8 <__aeabi_dsub>
 80137ec:	4602      	mov	r2, r0
 80137ee:	460b      	mov	r3, r1
 80137f0:	4630      	mov	r0, r6
 80137f2:	4639      	mov	r1, r7
 80137f4:	f7ec fd70 	bl	80002d8 <__aeabi_dsub>
 80137f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80137fc:	f7ec ff24 	bl	8000648 <__aeabi_dmul>
 8013800:	4622      	mov	r2, r4
 8013802:	4606      	mov	r6, r0
 8013804:	460f      	mov	r7, r1
 8013806:	462b      	mov	r3, r5
 8013808:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801380c:	f7ec ff1c 	bl	8000648 <__aeabi_dmul>
 8013810:	4602      	mov	r2, r0
 8013812:	460b      	mov	r3, r1
 8013814:	4630      	mov	r0, r6
 8013816:	4639      	mov	r1, r7
 8013818:	f7ec fd60 	bl	80002dc <__adddf3>
 801381c:	4606      	mov	r6, r0
 801381e:	460f      	mov	r7, r1
 8013820:	4602      	mov	r2, r0
 8013822:	460b      	mov	r3, r1
 8013824:	4640      	mov	r0, r8
 8013826:	4649      	mov	r1, r9
 8013828:	f7ec fd58 	bl	80002dc <__adddf3>
 801382c:	9802      	ldr	r0, [sp, #8]
 801382e:	a33c      	add	r3, pc, #240	; (adr r3, 8013920 <__ieee754_pow+0x700>)
 8013830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013834:	4604      	mov	r4, r0
 8013836:	460d      	mov	r5, r1
 8013838:	f7ec ff06 	bl	8000648 <__aeabi_dmul>
 801383c:	4642      	mov	r2, r8
 801383e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013842:	464b      	mov	r3, r9
 8013844:	4620      	mov	r0, r4
 8013846:	4629      	mov	r1, r5
 8013848:	f7ec fd46 	bl	80002d8 <__aeabi_dsub>
 801384c:	4602      	mov	r2, r0
 801384e:	460b      	mov	r3, r1
 8013850:	4630      	mov	r0, r6
 8013852:	4639      	mov	r1, r7
 8013854:	f7ec fd40 	bl	80002d8 <__aeabi_dsub>
 8013858:	a333      	add	r3, pc, #204	; (adr r3, 8013928 <__ieee754_pow+0x708>)
 801385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801385e:	f7ec fef3 	bl	8000648 <__aeabi_dmul>
 8013862:	a333      	add	r3, pc, #204	; (adr r3, 8013930 <__ieee754_pow+0x710>)
 8013864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013868:	4606      	mov	r6, r0
 801386a:	460f      	mov	r7, r1
 801386c:	4620      	mov	r0, r4
 801386e:	4629      	mov	r1, r5
 8013870:	f7ec feea 	bl	8000648 <__aeabi_dmul>
 8013874:	4602      	mov	r2, r0
 8013876:	460b      	mov	r3, r1
 8013878:	4630      	mov	r0, r6
 801387a:	4639      	mov	r1, r7
 801387c:	f7ec fd2e 	bl	80002dc <__adddf3>
 8013880:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013882:	4b35      	ldr	r3, [pc, #212]	; (8013958 <__ieee754_pow+0x738>)
 8013884:	4413      	add	r3, r2
 8013886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801388a:	f7ec fd27 	bl	80002dc <__adddf3>
 801388e:	4604      	mov	r4, r0
 8013890:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013892:	460d      	mov	r5, r1
 8013894:	f7ec fe6e 	bl	8000574 <__aeabi_i2d>
 8013898:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801389a:	4b30      	ldr	r3, [pc, #192]	; (801395c <__ieee754_pow+0x73c>)
 801389c:	4413      	add	r3, r2
 801389e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80138a2:	4606      	mov	r6, r0
 80138a4:	460f      	mov	r7, r1
 80138a6:	4622      	mov	r2, r4
 80138a8:	462b      	mov	r3, r5
 80138aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80138ae:	f7ec fd15 	bl	80002dc <__adddf3>
 80138b2:	4642      	mov	r2, r8
 80138b4:	464b      	mov	r3, r9
 80138b6:	f7ec fd11 	bl	80002dc <__adddf3>
 80138ba:	4632      	mov	r2, r6
 80138bc:	463b      	mov	r3, r7
 80138be:	f7ec fd0d 	bl	80002dc <__adddf3>
 80138c2:	9802      	ldr	r0, [sp, #8]
 80138c4:	4632      	mov	r2, r6
 80138c6:	463b      	mov	r3, r7
 80138c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80138cc:	f7ec fd04 	bl	80002d8 <__aeabi_dsub>
 80138d0:	4642      	mov	r2, r8
 80138d2:	464b      	mov	r3, r9
 80138d4:	f7ec fd00 	bl	80002d8 <__aeabi_dsub>
 80138d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80138dc:	e607      	b.n	80134ee <__ieee754_pow+0x2ce>
 80138de:	f04f 0a01 	mov.w	sl, #1
 80138e2:	e6a5      	b.n	8013630 <__ieee754_pow+0x410>
 80138e4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8013938 <__ieee754_pow+0x718>
 80138e8:	e613      	b.n	8013512 <__ieee754_pow+0x2f2>
 80138ea:	bf00      	nop
 80138ec:	f3af 8000 	nop.w
 80138f0:	4a454eef 	.word	0x4a454eef
 80138f4:	3fca7e28 	.word	0x3fca7e28
 80138f8:	93c9db65 	.word	0x93c9db65
 80138fc:	3fcd864a 	.word	0x3fcd864a
 8013900:	a91d4101 	.word	0xa91d4101
 8013904:	3fd17460 	.word	0x3fd17460
 8013908:	518f264d 	.word	0x518f264d
 801390c:	3fd55555 	.word	0x3fd55555
 8013910:	db6fabff 	.word	0xdb6fabff
 8013914:	3fdb6db6 	.word	0x3fdb6db6
 8013918:	33333303 	.word	0x33333303
 801391c:	3fe33333 	.word	0x3fe33333
 8013920:	e0000000 	.word	0xe0000000
 8013924:	3feec709 	.word	0x3feec709
 8013928:	dc3a03fd 	.word	0xdc3a03fd
 801392c:	3feec709 	.word	0x3feec709
 8013930:	145b01f5 	.word	0x145b01f5
 8013934:	be3e2fe0 	.word	0xbe3e2fe0
 8013938:	00000000 	.word	0x00000000
 801393c:	3ff00000 	.word	0x3ff00000
 8013940:	43400000 	.word	0x43400000
 8013944:	0003988e 	.word	0x0003988e
 8013948:	000bb679 	.word	0x000bb679
 801394c:	08015718 	.word	0x08015718
 8013950:	3ff00000 	.word	0x3ff00000
 8013954:	40080000 	.word	0x40080000
 8013958:	08015738 	.word	0x08015738
 801395c:	08015728 	.word	0x08015728
 8013960:	a3b4      	add	r3, pc, #720	; (adr r3, 8013c34 <__ieee754_pow+0xa14>)
 8013962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013966:	4640      	mov	r0, r8
 8013968:	4649      	mov	r1, r9
 801396a:	f7ec fcb7 	bl	80002dc <__adddf3>
 801396e:	4622      	mov	r2, r4
 8013970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013974:	462b      	mov	r3, r5
 8013976:	4630      	mov	r0, r6
 8013978:	4639      	mov	r1, r7
 801397a:	f7ec fcad 	bl	80002d8 <__aeabi_dsub>
 801397e:	4602      	mov	r2, r0
 8013980:	460b      	mov	r3, r1
 8013982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013986:	f7ed f8ef 	bl	8000b68 <__aeabi_dcmpgt>
 801398a:	2800      	cmp	r0, #0
 801398c:	f47f adfe 	bne.w	801358c <__ieee754_pow+0x36c>
 8013990:	4aa3      	ldr	r2, [pc, #652]	; (8013c20 <__ieee754_pow+0xa00>)
 8013992:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013996:	4293      	cmp	r3, r2
 8013998:	f340 810a 	ble.w	8013bb0 <__ieee754_pow+0x990>
 801399c:	151b      	asrs	r3, r3, #20
 801399e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80139a2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80139a6:	fa4a f303 	asr.w	r3, sl, r3
 80139aa:	445b      	add	r3, fp
 80139ac:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80139b0:	4e9c      	ldr	r6, [pc, #624]	; (8013c24 <__ieee754_pow+0xa04>)
 80139b2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80139b6:	4116      	asrs	r6, r2
 80139b8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80139bc:	2000      	movs	r0, #0
 80139be:	ea23 0106 	bic.w	r1, r3, r6
 80139c2:	f1c2 0214 	rsb	r2, r2, #20
 80139c6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80139ca:	fa4a fa02 	asr.w	sl, sl, r2
 80139ce:	f1bb 0f00 	cmp.w	fp, #0
 80139d2:	4602      	mov	r2, r0
 80139d4:	460b      	mov	r3, r1
 80139d6:	4620      	mov	r0, r4
 80139d8:	4629      	mov	r1, r5
 80139da:	bfb8      	it	lt
 80139dc:	f1ca 0a00 	rsblt	sl, sl, #0
 80139e0:	f7ec fc7a 	bl	80002d8 <__aeabi_dsub>
 80139e4:	e9cd 0100 	strd	r0, r1, [sp]
 80139e8:	4642      	mov	r2, r8
 80139ea:	464b      	mov	r3, r9
 80139ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80139f0:	f7ec fc74 	bl	80002dc <__adddf3>
 80139f4:	2000      	movs	r0, #0
 80139f6:	a378      	add	r3, pc, #480	; (adr r3, 8013bd8 <__ieee754_pow+0x9b8>)
 80139f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139fc:	4604      	mov	r4, r0
 80139fe:	460d      	mov	r5, r1
 8013a00:	f7ec fe22 	bl	8000648 <__aeabi_dmul>
 8013a04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013a08:	4606      	mov	r6, r0
 8013a0a:	460f      	mov	r7, r1
 8013a0c:	4620      	mov	r0, r4
 8013a0e:	4629      	mov	r1, r5
 8013a10:	f7ec fc62 	bl	80002d8 <__aeabi_dsub>
 8013a14:	4602      	mov	r2, r0
 8013a16:	460b      	mov	r3, r1
 8013a18:	4640      	mov	r0, r8
 8013a1a:	4649      	mov	r1, r9
 8013a1c:	f7ec fc5c 	bl	80002d8 <__aeabi_dsub>
 8013a20:	a36f      	add	r3, pc, #444	; (adr r3, 8013be0 <__ieee754_pow+0x9c0>)
 8013a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a26:	f7ec fe0f 	bl	8000648 <__aeabi_dmul>
 8013a2a:	a36f      	add	r3, pc, #444	; (adr r3, 8013be8 <__ieee754_pow+0x9c8>)
 8013a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a30:	4680      	mov	r8, r0
 8013a32:	4689      	mov	r9, r1
 8013a34:	4620      	mov	r0, r4
 8013a36:	4629      	mov	r1, r5
 8013a38:	f7ec fe06 	bl	8000648 <__aeabi_dmul>
 8013a3c:	4602      	mov	r2, r0
 8013a3e:	460b      	mov	r3, r1
 8013a40:	4640      	mov	r0, r8
 8013a42:	4649      	mov	r1, r9
 8013a44:	f7ec fc4a 	bl	80002dc <__adddf3>
 8013a48:	4604      	mov	r4, r0
 8013a4a:	460d      	mov	r5, r1
 8013a4c:	4602      	mov	r2, r0
 8013a4e:	460b      	mov	r3, r1
 8013a50:	4630      	mov	r0, r6
 8013a52:	4639      	mov	r1, r7
 8013a54:	f7ec fc42 	bl	80002dc <__adddf3>
 8013a58:	4632      	mov	r2, r6
 8013a5a:	463b      	mov	r3, r7
 8013a5c:	4680      	mov	r8, r0
 8013a5e:	4689      	mov	r9, r1
 8013a60:	f7ec fc3a 	bl	80002d8 <__aeabi_dsub>
 8013a64:	4602      	mov	r2, r0
 8013a66:	460b      	mov	r3, r1
 8013a68:	4620      	mov	r0, r4
 8013a6a:	4629      	mov	r1, r5
 8013a6c:	f7ec fc34 	bl	80002d8 <__aeabi_dsub>
 8013a70:	4642      	mov	r2, r8
 8013a72:	4606      	mov	r6, r0
 8013a74:	460f      	mov	r7, r1
 8013a76:	464b      	mov	r3, r9
 8013a78:	4640      	mov	r0, r8
 8013a7a:	4649      	mov	r1, r9
 8013a7c:	f7ec fde4 	bl	8000648 <__aeabi_dmul>
 8013a80:	a35b      	add	r3, pc, #364	; (adr r3, 8013bf0 <__ieee754_pow+0x9d0>)
 8013a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a86:	4604      	mov	r4, r0
 8013a88:	460d      	mov	r5, r1
 8013a8a:	f7ec fddd 	bl	8000648 <__aeabi_dmul>
 8013a8e:	a35a      	add	r3, pc, #360	; (adr r3, 8013bf8 <__ieee754_pow+0x9d8>)
 8013a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a94:	f7ec fc20 	bl	80002d8 <__aeabi_dsub>
 8013a98:	4622      	mov	r2, r4
 8013a9a:	462b      	mov	r3, r5
 8013a9c:	f7ec fdd4 	bl	8000648 <__aeabi_dmul>
 8013aa0:	a357      	add	r3, pc, #348	; (adr r3, 8013c00 <__ieee754_pow+0x9e0>)
 8013aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aa6:	f7ec fc19 	bl	80002dc <__adddf3>
 8013aaa:	4622      	mov	r2, r4
 8013aac:	462b      	mov	r3, r5
 8013aae:	f7ec fdcb 	bl	8000648 <__aeabi_dmul>
 8013ab2:	a355      	add	r3, pc, #340	; (adr r3, 8013c08 <__ieee754_pow+0x9e8>)
 8013ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ab8:	f7ec fc0e 	bl	80002d8 <__aeabi_dsub>
 8013abc:	4622      	mov	r2, r4
 8013abe:	462b      	mov	r3, r5
 8013ac0:	f7ec fdc2 	bl	8000648 <__aeabi_dmul>
 8013ac4:	a352      	add	r3, pc, #328	; (adr r3, 8013c10 <__ieee754_pow+0x9f0>)
 8013ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aca:	f7ec fc07 	bl	80002dc <__adddf3>
 8013ace:	4622      	mov	r2, r4
 8013ad0:	462b      	mov	r3, r5
 8013ad2:	f7ec fdb9 	bl	8000648 <__aeabi_dmul>
 8013ad6:	4602      	mov	r2, r0
 8013ad8:	460b      	mov	r3, r1
 8013ada:	4640      	mov	r0, r8
 8013adc:	4649      	mov	r1, r9
 8013ade:	f7ec fbfb 	bl	80002d8 <__aeabi_dsub>
 8013ae2:	4604      	mov	r4, r0
 8013ae4:	460d      	mov	r5, r1
 8013ae6:	4602      	mov	r2, r0
 8013ae8:	460b      	mov	r3, r1
 8013aea:	4640      	mov	r0, r8
 8013aec:	4649      	mov	r1, r9
 8013aee:	f7ec fdab 	bl	8000648 <__aeabi_dmul>
 8013af2:	2200      	movs	r2, #0
 8013af4:	e9cd 0100 	strd	r0, r1, [sp]
 8013af8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013afc:	4620      	mov	r0, r4
 8013afe:	4629      	mov	r1, r5
 8013b00:	f7ec fbea 	bl	80002d8 <__aeabi_dsub>
 8013b04:	4602      	mov	r2, r0
 8013b06:	460b      	mov	r3, r1
 8013b08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013b0c:	f7ec fec6 	bl	800089c <__aeabi_ddiv>
 8013b10:	4632      	mov	r2, r6
 8013b12:	4604      	mov	r4, r0
 8013b14:	460d      	mov	r5, r1
 8013b16:	463b      	mov	r3, r7
 8013b18:	4640      	mov	r0, r8
 8013b1a:	4649      	mov	r1, r9
 8013b1c:	f7ec fd94 	bl	8000648 <__aeabi_dmul>
 8013b20:	4632      	mov	r2, r6
 8013b22:	463b      	mov	r3, r7
 8013b24:	f7ec fbda 	bl	80002dc <__adddf3>
 8013b28:	4602      	mov	r2, r0
 8013b2a:	460b      	mov	r3, r1
 8013b2c:	4620      	mov	r0, r4
 8013b2e:	4629      	mov	r1, r5
 8013b30:	f7ec fbd2 	bl	80002d8 <__aeabi_dsub>
 8013b34:	4642      	mov	r2, r8
 8013b36:	464b      	mov	r3, r9
 8013b38:	f7ec fbce 	bl	80002d8 <__aeabi_dsub>
 8013b3c:	4602      	mov	r2, r0
 8013b3e:	460b      	mov	r3, r1
 8013b40:	2000      	movs	r0, #0
 8013b42:	4939      	ldr	r1, [pc, #228]	; (8013c28 <__ieee754_pow+0xa08>)
 8013b44:	f7ec fbc8 	bl	80002d8 <__aeabi_dsub>
 8013b48:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8013b4c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8013b50:	4602      	mov	r2, r0
 8013b52:	460b      	mov	r3, r1
 8013b54:	da2f      	bge.n	8013bb6 <__ieee754_pow+0x996>
 8013b56:	4650      	mov	r0, sl
 8013b58:	ec43 2b10 	vmov	d0, r2, r3
 8013b5c:	f000 f9c0 	bl	8013ee0 <scalbn>
 8013b60:	ec51 0b10 	vmov	r0, r1, d0
 8013b64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013b68:	f7ff bbf1 	b.w	801334e <__ieee754_pow+0x12e>
 8013b6c:	4b2f      	ldr	r3, [pc, #188]	; (8013c2c <__ieee754_pow+0xa0c>)
 8013b6e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8013b72:	429e      	cmp	r6, r3
 8013b74:	f77f af0c 	ble.w	8013990 <__ieee754_pow+0x770>
 8013b78:	4b2d      	ldr	r3, [pc, #180]	; (8013c30 <__ieee754_pow+0xa10>)
 8013b7a:	440b      	add	r3, r1
 8013b7c:	4303      	orrs	r3, r0
 8013b7e:	d00b      	beq.n	8013b98 <__ieee754_pow+0x978>
 8013b80:	a325      	add	r3, pc, #148	; (adr r3, 8013c18 <__ieee754_pow+0x9f8>)
 8013b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b8a:	f7ec fd5d 	bl	8000648 <__aeabi_dmul>
 8013b8e:	a322      	add	r3, pc, #136	; (adr r3, 8013c18 <__ieee754_pow+0x9f8>)
 8013b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b94:	f7ff bbdb 	b.w	801334e <__ieee754_pow+0x12e>
 8013b98:	4622      	mov	r2, r4
 8013b9a:	462b      	mov	r3, r5
 8013b9c:	f7ec fb9c 	bl	80002d8 <__aeabi_dsub>
 8013ba0:	4642      	mov	r2, r8
 8013ba2:	464b      	mov	r3, r9
 8013ba4:	f7ec ffd6 	bl	8000b54 <__aeabi_dcmpge>
 8013ba8:	2800      	cmp	r0, #0
 8013baa:	f43f aef1 	beq.w	8013990 <__ieee754_pow+0x770>
 8013bae:	e7e7      	b.n	8013b80 <__ieee754_pow+0x960>
 8013bb0:	f04f 0a00 	mov.w	sl, #0
 8013bb4:	e718      	b.n	80139e8 <__ieee754_pow+0x7c8>
 8013bb6:	4621      	mov	r1, r4
 8013bb8:	e7d4      	b.n	8013b64 <__ieee754_pow+0x944>
 8013bba:	2000      	movs	r0, #0
 8013bbc:	491a      	ldr	r1, [pc, #104]	; (8013c28 <__ieee754_pow+0xa08>)
 8013bbe:	f7ff bb8f 	b.w	80132e0 <__ieee754_pow+0xc0>
 8013bc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013bc6:	f7ff bb8b 	b.w	80132e0 <__ieee754_pow+0xc0>
 8013bca:	4630      	mov	r0, r6
 8013bcc:	4639      	mov	r1, r7
 8013bce:	f7ff bb87 	b.w	80132e0 <__ieee754_pow+0xc0>
 8013bd2:	4693      	mov	fp, r2
 8013bd4:	f7ff bb98 	b.w	8013308 <__ieee754_pow+0xe8>
 8013bd8:	00000000 	.word	0x00000000
 8013bdc:	3fe62e43 	.word	0x3fe62e43
 8013be0:	fefa39ef 	.word	0xfefa39ef
 8013be4:	3fe62e42 	.word	0x3fe62e42
 8013be8:	0ca86c39 	.word	0x0ca86c39
 8013bec:	be205c61 	.word	0xbe205c61
 8013bf0:	72bea4d0 	.word	0x72bea4d0
 8013bf4:	3e663769 	.word	0x3e663769
 8013bf8:	c5d26bf1 	.word	0xc5d26bf1
 8013bfc:	3ebbbd41 	.word	0x3ebbbd41
 8013c00:	af25de2c 	.word	0xaf25de2c
 8013c04:	3f11566a 	.word	0x3f11566a
 8013c08:	16bebd93 	.word	0x16bebd93
 8013c0c:	3f66c16c 	.word	0x3f66c16c
 8013c10:	5555553e 	.word	0x5555553e
 8013c14:	3fc55555 	.word	0x3fc55555
 8013c18:	c2f8f359 	.word	0xc2f8f359
 8013c1c:	01a56e1f 	.word	0x01a56e1f
 8013c20:	3fe00000 	.word	0x3fe00000
 8013c24:	000fffff 	.word	0x000fffff
 8013c28:	3ff00000 	.word	0x3ff00000
 8013c2c:	4090cbff 	.word	0x4090cbff
 8013c30:	3f6f3400 	.word	0x3f6f3400
 8013c34:	652b82fe 	.word	0x652b82fe
 8013c38:	3c971547 	.word	0x3c971547

08013c3c <__ieee754_sqrt>:
 8013c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c40:	4955      	ldr	r1, [pc, #340]	; (8013d98 <__ieee754_sqrt+0x15c>)
 8013c42:	ec55 4b10 	vmov	r4, r5, d0
 8013c46:	43a9      	bics	r1, r5
 8013c48:	462b      	mov	r3, r5
 8013c4a:	462a      	mov	r2, r5
 8013c4c:	d112      	bne.n	8013c74 <__ieee754_sqrt+0x38>
 8013c4e:	ee10 2a10 	vmov	r2, s0
 8013c52:	ee10 0a10 	vmov	r0, s0
 8013c56:	4629      	mov	r1, r5
 8013c58:	f7ec fcf6 	bl	8000648 <__aeabi_dmul>
 8013c5c:	4602      	mov	r2, r0
 8013c5e:	460b      	mov	r3, r1
 8013c60:	4620      	mov	r0, r4
 8013c62:	4629      	mov	r1, r5
 8013c64:	f7ec fb3a 	bl	80002dc <__adddf3>
 8013c68:	4604      	mov	r4, r0
 8013c6a:	460d      	mov	r5, r1
 8013c6c:	ec45 4b10 	vmov	d0, r4, r5
 8013c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c74:	2d00      	cmp	r5, #0
 8013c76:	ee10 0a10 	vmov	r0, s0
 8013c7a:	4621      	mov	r1, r4
 8013c7c:	dc0f      	bgt.n	8013c9e <__ieee754_sqrt+0x62>
 8013c7e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013c82:	4330      	orrs	r0, r6
 8013c84:	d0f2      	beq.n	8013c6c <__ieee754_sqrt+0x30>
 8013c86:	b155      	cbz	r5, 8013c9e <__ieee754_sqrt+0x62>
 8013c88:	ee10 2a10 	vmov	r2, s0
 8013c8c:	4620      	mov	r0, r4
 8013c8e:	4629      	mov	r1, r5
 8013c90:	f7ec fb22 	bl	80002d8 <__aeabi_dsub>
 8013c94:	4602      	mov	r2, r0
 8013c96:	460b      	mov	r3, r1
 8013c98:	f7ec fe00 	bl	800089c <__aeabi_ddiv>
 8013c9c:	e7e4      	b.n	8013c68 <__ieee754_sqrt+0x2c>
 8013c9e:	151b      	asrs	r3, r3, #20
 8013ca0:	d073      	beq.n	8013d8a <__ieee754_sqrt+0x14e>
 8013ca2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013ca6:	07dd      	lsls	r5, r3, #31
 8013ca8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8013cac:	bf48      	it	mi
 8013cae:	0fc8      	lsrmi	r0, r1, #31
 8013cb0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8013cb4:	bf44      	itt	mi
 8013cb6:	0049      	lslmi	r1, r1, #1
 8013cb8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8013cbc:	2500      	movs	r5, #0
 8013cbe:	1058      	asrs	r0, r3, #1
 8013cc0:	0fcb      	lsrs	r3, r1, #31
 8013cc2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8013cc6:	0049      	lsls	r1, r1, #1
 8013cc8:	2316      	movs	r3, #22
 8013cca:	462c      	mov	r4, r5
 8013ccc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8013cd0:	19a7      	adds	r7, r4, r6
 8013cd2:	4297      	cmp	r7, r2
 8013cd4:	bfde      	ittt	le
 8013cd6:	19bc      	addle	r4, r7, r6
 8013cd8:	1bd2      	suble	r2, r2, r7
 8013cda:	19ad      	addle	r5, r5, r6
 8013cdc:	0fcf      	lsrs	r7, r1, #31
 8013cde:	3b01      	subs	r3, #1
 8013ce0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8013ce4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013ce8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8013cec:	d1f0      	bne.n	8013cd0 <__ieee754_sqrt+0x94>
 8013cee:	f04f 0c20 	mov.w	ip, #32
 8013cf2:	469e      	mov	lr, r3
 8013cf4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8013cf8:	42a2      	cmp	r2, r4
 8013cfa:	eb06 070e 	add.w	r7, r6, lr
 8013cfe:	dc02      	bgt.n	8013d06 <__ieee754_sqrt+0xca>
 8013d00:	d112      	bne.n	8013d28 <__ieee754_sqrt+0xec>
 8013d02:	428f      	cmp	r7, r1
 8013d04:	d810      	bhi.n	8013d28 <__ieee754_sqrt+0xec>
 8013d06:	2f00      	cmp	r7, #0
 8013d08:	eb07 0e06 	add.w	lr, r7, r6
 8013d0c:	da42      	bge.n	8013d94 <__ieee754_sqrt+0x158>
 8013d0e:	f1be 0f00 	cmp.w	lr, #0
 8013d12:	db3f      	blt.n	8013d94 <__ieee754_sqrt+0x158>
 8013d14:	f104 0801 	add.w	r8, r4, #1
 8013d18:	1b12      	subs	r2, r2, r4
 8013d1a:	428f      	cmp	r7, r1
 8013d1c:	bf88      	it	hi
 8013d1e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8013d22:	1bc9      	subs	r1, r1, r7
 8013d24:	4433      	add	r3, r6
 8013d26:	4644      	mov	r4, r8
 8013d28:	0052      	lsls	r2, r2, #1
 8013d2a:	f1bc 0c01 	subs.w	ip, ip, #1
 8013d2e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8013d32:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8013d36:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013d3a:	d1dd      	bne.n	8013cf8 <__ieee754_sqrt+0xbc>
 8013d3c:	430a      	orrs	r2, r1
 8013d3e:	d006      	beq.n	8013d4e <__ieee754_sqrt+0x112>
 8013d40:	1c5c      	adds	r4, r3, #1
 8013d42:	bf13      	iteet	ne
 8013d44:	3301      	addne	r3, #1
 8013d46:	3501      	addeq	r5, #1
 8013d48:	4663      	moveq	r3, ip
 8013d4a:	f023 0301 	bicne.w	r3, r3, #1
 8013d4e:	106a      	asrs	r2, r5, #1
 8013d50:	085b      	lsrs	r3, r3, #1
 8013d52:	07e9      	lsls	r1, r5, #31
 8013d54:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8013d58:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8013d5c:	bf48      	it	mi
 8013d5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8013d62:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8013d66:	461c      	mov	r4, r3
 8013d68:	e780      	b.n	8013c6c <__ieee754_sqrt+0x30>
 8013d6a:	0aca      	lsrs	r2, r1, #11
 8013d6c:	3815      	subs	r0, #21
 8013d6e:	0549      	lsls	r1, r1, #21
 8013d70:	2a00      	cmp	r2, #0
 8013d72:	d0fa      	beq.n	8013d6a <__ieee754_sqrt+0x12e>
 8013d74:	02d6      	lsls	r6, r2, #11
 8013d76:	d50a      	bpl.n	8013d8e <__ieee754_sqrt+0x152>
 8013d78:	f1c3 0420 	rsb	r4, r3, #32
 8013d7c:	fa21 f404 	lsr.w	r4, r1, r4
 8013d80:	1e5d      	subs	r5, r3, #1
 8013d82:	4099      	lsls	r1, r3
 8013d84:	4322      	orrs	r2, r4
 8013d86:	1b43      	subs	r3, r0, r5
 8013d88:	e78b      	b.n	8013ca2 <__ieee754_sqrt+0x66>
 8013d8a:	4618      	mov	r0, r3
 8013d8c:	e7f0      	b.n	8013d70 <__ieee754_sqrt+0x134>
 8013d8e:	0052      	lsls	r2, r2, #1
 8013d90:	3301      	adds	r3, #1
 8013d92:	e7ef      	b.n	8013d74 <__ieee754_sqrt+0x138>
 8013d94:	46a0      	mov	r8, r4
 8013d96:	e7bf      	b.n	8013d18 <__ieee754_sqrt+0xdc>
 8013d98:	7ff00000 	.word	0x7ff00000

08013d9c <fabs>:
 8013d9c:	ec51 0b10 	vmov	r0, r1, d0
 8013da0:	ee10 2a10 	vmov	r2, s0
 8013da4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013da8:	ec43 2b10 	vmov	d0, r2, r3
 8013dac:	4770      	bx	lr

08013dae <finite>:
 8013dae:	ee10 3a90 	vmov	r3, s1
 8013db2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8013db6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013dba:	0fc0      	lsrs	r0, r0, #31
 8013dbc:	4770      	bx	lr

08013dbe <matherr>:
 8013dbe:	2000      	movs	r0, #0
 8013dc0:	4770      	bx	lr
 8013dc2:	0000      	movs	r0, r0
 8013dc4:	0000      	movs	r0, r0
	...

08013dc8 <nan>:
 8013dc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013dd0 <nan+0x8>
 8013dcc:	4770      	bx	lr
 8013dce:	bf00      	nop
 8013dd0:	00000000 	.word	0x00000000
 8013dd4:	7ff80000 	.word	0x7ff80000

08013dd8 <rint>:
 8013dd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013dda:	ec51 0b10 	vmov	r0, r1, d0
 8013dde:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013de2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8013de6:	2e13      	cmp	r6, #19
 8013de8:	460b      	mov	r3, r1
 8013dea:	ee10 4a10 	vmov	r4, s0
 8013dee:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8013df2:	dc56      	bgt.n	8013ea2 <rint+0xca>
 8013df4:	2e00      	cmp	r6, #0
 8013df6:	da2b      	bge.n	8013e50 <rint+0x78>
 8013df8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8013dfc:	4302      	orrs	r2, r0
 8013dfe:	d023      	beq.n	8013e48 <rint+0x70>
 8013e00:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8013e04:	4302      	orrs	r2, r0
 8013e06:	4254      	negs	r4, r2
 8013e08:	4314      	orrs	r4, r2
 8013e0a:	0c4b      	lsrs	r3, r1, #17
 8013e0c:	0b24      	lsrs	r4, r4, #12
 8013e0e:	045b      	lsls	r3, r3, #17
 8013e10:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8013e14:	ea44 0103 	orr.w	r1, r4, r3
 8013e18:	460b      	mov	r3, r1
 8013e1a:	492f      	ldr	r1, [pc, #188]	; (8013ed8 <rint+0x100>)
 8013e1c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8013e20:	e9d1 6700 	ldrd	r6, r7, [r1]
 8013e24:	4602      	mov	r2, r0
 8013e26:	4639      	mov	r1, r7
 8013e28:	4630      	mov	r0, r6
 8013e2a:	f7ec fa57 	bl	80002dc <__adddf3>
 8013e2e:	e9cd 0100 	strd	r0, r1, [sp]
 8013e32:	463b      	mov	r3, r7
 8013e34:	4632      	mov	r2, r6
 8013e36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013e3a:	f7ec fa4d 	bl	80002d8 <__aeabi_dsub>
 8013e3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013e42:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8013e46:	4639      	mov	r1, r7
 8013e48:	ec41 0b10 	vmov	d0, r0, r1
 8013e4c:	b003      	add	sp, #12
 8013e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e50:	4a22      	ldr	r2, [pc, #136]	; (8013edc <rint+0x104>)
 8013e52:	4132      	asrs	r2, r6
 8013e54:	ea01 0702 	and.w	r7, r1, r2
 8013e58:	4307      	orrs	r7, r0
 8013e5a:	d0f5      	beq.n	8013e48 <rint+0x70>
 8013e5c:	0852      	lsrs	r2, r2, #1
 8013e5e:	4011      	ands	r1, r2
 8013e60:	430c      	orrs	r4, r1
 8013e62:	d00b      	beq.n	8013e7c <rint+0xa4>
 8013e64:	ea23 0202 	bic.w	r2, r3, r2
 8013e68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8013e6c:	2e13      	cmp	r6, #19
 8013e6e:	fa43 f306 	asr.w	r3, r3, r6
 8013e72:	bf0c      	ite	eq
 8013e74:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8013e78:	2400      	movne	r4, #0
 8013e7a:	4313      	orrs	r3, r2
 8013e7c:	4916      	ldr	r1, [pc, #88]	; (8013ed8 <rint+0x100>)
 8013e7e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8013e82:	4622      	mov	r2, r4
 8013e84:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013e88:	4620      	mov	r0, r4
 8013e8a:	4629      	mov	r1, r5
 8013e8c:	f7ec fa26 	bl	80002dc <__adddf3>
 8013e90:	e9cd 0100 	strd	r0, r1, [sp]
 8013e94:	4622      	mov	r2, r4
 8013e96:	462b      	mov	r3, r5
 8013e98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013e9c:	f7ec fa1c 	bl	80002d8 <__aeabi_dsub>
 8013ea0:	e7d2      	b.n	8013e48 <rint+0x70>
 8013ea2:	2e33      	cmp	r6, #51	; 0x33
 8013ea4:	dd07      	ble.n	8013eb6 <rint+0xde>
 8013ea6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013eaa:	d1cd      	bne.n	8013e48 <rint+0x70>
 8013eac:	ee10 2a10 	vmov	r2, s0
 8013eb0:	f7ec fa14 	bl	80002dc <__adddf3>
 8013eb4:	e7c8      	b.n	8013e48 <rint+0x70>
 8013eb6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8013eba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013ebe:	40f2      	lsrs	r2, r6
 8013ec0:	4210      	tst	r0, r2
 8013ec2:	d0c1      	beq.n	8013e48 <rint+0x70>
 8013ec4:	0852      	lsrs	r2, r2, #1
 8013ec6:	4210      	tst	r0, r2
 8013ec8:	bf1f      	itttt	ne
 8013eca:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8013ece:	ea20 0202 	bicne.w	r2, r0, r2
 8013ed2:	4134      	asrne	r4, r6
 8013ed4:	4314      	orrne	r4, r2
 8013ed6:	e7d1      	b.n	8013e7c <rint+0xa4>
 8013ed8:	08015748 	.word	0x08015748
 8013edc:	000fffff 	.word	0x000fffff

08013ee0 <scalbn>:
 8013ee0:	b570      	push	{r4, r5, r6, lr}
 8013ee2:	ec55 4b10 	vmov	r4, r5, d0
 8013ee6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013eea:	4606      	mov	r6, r0
 8013eec:	462b      	mov	r3, r5
 8013eee:	b9aa      	cbnz	r2, 8013f1c <scalbn+0x3c>
 8013ef0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013ef4:	4323      	orrs	r3, r4
 8013ef6:	d03b      	beq.n	8013f70 <scalbn+0x90>
 8013ef8:	4b31      	ldr	r3, [pc, #196]	; (8013fc0 <scalbn+0xe0>)
 8013efa:	4629      	mov	r1, r5
 8013efc:	2200      	movs	r2, #0
 8013efe:	ee10 0a10 	vmov	r0, s0
 8013f02:	f7ec fba1 	bl	8000648 <__aeabi_dmul>
 8013f06:	4b2f      	ldr	r3, [pc, #188]	; (8013fc4 <scalbn+0xe4>)
 8013f08:	429e      	cmp	r6, r3
 8013f0a:	4604      	mov	r4, r0
 8013f0c:	460d      	mov	r5, r1
 8013f0e:	da12      	bge.n	8013f36 <scalbn+0x56>
 8013f10:	a327      	add	r3, pc, #156	; (adr r3, 8013fb0 <scalbn+0xd0>)
 8013f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f16:	f7ec fb97 	bl	8000648 <__aeabi_dmul>
 8013f1a:	e009      	b.n	8013f30 <scalbn+0x50>
 8013f1c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013f20:	428a      	cmp	r2, r1
 8013f22:	d10c      	bne.n	8013f3e <scalbn+0x5e>
 8013f24:	ee10 2a10 	vmov	r2, s0
 8013f28:	4620      	mov	r0, r4
 8013f2a:	4629      	mov	r1, r5
 8013f2c:	f7ec f9d6 	bl	80002dc <__adddf3>
 8013f30:	4604      	mov	r4, r0
 8013f32:	460d      	mov	r5, r1
 8013f34:	e01c      	b.n	8013f70 <scalbn+0x90>
 8013f36:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013f3a:	460b      	mov	r3, r1
 8013f3c:	3a36      	subs	r2, #54	; 0x36
 8013f3e:	4432      	add	r2, r6
 8013f40:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013f44:	428a      	cmp	r2, r1
 8013f46:	dd0b      	ble.n	8013f60 <scalbn+0x80>
 8013f48:	ec45 4b11 	vmov	d1, r4, r5
 8013f4c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013fb8 <scalbn+0xd8>
 8013f50:	f000 f9f0 	bl	8014334 <copysign>
 8013f54:	a318      	add	r3, pc, #96	; (adr r3, 8013fb8 <scalbn+0xd8>)
 8013f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f5a:	ec51 0b10 	vmov	r0, r1, d0
 8013f5e:	e7da      	b.n	8013f16 <scalbn+0x36>
 8013f60:	2a00      	cmp	r2, #0
 8013f62:	dd08      	ble.n	8013f76 <scalbn+0x96>
 8013f64:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013f68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013f6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013f70:	ec45 4b10 	vmov	d0, r4, r5
 8013f74:	bd70      	pop	{r4, r5, r6, pc}
 8013f76:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013f7a:	da0d      	bge.n	8013f98 <scalbn+0xb8>
 8013f7c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013f80:	429e      	cmp	r6, r3
 8013f82:	ec45 4b11 	vmov	d1, r4, r5
 8013f86:	dce1      	bgt.n	8013f4c <scalbn+0x6c>
 8013f88:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013fb0 <scalbn+0xd0>
 8013f8c:	f000 f9d2 	bl	8014334 <copysign>
 8013f90:	a307      	add	r3, pc, #28	; (adr r3, 8013fb0 <scalbn+0xd0>)
 8013f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f96:	e7e0      	b.n	8013f5a <scalbn+0x7a>
 8013f98:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013f9c:	3236      	adds	r2, #54	; 0x36
 8013f9e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013fa2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013fa6:	4620      	mov	r0, r4
 8013fa8:	4629      	mov	r1, r5
 8013faa:	2200      	movs	r2, #0
 8013fac:	4b06      	ldr	r3, [pc, #24]	; (8013fc8 <scalbn+0xe8>)
 8013fae:	e7b2      	b.n	8013f16 <scalbn+0x36>
 8013fb0:	c2f8f359 	.word	0xc2f8f359
 8013fb4:	01a56e1f 	.word	0x01a56e1f
 8013fb8:	8800759c 	.word	0x8800759c
 8013fbc:	7e37e43c 	.word	0x7e37e43c
 8013fc0:	43500000 	.word	0x43500000
 8013fc4:	ffff3cb0 	.word	0xffff3cb0
 8013fc8:	3c900000 	.word	0x3c900000
 8013fcc:	00000000 	.word	0x00000000

08013fd0 <__ieee754_log>:
 8013fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fd4:	ec51 0b10 	vmov	r0, r1, d0
 8013fd8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8013fdc:	b087      	sub	sp, #28
 8013fde:	460d      	mov	r5, r1
 8013fe0:	da27      	bge.n	8014032 <__ieee754_log+0x62>
 8013fe2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013fe6:	4303      	orrs	r3, r0
 8013fe8:	ee10 2a10 	vmov	r2, s0
 8013fec:	d10a      	bne.n	8014004 <__ieee754_log+0x34>
 8013fee:	49cc      	ldr	r1, [pc, #816]	; (8014320 <__ieee754_log+0x350>)
 8013ff0:	2200      	movs	r2, #0
 8013ff2:	2300      	movs	r3, #0
 8013ff4:	2000      	movs	r0, #0
 8013ff6:	f7ec fc51 	bl	800089c <__aeabi_ddiv>
 8013ffa:	ec41 0b10 	vmov	d0, r0, r1
 8013ffe:	b007      	add	sp, #28
 8014000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014004:	2900      	cmp	r1, #0
 8014006:	da05      	bge.n	8014014 <__ieee754_log+0x44>
 8014008:	460b      	mov	r3, r1
 801400a:	f7ec f965 	bl	80002d8 <__aeabi_dsub>
 801400e:	2200      	movs	r2, #0
 8014010:	2300      	movs	r3, #0
 8014012:	e7f0      	b.n	8013ff6 <__ieee754_log+0x26>
 8014014:	4bc3      	ldr	r3, [pc, #780]	; (8014324 <__ieee754_log+0x354>)
 8014016:	2200      	movs	r2, #0
 8014018:	f7ec fb16 	bl	8000648 <__aeabi_dmul>
 801401c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8014020:	460d      	mov	r5, r1
 8014022:	4ac1      	ldr	r2, [pc, #772]	; (8014328 <__ieee754_log+0x358>)
 8014024:	4295      	cmp	r5, r2
 8014026:	dd06      	ble.n	8014036 <__ieee754_log+0x66>
 8014028:	4602      	mov	r2, r0
 801402a:	460b      	mov	r3, r1
 801402c:	f7ec f956 	bl	80002dc <__adddf3>
 8014030:	e7e3      	b.n	8013ffa <__ieee754_log+0x2a>
 8014032:	2300      	movs	r3, #0
 8014034:	e7f5      	b.n	8014022 <__ieee754_log+0x52>
 8014036:	152c      	asrs	r4, r5, #20
 8014038:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 801403c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8014040:	441c      	add	r4, r3
 8014042:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8014046:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 801404a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801404e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8014052:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8014056:	ea42 0105 	orr.w	r1, r2, r5
 801405a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801405e:	2200      	movs	r2, #0
 8014060:	4bb2      	ldr	r3, [pc, #712]	; (801432c <__ieee754_log+0x35c>)
 8014062:	f7ec f939 	bl	80002d8 <__aeabi_dsub>
 8014066:	1cab      	adds	r3, r5, #2
 8014068:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801406c:	2b02      	cmp	r3, #2
 801406e:	4682      	mov	sl, r0
 8014070:	468b      	mov	fp, r1
 8014072:	f04f 0200 	mov.w	r2, #0
 8014076:	dc53      	bgt.n	8014120 <__ieee754_log+0x150>
 8014078:	2300      	movs	r3, #0
 801407a:	f7ec fd4d 	bl	8000b18 <__aeabi_dcmpeq>
 801407e:	b1d0      	cbz	r0, 80140b6 <__ieee754_log+0xe6>
 8014080:	2c00      	cmp	r4, #0
 8014082:	f000 8120 	beq.w	80142c6 <__ieee754_log+0x2f6>
 8014086:	4620      	mov	r0, r4
 8014088:	f7ec fa74 	bl	8000574 <__aeabi_i2d>
 801408c:	a390      	add	r3, pc, #576	; (adr r3, 80142d0 <__ieee754_log+0x300>)
 801408e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014092:	4606      	mov	r6, r0
 8014094:	460f      	mov	r7, r1
 8014096:	f7ec fad7 	bl	8000648 <__aeabi_dmul>
 801409a:	a38f      	add	r3, pc, #572	; (adr r3, 80142d8 <__ieee754_log+0x308>)
 801409c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140a0:	4604      	mov	r4, r0
 80140a2:	460d      	mov	r5, r1
 80140a4:	4630      	mov	r0, r6
 80140a6:	4639      	mov	r1, r7
 80140a8:	f7ec face 	bl	8000648 <__aeabi_dmul>
 80140ac:	4602      	mov	r2, r0
 80140ae:	460b      	mov	r3, r1
 80140b0:	4620      	mov	r0, r4
 80140b2:	4629      	mov	r1, r5
 80140b4:	e7ba      	b.n	801402c <__ieee754_log+0x5c>
 80140b6:	a38a      	add	r3, pc, #552	; (adr r3, 80142e0 <__ieee754_log+0x310>)
 80140b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140bc:	4650      	mov	r0, sl
 80140be:	4659      	mov	r1, fp
 80140c0:	f7ec fac2 	bl	8000648 <__aeabi_dmul>
 80140c4:	4602      	mov	r2, r0
 80140c6:	460b      	mov	r3, r1
 80140c8:	2000      	movs	r0, #0
 80140ca:	4999      	ldr	r1, [pc, #612]	; (8014330 <__ieee754_log+0x360>)
 80140cc:	f7ec f904 	bl	80002d8 <__aeabi_dsub>
 80140d0:	4652      	mov	r2, sl
 80140d2:	4606      	mov	r6, r0
 80140d4:	460f      	mov	r7, r1
 80140d6:	465b      	mov	r3, fp
 80140d8:	4650      	mov	r0, sl
 80140da:	4659      	mov	r1, fp
 80140dc:	f7ec fab4 	bl	8000648 <__aeabi_dmul>
 80140e0:	4602      	mov	r2, r0
 80140e2:	460b      	mov	r3, r1
 80140e4:	4630      	mov	r0, r6
 80140e6:	4639      	mov	r1, r7
 80140e8:	f7ec faae 	bl	8000648 <__aeabi_dmul>
 80140ec:	4606      	mov	r6, r0
 80140ee:	460f      	mov	r7, r1
 80140f0:	b914      	cbnz	r4, 80140f8 <__ieee754_log+0x128>
 80140f2:	4632      	mov	r2, r6
 80140f4:	463b      	mov	r3, r7
 80140f6:	e0a0      	b.n	801423a <__ieee754_log+0x26a>
 80140f8:	4620      	mov	r0, r4
 80140fa:	f7ec fa3b 	bl	8000574 <__aeabi_i2d>
 80140fe:	a374      	add	r3, pc, #464	; (adr r3, 80142d0 <__ieee754_log+0x300>)
 8014100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014104:	4680      	mov	r8, r0
 8014106:	4689      	mov	r9, r1
 8014108:	f7ec fa9e 	bl	8000648 <__aeabi_dmul>
 801410c:	a372      	add	r3, pc, #456	; (adr r3, 80142d8 <__ieee754_log+0x308>)
 801410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014112:	4604      	mov	r4, r0
 8014114:	460d      	mov	r5, r1
 8014116:	4640      	mov	r0, r8
 8014118:	4649      	mov	r1, r9
 801411a:	f7ec fa95 	bl	8000648 <__aeabi_dmul>
 801411e:	e0a5      	b.n	801426c <__ieee754_log+0x29c>
 8014120:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014124:	f7ec f8da 	bl	80002dc <__adddf3>
 8014128:	4602      	mov	r2, r0
 801412a:	460b      	mov	r3, r1
 801412c:	4650      	mov	r0, sl
 801412e:	4659      	mov	r1, fp
 8014130:	f7ec fbb4 	bl	800089c <__aeabi_ddiv>
 8014134:	e9cd 0100 	strd	r0, r1, [sp]
 8014138:	4620      	mov	r0, r4
 801413a:	f7ec fa1b 	bl	8000574 <__aeabi_i2d>
 801413e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014142:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014146:	4610      	mov	r0, r2
 8014148:	4619      	mov	r1, r3
 801414a:	f7ec fa7d 	bl	8000648 <__aeabi_dmul>
 801414e:	4602      	mov	r2, r0
 8014150:	460b      	mov	r3, r1
 8014152:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014156:	f7ec fa77 	bl	8000648 <__aeabi_dmul>
 801415a:	a363      	add	r3, pc, #396	; (adr r3, 80142e8 <__ieee754_log+0x318>)
 801415c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014160:	4680      	mov	r8, r0
 8014162:	4689      	mov	r9, r1
 8014164:	f7ec fa70 	bl	8000648 <__aeabi_dmul>
 8014168:	a361      	add	r3, pc, #388	; (adr r3, 80142f0 <__ieee754_log+0x320>)
 801416a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801416e:	f7ec f8b5 	bl	80002dc <__adddf3>
 8014172:	4642      	mov	r2, r8
 8014174:	464b      	mov	r3, r9
 8014176:	f7ec fa67 	bl	8000648 <__aeabi_dmul>
 801417a:	a35f      	add	r3, pc, #380	; (adr r3, 80142f8 <__ieee754_log+0x328>)
 801417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014180:	f7ec f8ac 	bl	80002dc <__adddf3>
 8014184:	4642      	mov	r2, r8
 8014186:	464b      	mov	r3, r9
 8014188:	f7ec fa5e 	bl	8000648 <__aeabi_dmul>
 801418c:	a35c      	add	r3, pc, #368	; (adr r3, 8014300 <__ieee754_log+0x330>)
 801418e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014192:	f7ec f8a3 	bl	80002dc <__adddf3>
 8014196:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801419a:	f7ec fa55 	bl	8000648 <__aeabi_dmul>
 801419e:	a35a      	add	r3, pc, #360	; (adr r3, 8014308 <__ieee754_log+0x338>)
 80141a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80141a8:	4640      	mov	r0, r8
 80141aa:	4649      	mov	r1, r9
 80141ac:	f7ec fa4c 	bl	8000648 <__aeabi_dmul>
 80141b0:	a357      	add	r3, pc, #348	; (adr r3, 8014310 <__ieee754_log+0x340>)
 80141b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141b6:	f7ec f891 	bl	80002dc <__adddf3>
 80141ba:	4642      	mov	r2, r8
 80141bc:	464b      	mov	r3, r9
 80141be:	f7ec fa43 	bl	8000648 <__aeabi_dmul>
 80141c2:	a355      	add	r3, pc, #340	; (adr r3, 8014318 <__ieee754_log+0x348>)
 80141c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141c8:	f7ec f888 	bl	80002dc <__adddf3>
 80141cc:	4642      	mov	r2, r8
 80141ce:	464b      	mov	r3, r9
 80141d0:	f7ec fa3a 	bl	8000648 <__aeabi_dmul>
 80141d4:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80141d8:	4602      	mov	r2, r0
 80141da:	460b      	mov	r3, r1
 80141dc:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80141e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80141e4:	f7ec f87a 	bl	80002dc <__adddf3>
 80141e8:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80141ec:	3551      	adds	r5, #81	; 0x51
 80141ee:	4335      	orrs	r5, r6
 80141f0:	2d00      	cmp	r5, #0
 80141f2:	4680      	mov	r8, r0
 80141f4:	4689      	mov	r9, r1
 80141f6:	dd48      	ble.n	801428a <__ieee754_log+0x2ba>
 80141f8:	2200      	movs	r2, #0
 80141fa:	4b4d      	ldr	r3, [pc, #308]	; (8014330 <__ieee754_log+0x360>)
 80141fc:	4650      	mov	r0, sl
 80141fe:	4659      	mov	r1, fp
 8014200:	f7ec fa22 	bl	8000648 <__aeabi_dmul>
 8014204:	4652      	mov	r2, sl
 8014206:	465b      	mov	r3, fp
 8014208:	f7ec fa1e 	bl	8000648 <__aeabi_dmul>
 801420c:	4602      	mov	r2, r0
 801420e:	460b      	mov	r3, r1
 8014210:	4606      	mov	r6, r0
 8014212:	460f      	mov	r7, r1
 8014214:	4640      	mov	r0, r8
 8014216:	4649      	mov	r1, r9
 8014218:	f7ec f860 	bl	80002dc <__adddf3>
 801421c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014220:	f7ec fa12 	bl	8000648 <__aeabi_dmul>
 8014224:	4680      	mov	r8, r0
 8014226:	4689      	mov	r9, r1
 8014228:	b964      	cbnz	r4, 8014244 <__ieee754_log+0x274>
 801422a:	4602      	mov	r2, r0
 801422c:	460b      	mov	r3, r1
 801422e:	4630      	mov	r0, r6
 8014230:	4639      	mov	r1, r7
 8014232:	f7ec f851 	bl	80002d8 <__aeabi_dsub>
 8014236:	4602      	mov	r2, r0
 8014238:	460b      	mov	r3, r1
 801423a:	4650      	mov	r0, sl
 801423c:	4659      	mov	r1, fp
 801423e:	f7ec f84b 	bl	80002d8 <__aeabi_dsub>
 8014242:	e6da      	b.n	8013ffa <__ieee754_log+0x2a>
 8014244:	a322      	add	r3, pc, #136	; (adr r3, 80142d0 <__ieee754_log+0x300>)
 8014246:	e9d3 2300 	ldrd	r2, r3, [r3]
 801424a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801424e:	f7ec f9fb 	bl	8000648 <__aeabi_dmul>
 8014252:	a321      	add	r3, pc, #132	; (adr r3, 80142d8 <__ieee754_log+0x308>)
 8014254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014258:	4604      	mov	r4, r0
 801425a:	460d      	mov	r5, r1
 801425c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014260:	f7ec f9f2 	bl	8000648 <__aeabi_dmul>
 8014264:	4642      	mov	r2, r8
 8014266:	464b      	mov	r3, r9
 8014268:	f7ec f838 	bl	80002dc <__adddf3>
 801426c:	4602      	mov	r2, r0
 801426e:	460b      	mov	r3, r1
 8014270:	4630      	mov	r0, r6
 8014272:	4639      	mov	r1, r7
 8014274:	f7ec f830 	bl	80002d8 <__aeabi_dsub>
 8014278:	4652      	mov	r2, sl
 801427a:	465b      	mov	r3, fp
 801427c:	f7ec f82c 	bl	80002d8 <__aeabi_dsub>
 8014280:	4602      	mov	r2, r0
 8014282:	460b      	mov	r3, r1
 8014284:	4620      	mov	r0, r4
 8014286:	4629      	mov	r1, r5
 8014288:	e7d9      	b.n	801423e <__ieee754_log+0x26e>
 801428a:	4602      	mov	r2, r0
 801428c:	460b      	mov	r3, r1
 801428e:	4650      	mov	r0, sl
 8014290:	4659      	mov	r1, fp
 8014292:	f7ec f821 	bl	80002d8 <__aeabi_dsub>
 8014296:	e9dd 2300 	ldrd	r2, r3, [sp]
 801429a:	f7ec f9d5 	bl	8000648 <__aeabi_dmul>
 801429e:	4606      	mov	r6, r0
 80142a0:	460f      	mov	r7, r1
 80142a2:	2c00      	cmp	r4, #0
 80142a4:	f43f af25 	beq.w	80140f2 <__ieee754_log+0x122>
 80142a8:	a309      	add	r3, pc, #36	; (adr r3, 80142d0 <__ieee754_log+0x300>)
 80142aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80142b2:	f7ec f9c9 	bl	8000648 <__aeabi_dmul>
 80142b6:	a308      	add	r3, pc, #32	; (adr r3, 80142d8 <__ieee754_log+0x308>)
 80142b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142bc:	4604      	mov	r4, r0
 80142be:	460d      	mov	r5, r1
 80142c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80142c4:	e729      	b.n	801411a <__ieee754_log+0x14a>
 80142c6:	2000      	movs	r0, #0
 80142c8:	2100      	movs	r1, #0
 80142ca:	e696      	b.n	8013ffa <__ieee754_log+0x2a>
 80142cc:	f3af 8000 	nop.w
 80142d0:	fee00000 	.word	0xfee00000
 80142d4:	3fe62e42 	.word	0x3fe62e42
 80142d8:	35793c76 	.word	0x35793c76
 80142dc:	3dea39ef 	.word	0x3dea39ef
 80142e0:	55555555 	.word	0x55555555
 80142e4:	3fd55555 	.word	0x3fd55555
 80142e8:	df3e5244 	.word	0xdf3e5244
 80142ec:	3fc2f112 	.word	0x3fc2f112
 80142f0:	96cb03de 	.word	0x96cb03de
 80142f4:	3fc74664 	.word	0x3fc74664
 80142f8:	94229359 	.word	0x94229359
 80142fc:	3fd24924 	.word	0x3fd24924
 8014300:	55555593 	.word	0x55555593
 8014304:	3fe55555 	.word	0x3fe55555
 8014308:	d078c69f 	.word	0xd078c69f
 801430c:	3fc39a09 	.word	0x3fc39a09
 8014310:	1d8e78af 	.word	0x1d8e78af
 8014314:	3fcc71c5 	.word	0x3fcc71c5
 8014318:	9997fa04 	.word	0x9997fa04
 801431c:	3fd99999 	.word	0x3fd99999
 8014320:	c3500000 	.word	0xc3500000
 8014324:	43500000 	.word	0x43500000
 8014328:	7fefffff 	.word	0x7fefffff
 801432c:	3ff00000 	.word	0x3ff00000
 8014330:	3fe00000 	.word	0x3fe00000

08014334 <copysign>:
 8014334:	ec51 0b10 	vmov	r0, r1, d0
 8014338:	ee11 0a90 	vmov	r0, s3
 801433c:	ee10 2a10 	vmov	r2, s0
 8014340:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014344:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8014348:	ea41 0300 	orr.w	r3, r1, r0
 801434c:	ec43 2b10 	vmov	d0, r2, r3
 8014350:	4770      	bx	lr
	...

08014354 <_init>:
 8014354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014356:	bf00      	nop
 8014358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801435a:	bc08      	pop	{r3}
 801435c:	469e      	mov	lr, r3
 801435e:	4770      	bx	lr

08014360 <_fini>:
 8014360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014362:	bf00      	nop
 8014364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014366:	bc08      	pop	{r3}
 8014368:	469e      	mov	lr, r3
 801436a:	4770      	bx	lr
