Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov  9 17:16:01 2024
| Host         : aksel-Aspire-A315-56 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file u96v2_sbc_mp4d_wrapper_control_sets_placed.rpt
| Design       : u96v2_sbc_mp4d_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1045 |
|    Minimum number of control sets                        |  1045 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1375 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1045 |
| >= 0 to < 4        |   346 |
| >= 4 to < 6        |   171 |
| >= 6 to < 8        |    68 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |    30 |
| >= 16              |   274 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             910 |          317 |
| No           | No                    | Yes                    |             123 |           38 |
| No           | Yes                   | No                     |            1465 |          531 |
| Yes          | No                    | No                     |            6964 |          940 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6479 |         1211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                         | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_data_V_U/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                                                     | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/AXI_CPU_s_axi_U/int_ier9_out                                                                                                                                                                                                            | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en         | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/gen_wsplitter.accum_bresp                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_0[0]                                                                                                                             |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1026]_0                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg[0]                                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1026]_1                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_1[0]                                                                                                                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state_reg[m_valid_i]_0                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_2[0]                                                                                                                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                   | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/fifoaddr                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/fifoaddr                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                     | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[0]_1[0]                                                                                                                                                         | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                       |                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                              |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                        |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                            |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                        | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                    |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/E[0]                                                                                                                                                                        | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[2]_i_1_n_0                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_2[0]                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_1[0]                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                   | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_0[0]                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1][0]                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                     | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                          |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i   |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                        |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                       |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                       |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_pipelined.state                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_pipelined.state                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_pipelined.state                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                            |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                            |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_1[0]                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                                   |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[2]_i_1_n_0                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                            |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/b_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter/areset_r_reg                                                                                      |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/state                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter/areset_r_reg                                                                                      |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                      |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                                                                                          |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[2]_i_1_n_0                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/state                                                                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i     |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__20_n_0                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__16_n_0                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__13_n_0                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                                                                      |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/AXI_CPU_s_axi_U/waddr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__15_n_0                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/i___0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__18_n_0                                                                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_inStream_V_keep_V_U/B_V_data_1_load_A                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_inStream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                                   |                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_1[0]                                                                                       |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                    |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_0[0]                                                                                       |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg[0]                                                                                         |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_keep_V_U/B_V_data_1_load_A                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_data_V_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                                   |                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                                                                 |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                                   |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/Q[1]                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                                 |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                    |                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |              5 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |              5 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                5 |              5 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                            |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                            |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/E[0]                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/AXI_CPU_s_axi_U/ar_hs                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                       |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              6 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                        |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              6 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.sr_axi_awlen_d[5]_i_1_n_0                                                                                                           |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_data_V_U/CEAD                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_data_V_U/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              6 |         1.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                 |                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                6 |              7 |         1.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                         |                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                          |                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |              7 |         1.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |         1.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              7 |         1.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                           |                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |              7 |         1.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              7 |         1.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                       |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |              8 |         1.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              8 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |              8 |         1.14 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |              8 |         1.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                          |                1 |              8 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |              8 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                            |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                   |                1 |              9 |         9.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                6 |              9 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                                   |                6 |              9 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                            |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                                 |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                                   |                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                                  |                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                                  |                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |              9 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                            |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                             |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |             10 |        10.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |               10 |             10 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_0                                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                5 |             10 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_outStream_V_data_V_U/ack_out                                                                                                                                                                                              | u96v2_sbc_mp4d_i/example_0/U0/AXI_CPU_s_axi_U/SR[0]                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |             10 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                     |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             10 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                6 |             11 |         1.83 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                4 |             11 |         2.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             11 |         3.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                3 |             11 |         3.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                4 |             11 |         2.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |                4 |             11 |         2.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                         |                6 |             11 |         1.83 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |             11 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                        |                                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             12 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                6 |             12 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             12 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                8 |             13 |         1.62 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             13 |         2.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             13 |         2.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                7 |             13 |         1.86 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                8 |             13 |         1.62 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             13 |         2.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             13 |         2.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                         |                3 |             14 |         4.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             14 |         4.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                6 |             14 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             14 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                3 |             14 |         4.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             14 |         2.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             14 |         2.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                5 |             14 |         2.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             14 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                          |                                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             14 |         2.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             14 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             15 |         3.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                9 |             15 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             15 |         3.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             15 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             15 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             15 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             15 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             15 |         3.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             15 |         3.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               11 |             15 |         1.36 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                3 |             15 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                7 |             15 |         2.14 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             16 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             16 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             16 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                                             | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                5 |             16 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                2 |             16 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                5 |             16 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0                                                                                             | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                5 |             16 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                        | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                7 |             16 |         2.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             16 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             16 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             17 |         5.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             17 |         5.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             17 |         8.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             17 |         8.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                                    |                                                                                                                                                                                                                                                   |                9 |             18 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                         |                3 |             18 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                                    |                                                                                                                                                                                                                                                   |               10 |             18 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             18 |         3.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |             18 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             18 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             18 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                                    |                                                                                                                                                                                                                                                   |               10 |             18 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_target                                                                                                             |                                                                                                                                                                                                                                                   |               10 |             18 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                                                                                           |                                                                                                                                                                                                                                                   |                9 |             18 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                                    |                                                                                                                                                                                                                                                   |                9 |             18 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             18 |         2.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             18 |         3.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                              |               13 |             18 |         1.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                                                                                           |                                                                                                                                                                                                                                                   |               11 |             18 |         1.64 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                                                                                           |                                                                                                                                                                                                                                                   |                9 |             18 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             19 |         3.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                6 |             19 |         3.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |             19 |         2.11 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             20 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                   |                                                                                                                                                                                                                                                   |               11 |             20 |         1.82 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             20 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                 |                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                 |                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             21 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             22 |         4.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             22 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                6 |             22 |         3.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             22 |         3.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                   |                3 |             23 |         7.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                   |               10 |             23 |         2.30 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                   |                9 |             23 |         2.56 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                   |               11 |             23 |         2.09 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               13 |             23 |         1.77 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                   |                8 |             23 |         2.88 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                6 |             24 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_inStream_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |               14 |             24 |         1.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/example_0/U0/regslice_both_inStream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                7 |             24 |         3.43 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                             |                5 |             25 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             25 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             25 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                4 |             26 |         6.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                9 |             26 |         2.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             26 |        13.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                6 |             26 |         4.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             27 |         6.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                              |                9 |             28 |         3.11 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                7 |             28 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                9 |             28 |         3.11 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             29 |         7.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             29 |         9.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                   |                2 |             29 |        14.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             29 |         9.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                   |                2 |             29 |        14.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                         |                9 |             29 |         3.22 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                9 |             29 |         3.22 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             30 |        10.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                      |                6 |             31 |         5.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                4 |             31 |         7.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                                                                                    |                                                                                                                                                                                                                                                   |               14 |             31 |         2.21 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                       |                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0[0]                                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |               14 |             32 |         2.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |               13 |             32 |         2.46 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |               12 |             32 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[19]_0[0]                                                                                                                                              | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |               12 |             32 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                              | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |               11 |             32 |         2.91 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                              |                6 |             32 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                       |                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                             |                4 |             33 |         8.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |               10 |             35 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |               10 |             35 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |               10 |             35 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                   |                8 |             36 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                          |               16 |             37 |         2.31 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                9 |             37 |         4.11 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                8 |             37 |         4.62 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                   |               16 |             38 |         2.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                         |                8 |             39 |         4.88 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[64]_1                                                                                                                                   |                                                                                                                                                                                                                                                   |               16 |             40 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                7 |             41 |         5.86 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             41 |        13.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                8 |             41 |         5.12 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             42 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             42 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |             42 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                8 |             42 |         5.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                                                   |               16 |             43 |         2.69 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                   |               17 |             43 |         2.53 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             43 |        10.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                9 |             49 |         5.44 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             52 |        10.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                  |                9 |             52 |         5.78 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             52 |         6.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             54 |        13.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             56 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                8 |             56 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             57 |        11.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |             58 |        11.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |               25 |             58 |         2.32 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                6 |             59 |         9.83 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                   |               14 |             60 |         4.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                6 |             60 |        10.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                              |                                                                                                                                                                                                                                                   |               16 |             60 |         3.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                4 |             64 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                4 |             64 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                4 |             64 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                                 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               20 |             64 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                   |               21 |             67 |         3.19 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg16_out                                                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                 |               10 |             67 |         6.70 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                6 |             67 |        11.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                                                   |               17 |             67 |         3.94 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                     |               14 |             68 |         4.86 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                                                                              |                                                                                                                                                                                                                                                   |               23 |             69 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                   |               20 |             69 |         3.45 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               16 |             71 |         4.44 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               14 |             71 |         5.07 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               21 |             71 |         3.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                   |               23 |             71 |         3.09 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                7 |             71 |        10.14 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               14 |             71 |         5.07 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               12 |             71 |         5.92 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               13 |             72 |         5.54 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                   |                5 |             72 |        14.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               15 |             72 |         4.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                   |               10 |             72 |         7.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |               10 |             72 |         7.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |               11 |             72 |         6.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |               11 |             72 |         6.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               12 |             72 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               12 |             72 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                       |                8 |             73 |         9.12 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               10 |             73 |         7.30 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             73 |         6.64 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               11 |             73 |         6.64 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                6 |             73 |        12.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                       |                6 |             74 |        12.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                   |               19 |             74 |         3.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___0_n_0                                                                                                                        |                                                                                                                                                                                                                                                   |               26 |             74 |         2.85 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                                                                                         |                                                                                                                                                                                                                                                   |               34 |             74 |         2.18 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__0_n_0                                                                                                                    |                7 |             75 |        10.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |                5 |             80 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___0_n_0                                                                                                                        |                                                                                                                                                                                                                                                   |               24 |             81 |         3.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                                                                                        |                                                                                                                                                                                                                                                   |               35 |             81 |         2.31 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                   |               22 |             81 |         3.68 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                7 |             83 |        11.86 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               20 |             85 |         4.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               22 |             85 |         3.86 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               19 |             85 |         4.47 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               21 |             85 |         4.05 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             87 |        10.88 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[98]_i_1__0_n_0                                                                                      | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                         |               19 |             91 |         4.79 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[98]_i_1_n_0                                                                                         | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                         |               18 |             91 |         5.06 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |               19 |             92 |         4.84 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | u96v2_sbc_mp4d_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |               15 |             92 |         6.13 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                7 |             96 |        13.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               12 |            103 |         8.58 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               10 |            114 |        11.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               11 |            121 |        11.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                         |               38 |            123 |         3.24 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |               25 |            131 |         5.24 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |               25 |            131 |         5.24 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                   |               23 |            132 |         5.74 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                   |               23 |            132 |         5.74 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[3].rlast_i_reg[3][0]                                                                                                    |                                                                                                                                                                                                                                                   |               24 |            132 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].rlast_i_reg[2][0]                                                                                                    |                                                                                                                                                                                                                                                   |               26 |            132 |         5.08 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].rlast_i_reg[1][0]                                                                                                    |                                                                                                                                                                                                                                                   |               23 |            132 |         5.74 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                   |               23 |            132 |         5.74 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                   |               26 |            132 |         5.08 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                                  |                                                                                                                                                                                                                                                   |               82 |            132 |         1.61 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                                  |                                                                                                                                                                                                                                                   |               82 |            132 |         1.61 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                   |               24 |            132 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                                  |                                                                                                                                                                                                                                                   |               84 |            132 |         1.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                             |                                                                                                                                                                                                                                                   |               81 |            132 |         1.63 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/r_payld_reg                                                                                                                |                                                                                                                                                                                                                                                   |               98 |            133 |         1.36 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                          |                                                                                                                                                                                                                                                   |               39 |            135 |         3.46 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[2]_0                                                                                                  |               21 |            137 |         6.52 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                  |               21 |            137 |         6.52 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                   |               20 |            142 |         7.10 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |               36 |            145 |         4.03 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |               25 |            145 |         5.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                   |               28 |            145 |         5.18 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |               44 |            145 |         3.30 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_2[0]                                                                                                            |                                                                                                                                                                                                                                                   |               21 |            147 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |               46 |            147 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |               46 |            147 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                             |                                                                                                                                                                                                                                                   |               21 |            147 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                 |               20 |            151 |         7.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               12 |            192 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               12 |            192 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               12 |            192 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               12 |            192 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                   |               12 |            192 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |              318 |            912 |         2.87 |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


