#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x248de00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x248da80 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x24b3f40 .functor NOT 1, L_0x24dde70, C4<0>, C4<0>, C4<0>;
L_0x24ddc50 .functor XOR 2, L_0x24ddb10, L_0x24ddbb0, C4<00>, C4<00>;
L_0x24ddd60 .functor XOR 2, L_0x24ddc50, L_0x24ddcc0, C4<00>, C4<00>;
v0x24db0e0_0 .net "Y2_dut", 0 0, L_0x24dca20;  1 drivers
v0x24db1a0_0 .net "Y2_ref", 0 0, L_0x24a7420;  1 drivers
v0x24db240_0 .net "Y4_dut", 0 0, L_0x24dd8a0;  1 drivers
v0x24db310_0 .net "Y4_ref", 0 0, L_0x24dc7c0;  1 drivers
v0x24db3e0_0 .net *"_ivl_10", 1 0, L_0x24ddcc0;  1 drivers
v0x24db4d0_0 .net *"_ivl_12", 1 0, L_0x24ddd60;  1 drivers
v0x24db570_0 .net *"_ivl_2", 1 0, L_0x24dda70;  1 drivers
v0x24db630_0 .net *"_ivl_4", 1 0, L_0x24ddb10;  1 drivers
v0x24db710_0 .net *"_ivl_6", 1 0, L_0x24ddbb0;  1 drivers
v0x24db7f0_0 .net *"_ivl_8", 1 0, L_0x24ddc50;  1 drivers
v0x24db8d0_0 .var "clk", 0 0;
v0x24db970_0 .var/2u "stats1", 223 0;
v0x24dba30_0 .var/2u "strobe", 0 0;
v0x24dbaf0_0 .net "tb_match", 0 0, L_0x24dde70;  1 drivers
v0x24dbbc0_0 .net "tb_mismatch", 0 0, L_0x24b3f40;  1 drivers
v0x24dbc60_0 .net "w", 0 0, v0x24d93b0_0;  1 drivers
v0x24dbd00_0 .net "y", 6 1, v0x24d9450_0;  1 drivers
L_0x24dda70 .concat [ 1 1 0 0], L_0x24dc7c0, L_0x24a7420;
L_0x24ddb10 .concat [ 1 1 0 0], L_0x24dc7c0, L_0x24a7420;
L_0x24ddbb0 .concat [ 1 1 0 0], L_0x24dd8a0, L_0x24dca20;
L_0x24ddcc0 .concat [ 1 1 0 0], L_0x24dc7c0, L_0x24a7420;
L_0x24dde70 .cmp/eeq 2, L_0x24dda70, L_0x24ddd60;
S_0x24a6750 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x248da80;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x2492170 .functor NOT 1, v0x24d93b0_0, C4<0>, C4<0>, C4<0>;
L_0x24a7420 .functor AND 1, L_0x24dbf20, L_0x2492170, C4<1>, C4<1>;
L_0x24b3fb0 .functor OR 1, L_0x24dc110, L_0x24dc1b0, C4<0>, C4<0>;
L_0x24dc3c0 .functor OR 1, L_0x24b3fb0, L_0x24dc2f0, C4<0>, C4<0>;
L_0x24dc6b0 .functor OR 1, L_0x24dc3c0, L_0x24dc500, C4<0>, C4<0>;
L_0x24dc7c0 .functor AND 1, L_0x24dc6b0, v0x24d93b0_0, C4<1>, C4<1>;
v0x24b40b0_0 .net "Y2", 0 0, L_0x24a7420;  alias, 1 drivers
v0x24b4150_0 .net "Y4", 0 0, L_0x24dc7c0;  alias, 1 drivers
v0x2492280_0 .net *"_ivl_1", 0 0, L_0x24dbf20;  1 drivers
v0x2492350_0 .net *"_ivl_10", 0 0, L_0x24b3fb0;  1 drivers
v0x24d83c0_0 .net *"_ivl_13", 0 0, L_0x24dc2f0;  1 drivers
v0x24d84f0_0 .net *"_ivl_14", 0 0, L_0x24dc3c0;  1 drivers
v0x24d85d0_0 .net *"_ivl_17", 0 0, L_0x24dc500;  1 drivers
v0x24d86b0_0 .net *"_ivl_18", 0 0, L_0x24dc6b0;  1 drivers
v0x24d8790_0 .net *"_ivl_2", 0 0, L_0x2492170;  1 drivers
v0x24d8900_0 .net *"_ivl_7", 0 0, L_0x24dc110;  1 drivers
v0x24d89e0_0 .net *"_ivl_9", 0 0, L_0x24dc1b0;  1 drivers
v0x24d8ac0_0 .net "w", 0 0, v0x24d93b0_0;  alias, 1 drivers
v0x24d8b80_0 .net "y", 6 1, v0x24d9450_0;  alias, 1 drivers
L_0x24dbf20 .part v0x24d9450_0, 0, 1;
L_0x24dc110 .part v0x24d9450_0, 1, 1;
L_0x24dc1b0 .part v0x24d9450_0, 2, 1;
L_0x24dc2f0 .part v0x24d9450_0, 4, 1;
L_0x24dc500 .part v0x24d9450_0, 5, 1;
S_0x24d8ce0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x248da80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x24d8f40_0 .net "clk", 0 0, v0x24db8d0_0;  1 drivers
v0x24d9020_0 .var/2s "errored1", 31 0;
v0x24d9100_0 .var/2s "onehot_error", 31 0;
v0x24d91c0_0 .net "tb_match", 0 0, L_0x24dde70;  alias, 1 drivers
v0x24d9280_0 .var/2s "temp", 31 0;
v0x24d93b0_0 .var "w", 0 0;
v0x24d9450_0 .var "y", 6 1;
E_0x24a0a40/0 .event negedge, v0x24d8f40_0;
E_0x24a0a40/1 .event posedge, v0x24d8f40_0;
E_0x24a0a40 .event/or E_0x24a0a40/0, E_0x24a0a40/1;
S_0x24d9550 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x248da80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
P_0x24d9730 .param/l "A" 0 4 9, C4<000001>;
P_0x24d9770 .param/l "B" 0 4 10, C4<000010>;
P_0x24d97b0 .param/l "C" 0 4 11, C4<000100>;
P_0x24d97f0 .param/l "D" 0 4 12, C4<001000>;
P_0x24d9830 .param/l "E" 0 4 13, C4<010000>;
P_0x24d9870 .param/l "F" 0 4 14, C4<100000>;
L_0x24dc9b0 .functor NOT 1, v0x24d93b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dca20 .functor AND 1, L_0x24dc910, L_0x24dc9b0, C4<1>, C4<1>;
L_0x24dcc20 .functor AND 1, L_0x24dcb80, v0x24d93b0_0, C4<1>, C4<1>;
L_0x24dcd80 .functor AND 1, L_0x24dcce0, v0x24d93b0_0, C4<1>, C4<1>;
L_0x24dcf80 .functor OR 1, L_0x24dcc20, L_0x24dcd80, C4<0>, C4<0>;
L_0x24dd160 .functor NOT 1, v0x24d93b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dd210 .functor AND 1, L_0x24dd090, L_0x24dd160, C4<1>, C4<1>;
L_0x24dd320 .functor OR 1, L_0x24dcf80, L_0x24dd210, C4<0>, C4<0>;
L_0x24dd520 .functor AND 1, L_0x24dd480, v0x24d93b0_0, C4<1>, C4<1>;
L_0x24dd5e0 .functor OR 1, L_0x24dd320, L_0x24dd520, C4<0>, C4<0>;
L_0x24dd830 .functor AND 1, L_0x24dd750, v0x24d93b0_0, C4<1>, C4<1>;
L_0x24dd8a0 .functor OR 1, L_0x24dd5e0, L_0x24dd830, C4<0>, C4<0>;
v0x24d9c20_0 .net "Y2", 0 0, L_0x24dca20;  alias, 1 drivers
v0x24d9ce0_0 .net "Y4", 0 0, L_0x24dd8a0;  alias, 1 drivers
v0x24d9da0_0 .net *"_ivl_1", 0 0, L_0x24dc910;  1 drivers
v0x24d9e90_0 .net *"_ivl_11", 0 0, L_0x24dcce0;  1 drivers
v0x24d9f70_0 .net *"_ivl_12", 0 0, L_0x24dcd80;  1 drivers
v0x24da0a0_0 .net *"_ivl_14", 0 0, L_0x24dcf80;  1 drivers
v0x24da180_0 .net *"_ivl_17", 0 0, L_0x24dd090;  1 drivers
v0x24da260_0 .net *"_ivl_18", 0 0, L_0x24dd160;  1 drivers
v0x24da340_0 .net *"_ivl_2", 0 0, L_0x24dc9b0;  1 drivers
v0x24da4b0_0 .net *"_ivl_20", 0 0, L_0x24dd210;  1 drivers
v0x24da590_0 .net *"_ivl_22", 0 0, L_0x24dd320;  1 drivers
v0x24da670_0 .net *"_ivl_25", 0 0, L_0x24dd480;  1 drivers
v0x24da750_0 .net *"_ivl_26", 0 0, L_0x24dd520;  1 drivers
v0x24da830_0 .net *"_ivl_28", 0 0, L_0x24dd5e0;  1 drivers
v0x24da910_0 .net *"_ivl_31", 0 0, L_0x24dd750;  1 drivers
v0x24da9f0_0 .net *"_ivl_32", 0 0, L_0x24dd830;  1 drivers
v0x24daad0_0 .net *"_ivl_7", 0 0, L_0x24dcb80;  1 drivers
v0x24dabb0_0 .net *"_ivl_8", 0 0, L_0x24dcc20;  1 drivers
v0x24dac90_0 .net "w", 0 0, v0x24d93b0_0;  alias, 1 drivers
v0x24dad30_0 .net "y", 6 1, v0x24d9450_0;  alias, 1 drivers
L_0x24dc910 .part v0x24d9450_0, 0, 1;
L_0x24dcb80 .part v0x24d9450_0, 1, 1;
L_0x24dcce0 .part v0x24d9450_0, 2, 1;
L_0x24dd090 .part v0x24d9450_0, 3, 1;
L_0x24dd480 .part v0x24d9450_0, 4, 1;
L_0x24dd750 .part v0x24d9450_0, 5, 1;
S_0x24daec0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x248da80;
 .timescale -12 -12;
E_0x24a0590 .event anyedge, v0x24dba30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24dba30_0;
    %nor/r;
    %assign/vec4 v0x24dba30_0, 0;
    %wait E_0x24a0590;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24d8ce0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24d9020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24d9100_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x24d8ce0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24a0a40;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x24d9450_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24d93b0_0, 0;
    %load/vec4 v0x24d91c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24d9100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24d9100_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24d9020_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24a0a40;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x24d9280_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x24d9280_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x24d9280_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x24d9280_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x24d9280_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x24d9280_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x24d9450_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24d93b0_0, 0;
    %load/vec4 v0x24d91c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24d9020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24d9020_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x24d9100_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x24d9020_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x24d9100_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x24d9020_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x248da80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24db8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24dba30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x248da80;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x24db8d0_0;
    %inv;
    %store/vec4 v0x24db8d0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x248da80;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24d8f40_0, v0x24dbbc0_0, v0x24dbd00_0, v0x24dbc60_0, v0x24db1a0_0, v0x24db0e0_0, v0x24db310_0, v0x24db240_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x248da80;
T_6 ;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24db970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x248da80;
T_7 ;
    %wait E_0x24a0a40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24db970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24db970_0, 4, 32;
    %load/vec4 v0x24dbaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24db970_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24db970_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24db970_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x24db1a0_0;
    %load/vec4 v0x24db1a0_0;
    %load/vec4 v0x24db0e0_0;
    %xor;
    %load/vec4 v0x24db1a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24db970_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24db970_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x24db310_0;
    %load/vec4 v0x24db310_0;
    %load/vec4 v0x24db240_0;
    %xor;
    %load/vec4 v0x24db310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24db970_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x24db970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24db970_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q6c/iter0/response2/top_module.sv";
