# RISC-V-CPU-SIM
The scheme corresponding to this implementation:  

![image](https://user-images.githubusercontent.com/47797379/147266577-4ae4b196-8a9b-450a-b2be-44f31d789dd6.png)
