$date
	Mon Apr 20 18:41:50 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module compare_tb $end
$scope module c01 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var reg 4 # out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 #
b1 "
b11 !
$end
#50
b1 #
b111 "
b0 !
#100
b0 #
b1 "
b1 !
#150
