#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Sep 25 12:42:39 2020
# Process ID: 5992
# Current directory: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18492 C:\Users\Sankar\Desktop\final proj\recovertest2\recoverpipeline\recoverpipeline.xpr
# Log file: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/vivado.log
# Journal file: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.715 ; gain = 335.492
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coverrecover_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coverrecover_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/coverrecover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sources_1/new/negandpos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negandpos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recovunit_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recovunit_ne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sim_1/new/coverrecover_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 888fb441803e48dbbce243947c7eaf1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coverrecover_tb_behav xil_defaultlib.coverrecover_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port min2neg [C:/Users/Sankar/Desktop/final proj/recovertest2/coverrecover.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.negandpos_default
Compiling module xil_defaultlib.recovunit_ne_default
Compiling module xil_defaultlib.coverrecover_default
Compiling module xil_defaultlib.coverrecover_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coverrecover_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coverrecover_tb_behav -key {Behavioral:sim_1:Functional:coverrecover_tb} -tclbatch {coverrecover_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source coverrecover_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.715 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coverrecover_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1060.715 ; gain = 0.000
add_bp {C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sources_1/new/negandpos.v} 48
remove_bps -file {C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sources_1/new/negandpos.v} -line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coverrecover_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coverrecover_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/coverrecover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sources_1/new/negandpos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negandpos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recovunit_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recovunit_ne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sim_1/new/coverrecover_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 888fb441803e48dbbce243947c7eaf1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coverrecover_tb_behav xil_defaultlib.coverrecover_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port min2neg [C:/Users/Sankar/Desktop/final proj/recovertest2/coverrecover.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.negandpos_default
Compiling module xil_defaultlib.recovunit_ne_default
Compiling module xil_defaultlib.coverrecover_default
Compiling module xil_defaultlib.coverrecover_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coverrecover_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coverrecover_tb_behav -key {Behavioral:sim_1:Functional:coverrecover_tb} -tclbatch {coverrecover_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source coverrecover_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coverrecover_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1060.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coverrecover_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coverrecover_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/coverrecover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sources_1/new/negandpos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negandpos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recovunit_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recovunit_ne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.srcs/sim_1/new/coverrecover_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 888fb441803e48dbbce243947c7eaf1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coverrecover_tb_behav xil_defaultlib.coverrecover_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.negandpos_default
Compiling module xil_defaultlib.recovunit_ne_default
Compiling module xil_defaultlib.coverrecover_default
Compiling module xil_defaultlib.coverrecover_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coverrecover_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coverrecover_tb_behav -key {Behavioral:sim_1:Functional:coverrecover_tb} -tclbatch {coverrecover_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source coverrecover_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coverrecover_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Sep 25 12:55:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/Sankar/Desktop/final proj/recovertest2/recoverpipeline/recoverpipeline.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku5p-ffvd900-1-i
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xcku5p-ffvd900-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sankar/Desktop/final proj/design_constr.xdc]
Finished Parsing XDC File [C:/Users/Sankar/Desktop/final proj/design_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 57 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2096.398 ; gain = 1035.684
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:24 ; elapsed = 00:01:18 . Memory (MB): peak = 4133.875 ; gain = 2037.477
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 13:07:57 2020...
