// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb.h for the primary calling header

#include "Vtb__pch.h"
#include "Vtb___024root.h"

VlCoroutine Vtb___024root___eval_initial__TOP__Vtiming__0(Vtb___024root* vlSelf);
VlCoroutine Vtb___024root___eval_initial__TOP__Vtiming__1(Vtb___024root* vlSelf);

void Vtb___024root___eval_initial(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial\n"); );
    // Body
    Vtb___024root___eval_initial__TOP__Vtiming__0(vlSelf);
    Vtb___024root___eval_initial__TOP__Vtiming__1(vlSelf);
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__clk__0 
        = vlSelf->tb__DOT__clk;
    vlSelf->__Vtrigprevexpr___TOP__tb__DOT__rst_n__0 
        = vlSelf->tb__DOT__rst_n;
}

VL_INLINE_OPT VlCoroutine Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__3(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__3\n"); );
    // Body
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       44);
    vlSelf->tb__DOT__input_val = 0xdU;
    vlSelf->__Vfork_1__sync.done("/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                 43);
}

VL_INLINE_OPT VlCoroutine Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__2(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__2\n"); );
    // Body
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       40);
    vlSelf->tb__DOT__input_val = 0xcU;
    vlSelf->__Vfork_1__sync.done("/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                 39);
}

VL_INLINE_OPT VlCoroutine Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__1(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__1\n"); );
    // Body
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       36);
    vlSelf->tb__DOT__input_val = 0xbU;
    vlSelf->__Vfork_1__sync.done("/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                 35);
}

VL_INLINE_OPT VlCoroutine Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__0(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial__TOP__Vtiming__0____Vfork_1__0\n"); );
    // Body
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    co_await vlSelf->__VtrigSched_h8aadc0b9__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge tb.clk)", 
                                                       "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                                       32);
    vlSelf->tb__DOT__input_val = 0xaU;
    vlSelf->__Vfork_1__sync.done("/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                 31);
}

VL_INLINE_OPT VlCoroutine Vtb___024root___eval_initial__TOP__Vtiming__1(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial__TOP__Vtiming__1\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VdlySched.delay(0x64ULL, 
                                           nullptr, 
                                           "/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 
                                           17);
        vlSelf->__Vdlyvval__tb__DOT__clk__v0 = (1U 
                                                & (~ (IData)(vlSelf->tb__DOT__clk)));
        vlSelf->__Vdlyvset__tb__DOT__clk__v0 = 1U;
    }
}

void Vtb___024root___eval_act(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_act\n"); );
}

VL_INLINE_OPT void Vtb___024root___nba_sequent__TOP__0(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___nba_sequent__TOP__0\n"); );
    // Init
    CData/*7:0*/ __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v0;
    __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v0 = 0;
    CData/*7:0*/ __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v1;
    __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v1 = 0;
    CData/*7:0*/ __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v2;
    __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v2 = 0;
    CData/*7:0*/ __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v3;
    __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v3 = 0;
    // Body
    vlSelf->tb__DOT__i_flipflop_chain__DOT__unnamedblk1__DOT__i = 4U;
    if (vlSelf->tb__DOT__rst_n) {
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v0 
            = vlSelf->tb__DOT__input_val;
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v1 
            = vlSelf->tb__DOT__i_flipflop_chain__DOT__ff_chain_reg
            [0U];
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v2 
            = vlSelf->tb__DOT__i_flipflop_chain__DOT__ff_chain_reg
            [1U];
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v3 
            = vlSelf->tb__DOT__i_flipflop_chain__DOT__ff_chain_reg
            [2U];
    } else {
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v0 = 0U;
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v1 = 0U;
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v2 = 0U;
        __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v3 = 0U;
    }
    vlSelf->tb__DOT__i_flipflop_chain__DOT__ff_chain_reg[0U] 
        = __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v0;
    vlSelf->tb__DOT__i_flipflop_chain__DOT__ff_chain_reg[1U] 
        = __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v1;
    vlSelf->tb__DOT__i_flipflop_chain__DOT__ff_chain_reg[2U] 
        = __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v2;
    vlSelf->tb__DOT__i_flipflop_chain__DOT__ff_chain_reg[3U] 
        = __Vdlyvval__tb__DOT__i_flipflop_chain__DOT__ff_chain_reg__v3;
}

VL_INLINE_OPT void Vtb___024root___nba_sequent__TOP__1(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___nba_sequent__TOP__1\n"); );
    // Body
    if (vlSelf->__Vdlyvset__tb__DOT__clk__v0) {
        vlSelf->tb__DOT__clk = vlSelf->__Vdlyvval__tb__DOT__clk__v0;
        vlSelf->__Vdlyvset__tb__DOT__clk__v0 = 0U;
    }
}

void Vtb___024root___eval_nba(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_nba\n"); );
    // Body
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb___024root___nba_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[1U] = 1U;
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vtb___024root___nba_sequent__TOP__1(vlSelf);
    }
}

void Vtb___024root___timing_resume(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___timing_resume\n"); );
    // Body
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        vlSelf->__VtrigSched_h8aadc0b9__0.resume("@(posedge tb.clk)");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        vlSelf->__VdlySched.resume();
    }
}

void Vtb___024root___timing_commit(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___timing_commit\n"); );
    // Body
    if ((! (4ULL & vlSelf->__VactTriggered.word(0U)))) {
        vlSelf->__VtrigSched_h8aadc0b9__0.commit("@(posedge tb.clk)");
    }
}

void Vtb___024root___eval_triggers__act(Vtb___024root* vlSelf);

bool Vtb___024root___eval_phase__act(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_phase__act\n"); );
    // Init
    VlTriggerVec<3> __VpreTriggered;
    CData/*0:0*/ __VactExecute;
    // Body
    Vtb___024root___eval_triggers__act(vlSelf);
    Vtb___024root___timing_commit(vlSelf);
    __VactExecute = vlSelf->__VactTriggered.any();
    if (__VactExecute) {
        __VpreTriggered.andNot(vlSelf->__VactTriggered, vlSelf->__VnbaTriggered);
        vlSelf->__VnbaTriggered.thisOr(vlSelf->__VactTriggered);
        Vtb___024root___timing_resume(vlSelf);
        Vtb___024root___eval_act(vlSelf);
    }
    return (__VactExecute);
}

bool Vtb___024root___eval_phase__nba(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_phase__nba\n"); );
    // Init
    CData/*0:0*/ __VnbaExecute;
    // Body
    __VnbaExecute = vlSelf->__VnbaTriggered.any();
    if (__VnbaExecute) {
        Vtb___024root___eval_nba(vlSelf);
        vlSelf->__VnbaTriggered.clear();
    }
    return (__VnbaExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb___024root___dump_triggers__nba(Vtb___024root* vlSelf);
#endif  // VL_DEBUG
#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb___024root___dump_triggers__act(Vtb___024root* vlSelf);
#endif  // VL_DEBUG

void Vtb___024root___eval(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval\n"); );
    // Init
    IData/*31:0*/ __VnbaIterCount;
    CData/*0:0*/ __VnbaContinue;
    // Body
    __VnbaIterCount = 0U;
    __VnbaContinue = 1U;
    while (__VnbaContinue) {
        if (VL_UNLIKELY((0x64U < __VnbaIterCount))) {
#ifdef VL_DEBUG
            Vtb___024root___dump_triggers__nba(vlSelf);
#endif
            VL_FATAL_MT("/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 1, "", "NBA region did not converge.");
        }
        __VnbaIterCount = ((IData)(1U) + __VnbaIterCount);
        __VnbaContinue = 0U;
        vlSelf->__VactIterCount = 0U;
        vlSelf->__VactContinue = 1U;
        while (vlSelf->__VactContinue) {
            if (VL_UNLIKELY((0x64U < vlSelf->__VactIterCount))) {
#ifdef VL_DEBUG
                Vtb___024root___dump_triggers__act(vlSelf);
#endif
                VL_FATAL_MT("/home/ubuntu/systemVerilog/repos/systemVerilog_training/template/src/tb.sv", 1, "", "Active region did not converge.");
            }
            vlSelf->__VactIterCount = ((IData)(1U) 
                                       + vlSelf->__VactIterCount);
            vlSelf->__VactContinue = 0U;
            if (Vtb___024root___eval_phase__act(vlSelf)) {
                vlSelf->__VactContinue = 1U;
            }
        }
        if (Vtb___024root___eval_phase__nba(vlSelf)) {
            __VnbaContinue = 1U;
        }
    }
}

#ifdef VL_DEBUG
void Vtb___024root___eval_debug_assertions(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_debug_assertions\n"); );
}
#endif  // VL_DEBUG
