## Hi there ğŸ‘‹ I'm Rohit J

<!--
**Rohit-Jagadeesha/Rohit-Jagadeesha** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->


ğŸ“ NIE'26 | Electronics & Communication Engineer  
ğŸš€ Former Intern @ ISRO-URSC | VLSI & Embedded Systems Enthusiast  
ğŸ“ Mysuru, Karnataka, India  

[![LinkedIn](https://img.shields.io/badge/-LinkedIn-blue?style=flat-square&logo=linkedin&link=https://linkedin.com/in/rohitj264)](https://linkedin.com/in/rohitj264)
[![GitHub](https://img.shields.io/badge/-GitHub-black?style=flat-square&logo=github&link=https://github.com/RohitJ1204)](https://github.com/Rohit-Jagadeesha)

---

## ğŸ”§ Skills & Tools

- ğŸ’» **Languages:** Verilog, C, C++, Python
- ğŸ› ï¸ **EDA Tools:** Cadence Virtuoso, Synopsys Design Compiler, GTKWave, Vivado
- ğŸ“ **Design Expertise:** RTL Design, Synthesis, ASIC Flow, DRC, LVS
- âš™ï¸ **Hardware:** FPGA Design, Raspberry Pi, Arduino
- ğŸ›°ï¸ **Domain:** Digital Systems, CAN Protocol, RISC-V Architecture

---

## ğŸ‘¨â€ğŸ’» Internship Experience

**ğŸš€ U R Rao Satellite Centre (ISRO)** â€“ *Student Intern (Febâ€“Mar 2025)*  
**Project:** Software Cycle Flag Generation using FPGA  
ğŸ”¹ Designed an FPGA-based synchronous down counter to generate precise software clear pulses (16ms, 32ms, 64ms, 128ms)  
ğŸ”¹ Enhanced timing synchronization for onboard processor systems  

---

## ğŸ“‚ Featured Projects

### ğŸ”§ [CAN Controller â€“ RTL to GDSII](https://github.com/Rohit-Jagadeesha/CAN-Controller-RTL-to-GDSII)
Complete RTL to Netlist implementation of a CAN controller. Includes synthesis reports (area, power, gate count) and testbench verification.

### âš¡ [Kogge-Stone Adder](https://github.com/Rohit-Jagadeesha/Kogge-Stone-adder)
Fast parallel-prefix adder architecture in Verilog. Demonstrates deep understanding of computer arithmetic.

### ğŸ§  [Samsung RISC-V Core](https://github.com/Rohit-Jagadeesha/samsung-riscv)
Implements core RISC-V modules based on Samsungâ€™s specifications. A strong showcase of architectural design and instruction-level understanding.

### ğŸ“˜ [Verilog Codes Collection](https://github.com/Rohit-Jagadeesha/Verilog-Codes)
A personal repository of reusable Verilog HDL modules and testbenches. Ideal for academic use and RTL design training.

---

## ğŸ“ˆ GitHub Stats

![Rohit's GitHub Stats](https://github-readme-stats.vercel.app/api?username=Rohit-Jagadeesha&show_icons=true&theme=radical)
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=Rohit-Jagadeesha&layout=compact&theme=radical)

---

## ğŸ… Certifications

- âœ… Introduction to Semiconductor Devices
- âœ… Professional Skills for the Workplace
- âœ… FPGA Design for Embedded Systems
- âœ… Arduino Programming
- âœ… Raspberry Pi Custom Projects

---

## ğŸ“« Contact

ğŸ“§ Email: jrohit0812@gmail.com  
ğŸŒ GitHub: [RohitJ1204](https://github.com/Rohit-Jagadeesha)  
ğŸ”— LinkedIn: [rohitj264](https://linkedin.com/in/rohitj264)

---

## ğŸŒ± Goals for 2025

- ğŸ“š Deepen expertise in Physical Design and ASIC Backend
- ğŸ” Strengthen knowledge in **Analog Circuit Design**, including biasing, amplifiers, and op-amp-based systems
- ğŸ§  Master **Custom Layout Design** using Cadence Virtuoso with focus on matching, symmetry, and parasitic minimization
- ğŸ§ª Gain hands-on experience with **DRC (Design Rule Check)** and **LVS (Layout vs Schematic)** to ensure layout integrity
- ğŸ—ï¸ Explore **Analog-Mixed Signal (AMS) Verification** methodologies for real-world design reliability
- ğŸ› ï¸ Build end-to-end layout flows for analog blocks like current mirrors, differential pairs, and op-amps

