// Seed: 1666781591
module module_0 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8
);
  wire id_10;
  assign id_6 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output wand id_4,
    output wire id_5
);
  wire id_7 = ~id_1;
  module_0(
      id_1, id_1, id_1, id_0, id_2, id_2, id_5, id_1, id_2
  );
  wire id_8;
  assign id_4 = 1;
endmodule
