;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Fan
Fan__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Fan__0__MASK EQU 0x40
Fan__0__PC EQU CYREG_PRT1_PC6
Fan__0__PORT EQU 1
Fan__0__SHIFT EQU 6
Fan__AG EQU CYREG_PRT1_AG
Fan__AMUX EQU CYREG_PRT1_AMUX
Fan__BIE EQU CYREG_PRT1_BIE
Fan__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Fan__BYP EQU CYREG_PRT1_BYP
Fan__CTL EQU CYREG_PRT1_CTL
Fan__DM0 EQU CYREG_PRT1_DM0
Fan__DM1 EQU CYREG_PRT1_DM1
Fan__DM2 EQU CYREG_PRT1_DM2
Fan__DR EQU CYREG_PRT1_DR
Fan__INP_DIS EQU CYREG_PRT1_INP_DIS
Fan__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Fan__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Fan__LCD_EN EQU CYREG_PRT1_LCD_EN
Fan__MASK EQU 0x40
Fan__PORT EQU 1
Fan__PRT EQU CYREG_PRT1_PRT
Fan__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Fan__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Fan__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Fan__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Fan__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Fan__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Fan__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Fan__PS EQU CYREG_PRT1_PS
Fan__SHIFT EQU 6
Fan__SLW EQU CYREG_PRT1_SLW

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; PRes
PRes__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
PRes__0__MASK EQU 0x40
PRes__0__PC EQU CYREG_PRT3_PC6
PRes__0__PORT EQU 3
PRes__0__SHIFT EQU 6
PRes__AG EQU CYREG_PRT3_AG
PRes__AMUX EQU CYREG_PRT3_AMUX
PRes__BIE EQU CYREG_PRT3_BIE
PRes__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PRes__BYP EQU CYREG_PRT3_BYP
PRes__CTL EQU CYREG_PRT3_CTL
PRes__DM0 EQU CYREG_PRT3_DM0
PRes__DM1 EQU CYREG_PRT3_DM1
PRes__DM2 EQU CYREG_PRT3_DM2
PRes__DR EQU CYREG_PRT3_DR
PRes__INP_DIS EQU CYREG_PRT3_INP_DIS
PRes__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PRes__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PRes__LCD_EN EQU CYREG_PRT3_LCD_EN
PRes__MASK EQU 0x40
PRes__PORT EQU 3
PRes__PRT EQU CYREG_PRT3_PRT
PRes__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PRes__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PRes__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PRes__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PRes__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PRes__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PRes__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PRes__PS EQU CYREG_PRT3_PS
PRes__SHIFT EQU 6
PRes__SLW EQU CYREG_PRT3_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 5
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x08
UART_TXInternalInterrupt__INTC_NUMBER EQU 3
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 5
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SERVO
SERVO__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SERVO__0__MASK EQU 0x20
SERVO__0__PC EQU CYREG_PRT1_PC5
SERVO__0__PORT EQU 1
SERVO__0__SHIFT EQU 5
SERVO__AG EQU CYREG_PRT1_AG
SERVO__AMUX EQU CYREG_PRT1_AMUX
SERVO__BIE EQU CYREG_PRT1_BIE
SERVO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SERVO__BYP EQU CYREG_PRT1_BYP
SERVO__CTL EQU CYREG_PRT1_CTL
SERVO__DM0 EQU CYREG_PRT1_DM0
SERVO__DM1 EQU CYREG_PRT1_DM1
SERVO__DM2 EQU CYREG_PRT1_DM2
SERVO__DR EQU CYREG_PRT1_DR
SERVO__INP_DIS EQU CYREG_PRT1_INP_DIS
SERVO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SERVO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SERVO__LCD_EN EQU CYREG_PRT1_LCD_EN
SERVO__MASK EQU 0x20
SERVO__PORT EQU 1
SERVO__PRT EQU CYREG_PRT1_PRT
SERVO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SERVO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SERVO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SERVO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SERVO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SERVO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SERVO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SERVO__PS EQU CYREG_PRT1_PS
SERVO__SHIFT EQU 5
SERVO__SLW EQU CYREG_PRT1_SLW

; SARADC
SARADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
SARADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
SARADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
SARADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
SARADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
SARADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
SARADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
SARADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
SARADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
SARADC_ADC_SAR__PM_ACT_MSK EQU 0x02
SARADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
SARADC_ADC_SAR__PM_STBY_MSK EQU 0x02
SARADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
SARADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
SARADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
SARADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
SARADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
SARADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
SARADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
SARADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
SARADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SARADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SARADC_IRQ__INTC_MASK EQU 0x02
SARADC_IRQ__INTC_NUMBER EQU 1
SARADC_IRQ__INTC_PRIOR_NUM EQU 7
SARADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SARADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SARADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SARADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
SARADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
SARADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
SARADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
SARADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
SARADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
SARADC_theACLK__INDEX EQU 0x00
SARADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
SARADC_theACLK__PM_ACT_MSK EQU 0x01
SARADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
SARADC_theACLK__PM_STBY_MSK EQU 0x01

; inTemp
inTemp__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
inTemp__0__MASK EQU 0x20
inTemp__0__PC EQU CYREG_PRT3_PC5
inTemp__0__PORT EQU 3
inTemp__0__SHIFT EQU 5
inTemp__AG EQU CYREG_PRT3_AG
inTemp__AMUX EQU CYREG_PRT3_AMUX
inTemp__BIE EQU CYREG_PRT3_BIE
inTemp__BIT_MASK EQU CYREG_PRT3_BIT_MASK
inTemp__BYP EQU CYREG_PRT3_BYP
inTemp__CTL EQU CYREG_PRT3_CTL
inTemp__DM0 EQU CYREG_PRT3_DM0
inTemp__DM1 EQU CYREG_PRT3_DM1
inTemp__DM2 EQU CYREG_PRT3_DM2
inTemp__DR EQU CYREG_PRT3_DR
inTemp__INP_DIS EQU CYREG_PRT3_INP_DIS
inTemp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
inTemp__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
inTemp__LCD_EN EQU CYREG_PRT3_LCD_EN
inTemp__MASK EQU 0x20
inTemp__PORT EQU 3
inTemp__PRT EQU CYREG_PRT3_PRT
inTemp__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
inTemp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
inTemp__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
inTemp__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
inTemp__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
inTemp__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
inTemp__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
inTemp__PS EQU CYREG_PRT3_PS
inTemp__SHIFT EQU 5
inTemp__SLW EQU CYREG_PRT3_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; HeatPad
HeatPad__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
HeatPad__0__MASK EQU 0x10
HeatPad__0__PC EQU CYREG_IO_PC_PRT15_PC4
HeatPad__0__PORT EQU 15
HeatPad__0__SHIFT EQU 4
HeatPad__AG EQU CYREG_PRT15_AG
HeatPad__AMUX EQU CYREG_PRT15_AMUX
HeatPad__BIE EQU CYREG_PRT15_BIE
HeatPad__BIT_MASK EQU CYREG_PRT15_BIT_MASK
HeatPad__BYP EQU CYREG_PRT15_BYP
HeatPad__CTL EQU CYREG_PRT15_CTL
HeatPad__DM0 EQU CYREG_PRT15_DM0
HeatPad__DM1 EQU CYREG_PRT15_DM1
HeatPad__DM2 EQU CYREG_PRT15_DM2
HeatPad__DR EQU CYREG_PRT15_DR
HeatPad__INP_DIS EQU CYREG_PRT15_INP_DIS
HeatPad__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
HeatPad__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
HeatPad__LCD_EN EQU CYREG_PRT15_LCD_EN
HeatPad__MASK EQU 0x10
HeatPad__PORT EQU 15
HeatPad__PRT EQU CYREG_PRT15_PRT
HeatPad__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
HeatPad__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
HeatPad__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
HeatPad__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
HeatPad__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
HeatPad__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
HeatPad__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
HeatPad__PS EQU CYREG_PRT15_PS
HeatPad__SHIFT EQU 4
HeatPad__SLW EQU CYREG_PRT15_SLW

; UVLight
UVLight__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
UVLight__0__MASK EQU 0x10
UVLight__0__PC EQU CYREG_PRT1_PC4
UVLight__0__PORT EQU 1
UVLight__0__SHIFT EQU 4
UVLight__AG EQU CYREG_PRT1_AG
UVLight__AMUX EQU CYREG_PRT1_AMUX
UVLight__BIE EQU CYREG_PRT1_BIE
UVLight__BIT_MASK EQU CYREG_PRT1_BIT_MASK
UVLight__BYP EQU CYREG_PRT1_BYP
UVLight__CTL EQU CYREG_PRT1_CTL
UVLight__DM0 EQU CYREG_PRT1_DM0
UVLight__DM1 EQU CYREG_PRT1_DM1
UVLight__DM2 EQU CYREG_PRT1_DM2
UVLight__DR EQU CYREG_PRT1_DR
UVLight__INP_DIS EQU CYREG_PRT1_INP_DIS
UVLight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
UVLight__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
UVLight__LCD_EN EQU CYREG_PRT1_LCD_EN
UVLight__MASK EQU 0x10
UVLight__PORT EQU 1
UVLight__PRT EQU CYREG_PRT1_PRT
UVLight__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
UVLight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
UVLight__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
UVLight__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
UVLight__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
UVLight__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
UVLight__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
UVLight__PS EQU CYREG_PRT1_PS
UVLight__SHIFT EQU 4
UVLight__SLW EQU CYREG_PRT1_SLW

; outTemp
outTemp__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
outTemp__0__MASK EQU 0x10
outTemp__0__PC EQU CYREG_PRT3_PC4
outTemp__0__PORT EQU 3
outTemp__0__SHIFT EQU 4
outTemp__AG EQU CYREG_PRT3_AG
outTemp__AMUX EQU CYREG_PRT3_AMUX
outTemp__BIE EQU CYREG_PRT3_BIE
outTemp__BIT_MASK EQU CYREG_PRT3_BIT_MASK
outTemp__BYP EQU CYREG_PRT3_BYP
outTemp__CTL EQU CYREG_PRT3_CTL
outTemp__DM0 EQU CYREG_PRT3_DM0
outTemp__DM1 EQU CYREG_PRT3_DM1
outTemp__DM2 EQU CYREG_PRT3_DM2
outTemp__DR EQU CYREG_PRT3_DR
outTemp__INP_DIS EQU CYREG_PRT3_INP_DIS
outTemp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
outTemp__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
outTemp__LCD_EN EQU CYREG_PRT3_LCD_EN
outTemp__MASK EQU 0x10
outTemp__PORT EQU 3
outTemp__PRT EQU CYREG_PRT3_PRT
outTemp__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
outTemp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
outTemp__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
outTemp__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
outTemp__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
outTemp__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
outTemp__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
outTemp__PS EQU CYREG_PRT3_PS
outTemp__SHIFT EQU 4
outTemp__SLW EQU CYREG_PRT3_SLW

; ISR_UART
ISR_UART__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_UART__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_UART__INTC_MASK EQU 0x01
ISR_UART__INTC_NUMBER EQU 0
ISR_UART__INTC_PRIOR_NUM EQU 7
ISR_UART__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_UART__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_UART__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SERVOPWM
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SERVOPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SERVOPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
SERVOPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
SERVOPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
SERVOPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SERVOPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
SERVOPWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
SERVOPWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
SERVOPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SERVOPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SERVOPWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
SERVOPWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
SERVOPWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
SERVOPWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
SERVOPWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
SERVOPWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
SERVOPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SERVOPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SERVOPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SERVOPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
SERVOPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
SERVOPWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
SERVOPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
SERVOPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
SERVOPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SERVOPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
SERVOPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
SERVOPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
SERVOPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SERVOPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
SERVOPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
SERVOPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SERVOPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SERVOPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SERVOPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SERVOPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
SERVOPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
SERVOPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SERVOPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
SERVOPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
SERVOPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SERVOPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 75000000
BCLK__BUS_CLK__KHZ EQU 75000
BCLK__BUS_CLK__MHZ EQU 75
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
