Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu May 23 22:39:49 2024
| Host             : LAPTOP-PHQGBIQQ running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_Board_power_routed.rpt -pb CPU_Board_power_summary_routed.pb -rpx CPU_Board_power_routed.rpx
| Design           : CPU_Board
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.099 |
| Dynamic (W)              | 0.001 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |     4073 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     2195 |     63400 |            3.46 |
|   CARRY4                 |    <0.001 |       53 |     15850 |            0.33 |
|   Register               |    <0.001 |     1146 |    126800 |            0.90 |
|   Others                 |     0.000 |       11 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |     0.000 |       32 |     19000 |            0.17 |
|   F7/F8 Muxes            |     0.000 |      450 |     63400 |            0.71 |
| Signals                  |    <0.001 |     3140 |       --- |             --- |
| I/O                      |     0.001 |       18 |       210 |            8.57 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.099 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.000 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+--------+-----------------+
| Clock   | Domain | Constraint (ns) |
+---------+--------+-----------------+
| clk_pin | clk_in |           100.0 |
+---------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| CPU_Board                           |     0.001 |
|   Divider_inst                      |    <0.001 |
|   my_sccomp_dataflow                |    <0.001 |
|     dmem                            |     0.000 |
|       D_mem_reg_0_31_0_0            |     0.000 |
|       D_mem_reg_0_31_10_10          |     0.000 |
|       D_mem_reg_0_31_11_11          |     0.000 |
|       D_mem_reg_0_31_12_12          |     0.000 |
|       D_mem_reg_0_31_13_13          |     0.000 |
|       D_mem_reg_0_31_14_14          |     0.000 |
|       D_mem_reg_0_31_15_15          |     0.000 |
|       D_mem_reg_0_31_16_16          |     0.000 |
|       D_mem_reg_0_31_17_17          |     0.000 |
|       D_mem_reg_0_31_18_18          |     0.000 |
|       D_mem_reg_0_31_19_19          |     0.000 |
|       D_mem_reg_0_31_1_1            |     0.000 |
|       D_mem_reg_0_31_20_20          |     0.000 |
|       D_mem_reg_0_31_21_21          |     0.000 |
|       D_mem_reg_0_31_22_22          |     0.000 |
|       D_mem_reg_0_31_23_23          |     0.000 |
|       D_mem_reg_0_31_24_24          |     0.000 |
|       D_mem_reg_0_31_25_25          |     0.000 |
|       D_mem_reg_0_31_26_26          |     0.000 |
|       D_mem_reg_0_31_27_27          |     0.000 |
|       D_mem_reg_0_31_28_28          |     0.000 |
|       D_mem_reg_0_31_29_29          |     0.000 |
|       D_mem_reg_0_31_2_2            |     0.000 |
|       D_mem_reg_0_31_30_30          |     0.000 |
|       D_mem_reg_0_31_31_31          |     0.000 |
|       D_mem_reg_0_31_3_3            |     0.000 |
|       D_mem_reg_0_31_4_4            |     0.000 |
|       D_mem_reg_0_31_5_5            |     0.000 |
|       D_mem_reg_0_31_6_6            |     0.000 |
|       D_mem_reg_0_31_7_7            |     0.000 |
|       D_mem_reg_0_31_8_8            |     0.000 |
|       D_mem_reg_0_31_9_9            |     0.000 |
|     imem                            |     0.000 |
|       U0                            |     0.000 |
|         synth_options.dist_mem_inst |     0.000 |
|           gen_rom.rom_inst          |     0.000 |
|     sccpu                           |    <0.001 |
|       cpu_ALU                       |     0.000 |
|       cpu_CONTROLLER                |    <0.001 |
|       cpu_PC                        |    <0.001 |
|       cpu_ref                       |     0.000 |
|   show                              |    <0.001 |
+-------------------------------------+-----------+


