#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 16 19:36:36 2022
# Process ID: 11084
# Current directory: D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3632 D:\Estudos\UERGS\2022.1\Organização de Computadores\miniMIPS\miTo.xpr
# Log file: D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/vivado.log
# Journal file: D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/testebench_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:147]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:150]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:143]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/testebench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/testebench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testebench_behav -key {Behavioral:sim_1:Functional:testebench} -tclbatch {testebench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testebench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testebench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:143]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:143]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/testebench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/testebench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testebench_behav -key {Behavioral:sim_1:Functional:testebench} -tclbatch {testebench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testebench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testebench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:141]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:143]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:120]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:120]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.srcs/sources_1/new/data_path.vhd:122]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Estudos/UERGS/2022.1/Organização de Computadores/miniMIPS/miTo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 16 22:19:31 2022...
