Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/xilinx test/project/my_project/BCSA_tb_isim_beh.exe -prj D:/xilinx test/project/my_project/BCSA_tb_beh.prj work.BCSA_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/xilinx test/project/my_project/sel_unit.v" into library work
Analyzing Verilog file "D:/xilinx test/project/my_project/ksa_4bit.v" into library work
Analyzing Verilog file "D:/xilinx test/project/my_project/carryselect.v" into library work
Analyzing Verilog file "D:/xilinx test/project/my_project/sum_block.v" into library work
Analyzing Verilog file "D:/xilinx test/project/my_project/BCSA.v" into library work
Analyzing Verilog file "D:/xilinx test/project/my_project/BCSA_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/xilinx test/project/my_project/sum_block.v" Line 32: Port sel_i is not connected to this instance
Completed static elaboration
Compiling module ksa_4bit
Compiling module sel_unit
Compiling module carryselect
Compiling module sum_block
Compiling module BCSA
Compiling module BCSA_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\BCSA_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 7 Verilog Units
Built simulation executable D:/xilinx test/project/my_project/BCSA_tb_isim_beh.exe
Fuse Memory Usage: 28068 KB
Fuse CPU Usage: 1061 ms
