
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.071758                       # Number of seconds simulated
sim_ticks                                 71758317250                       # Number of ticks simulated
final_tick                                71758317250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205985                       # Simulator instruction rate (inst/s)
host_op_rate                                   223555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              314777363                       # Simulator tick rate (ticks/s)
host_mem_usage                                2447004                       # Number of bytes of host memory used
host_seconds                                   227.97                       # Real time elapsed on the host
sim_insts                                    46957395                       # Number of instructions simulated
sim_ops                                      50962677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::.cpu_cluster.cpus0.inst          768                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu_cluster.cpus0.data           44                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu_cluster.cpus1.inst          640                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu_cluster.cpus1.data           16                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                 1468                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::.cpu_cluster.cpus0.inst          768                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::.cpu_cluster.cpus1.inst          640                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total            1408                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::.cpu_cluster.cpus0.inst           12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu_cluster.cpus0.data            6                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu_cluster.cpus1.inst           10                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu_cluster.cpus1.data            2                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    30                       # Number of read requests responded to by this memory
system.bootmem.bw_read::.cpu_cluster.cpus0.inst        10703                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu_cluster.cpus0.data          613                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu_cluster.cpus1.inst         8919                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu_cluster.cpus1.data          223                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                   20458                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu_cluster.cpus0.inst        10703                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu_cluster.cpus1.inst         8919                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total              19621                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::.cpu_cluster.cpus0.inst        10703                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu_cluster.cpus0.data          613                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu_cluster.cpus1.inst         8919                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu_cluster.cpus1.data          223                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                  20458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus0.dtb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus0.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus0.inst       241728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus0.data     44247744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44490376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus0.inst       241728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    149424128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu_cluster.cpus0.data        20580                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       149444708                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus0.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus0.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus0.inst         3777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus0.data       691378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              695170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2334752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu_cluster.cpus0.data         2573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2337325                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus0.dtb.walker         8027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus0.itb.walker         4459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus0.inst      3368641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus0.data    616621817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus1.data          111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             620003056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus0.inst      3368641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3368641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2082324861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu_cluster.cpus0.data       286796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2082611657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2082324861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus0.dtb.walker         8027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus0.itb.walker         4459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus0.inst      3368641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus0.data    616908613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus1.data          111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2702614713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2334752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus0.dtb.walker::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus0.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus0.inst::samples      3777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus0.data::samples    691382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus1.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001038448250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65431                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65432                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2398789                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2348613                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      695170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2337325                       # Number of write requests accepted
system.mem_ctrls.readBursts                    695170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2337325                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               44470272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               149441024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44490376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            149444708                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2247                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            145823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            145932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            145969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            146020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            145978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            145994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            145962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            145809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           145807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           145847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           146033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           146105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           145950                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       564                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   71757954000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                695161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 2572                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2334752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  650362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  64354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 118589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 127018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 144369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 143755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 169377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 169715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 160254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 148204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 153287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 130516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 115416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  87631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2518                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       214565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    903.737031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   791.136494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.509718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9291      4.33%      4.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7863      3.66%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4856      2.26%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3588      1.67%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3869      1.80%     13.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3035      1.41%     15.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3943      1.84%     16.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5635      2.63%     19.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       172485     80.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       214565                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.619391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.301437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         65341     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           86      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65432                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      35.686357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     26.504870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     34.117572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         39846     60.90%     60.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          4609      7.04%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39          2038      3.11%     71.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47          2963      4.53%     75.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55          3240      4.95%     80.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63           386      0.59%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71          3012      4.60%     85.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79          2353      3.60%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87          1284      1.96%     91.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95          2677      4.09%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103          540      0.83%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111          230      0.35%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119          131      0.20%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           92      0.14%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          293      0.45%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143          308      0.47%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151          574      0.88%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159          216      0.33%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167          191      0.29%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175          181      0.28%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183           15      0.02%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            7      0.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199           26      0.04%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207           58      0.09%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215           34      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223           13      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231           28      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            5      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            3      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271           45      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            6      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-343            2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::472-479           19      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-487            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65431                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus0.dtb.walker          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus0.itb.walker          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus0.inst       241728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus0.data     44227136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus1.data            8                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    149420160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu_cluster.cpus0.data         2604                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus0.dtb.walker 8026.944082220658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus0.itb.walker 4459.413379011477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus0.inst 3368640.866505269427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus0.data 616334631.230500340462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus1.data 111.485334475287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2082269564.368860721588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu_cluster.cpus0.data 36288.476371705889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus0.dtb.walker            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus0.itb.walker            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus0.inst         3777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus0.data       691378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus1.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2334752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu_cluster.cpus0.data         2573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus0.dtb.walker       500000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus0.itb.walker       200250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus0.inst    122796000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus0.data  24342849750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus1.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1845397084000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu_cluster.cpus0.data  11654940500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus0.dtb.walker     55555.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus0.itb.walker     40050.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus0.inst     32511.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus0.data     35209.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus1.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    790403.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu_cluster.cpus0.data   4529708.71                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  11437978500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             24466378500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3474240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16461.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35211.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       619.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2082.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    620.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2082.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   16.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   642745                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2172553                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23663.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                766643220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                407480535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2479643460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6094115100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4965061920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          15833177850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            280692480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7457963790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4303525440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2335275360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            44924016855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            626.046131                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          36304991500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    229826250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2100280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8742199250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11207471750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   33123107750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  16355432250                       # Time in different power states
system.mem_ctrls_1.actEnergy                765358020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                406793640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2481571260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6094642320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4880241600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          15796504620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            287858880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6967255350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4328964480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2602958820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            44613647400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            621.720925                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          36363817250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    248496250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2064400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9811453250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  11273422750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   33081603750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15278941250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks
system.cpu_cluster.cpus0.branchPred.lookups     12647436                       # Number of BP lookups
system.cpu_cluster.cpus0.branchPred.condPredicted      7810448                       # Number of conditional branches predicted
system.cpu_cluster.cpus0.branchPred.condIncorrect        11104                       # Number of conditional branches incorrect
system.cpu_cluster.cpus0.branchPred.BTBLookups     10042034                       # Number of BTB lookups
system.cpu_cluster.cpus0.branchPred.BTBHits      8851644                       # Number of BTB hits
system.cpu_cluster.cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus0.branchPred.BTBHitPct    88.145927                       # BTB Hit Percentage
system.cpu_cluster.cpus0.branchPred.usedRAS      1182564                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus0.branchPred.RASInCorrect         1140                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus0.branchPred.indirectLookups         4865                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus0.branchPred.indirectHits         4167                       # Number of indirect target hits.
system.cpu_cluster.cpus0.branchPred.indirectMisses          698                       # Number of indirect misses.
system.cpu_cluster.cpus0.branchPredindirectMispredicted          904                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.dtb.walker.walks          219                       # Table walker walks requested
system.cpu_cluster.cpus0.dtb.walker.walksLong          219                       # Table walker walks initiated with long descriptors
system.cpu_cluster.cpus0.dtb.walker.walksLongTerminationLevel::Level1            4                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus0.dtb.walker.walksLongTerminationLevel::Level2           27                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus0.dtb.walker.walkWaitTime::samples          219                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus0.dtb.walker.walkWaitTime::0          219    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus0.dtb.walker.walkWaitTime::total          219                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::samples           31                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::mean 17120.967742                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::gmean  3729.964174                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::stdev 45478.331423                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::0-16383           28     90.32%     90.32% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::114688-131071            1      3.23%     93.55% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::163840-180223            2      6.45%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walkCompletionTime::total           31                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.dtb.walker.walksPending::samples    171698000                       # Table walker pending requests distribution
system.cpu_cluster.cpus0.dtb.walker.walksPending::0    171698000    100.00%    100.00% # Table walker pending requests distribution
system.cpu_cluster.cpus0.dtb.walker.walksPending::total    171698000                       # Table walker pending requests distribution
system.cpu_cluster.cpus0.dtb.walker.walkPageSizes::2M           27     87.10%     87.10% # Table walker page sizes translated
system.cpu_cluster.cpus0.dtb.walker.walkPageSizes::1G            4     12.90%    100.00% # Table walker page sizes translated
system.cpu_cluster.cpus0.dtb.walker.walkPageSizes::total           31                       # Table walker page sizes translated
system.cpu_cluster.cpus0.dtb.walker.walkRequestOrigin_Requested::Data          219                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dtb.walker.walkRequestOrigin_Requested::total          219                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dtb.walker.walkRequestOrigin_Completed::Data           31                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dtb.walker.walkRequestOrigin_Completed::total           31                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dtb.walker.walkRequestOrigin::total          250                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.dtb.inst_hits              0                       # ITB inst hits
system.cpu_cluster.cpus0.dtb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus0.dtb.read_hits        5264072                       # DTB read hits
system.cpu_cluster.cpus0.dtb.read_misses          169                       # DTB read misses
system.cpu_cluster.cpus0.dtb.write_hits       6281388                       # DTB write hits
system.cpu_cluster.cpus0.dtb.write_misses           50                       # DTB write misses
system.cpu_cluster.cpus0.dtb.flush_tlb              3                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus0.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus0.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus0.dtb.flush_entries           24                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus0.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus0.dtb.prefetch_faults            1                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus0.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus0.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus0.dtb.read_accesses      5264241                       # DTB read accesses
system.cpu_cluster.cpus0.dtb.write_accesses      6281438                       # DTB write accesses
system.cpu_cluster.cpus0.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus0.dtb.hits            11545460                       # DTB hits
system.cpu_cluster.cpus0.dtb.misses               219                       # DTB misses
system.cpu_cluster.cpus0.dtb.accesses        11545679                       # DTB accesses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.itb.walker.walks            7                       # Table walker walks requested
system.cpu_cluster.cpus0.itb.walker.walksLong            7                       # Table walker walks initiated with long descriptors
system.cpu_cluster.cpus0.itb.walker.walksLongTerminationLevel::Level1            2                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus0.itb.walker.walksLongTerminationLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus0.itb.walker.walkWaitTime::samples            7                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus0.itb.walker.walkWaitTime::0            7    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus0.itb.walker.walkWaitTime::total            7                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::samples            7                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::mean 57321.428571                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::gmean 13916.749456                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::stdev 71668.756891                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::0-16383            4     57.14%     57.14% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::81920-98303            1     14.29%     71.43% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::147456-163839            2     28.57%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walkCompletionTime::total            7                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus0.itb.walker.walksPending::samples    171139500                       # Table walker pending requests distribution
system.cpu_cluster.cpus0.itb.walker.walksPending::0    171139500    100.00%    100.00% # Table walker pending requests distribution
system.cpu_cluster.cpus0.itb.walker.walksPending::total    171139500                       # Table walker pending requests distribution
system.cpu_cluster.cpus0.itb.walker.walkPageSizes::2M            5     71.43%     71.43% # Table walker page sizes translated
system.cpu_cluster.cpus0.itb.walker.walkPageSizes::1G            2     28.57%    100.00% # Table walker page sizes translated
system.cpu_cluster.cpus0.itb.walker.walkPageSizes::total            7                       # Table walker page sizes translated
system.cpu_cluster.cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.itb.walker.walkRequestOrigin_Requested::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.itb.walker.walkRequestOrigin_Requested::total            7                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.itb.walker.walkRequestOrigin_Completed::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.itb.walker.walkRequestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.itb.walker.walkRequestOrigin::total           14                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus0.itb.inst_hits       25940165                       # ITB inst hits
system.cpu_cluster.cpus0.itb.inst_misses            7                       # ITB inst misses
system.cpu_cluster.cpus0.itb.read_hits              0                       # DTB read hits
system.cpu_cluster.cpus0.itb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus0.itb.write_hits             0                       # DTB write hits
system.cpu_cluster.cpus0.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus0.itb.flush_tlb              3                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus0.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus0.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus0.itb.flush_entries            6                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus0.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus0.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus0.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus0.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus0.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus0.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus0.itb.inst_accesses     25940172                       # ITB inst accesses
system.cpu_cluster.cpus0.itb.hits            25940165                       # DTB hits
system.cpu_cluster.cpus0.itb.misses                 7                       # DTB misses
system.cpu_cluster.cpus0.itb.accesses        25940172                       # DTB accesses
system.cpu_cluster.cpus0.numPwrStateTransitions            6                       # Number of power state transitions
system.cpu_cluster.cpus0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus0.pwrStateClkGateDist::mean          251                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus0.pwrStateClkGateDist::underflows            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus0.pwrStateClkGateDist::min_value          251                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus0.pwrStateClkGateDist::max_value          251                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus0.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus0.pwrStateResidencyTicks::ON  71758316497                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.pwrStateResidencyTicks::CLK_GATED          753                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.numCycles          287033269                       # number of cpu cycles simulated
system.cpu_cluster.cpus0.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus0.committedInsts      46957378                       # Number of instructions committed
system.cpu_cluster.cpus0.committedOps        50962660                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus0.discardedOps           34821                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus0.numFetchSuspends            3                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus0.quiesceCycles            302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu_cluster.cpus0.cpi                 6.112634                       # CPI: cycles per instruction
system.cpu_cluster.cpus0.ipc                 0.163596                       # IPC: instructions per cycle
system.cpu_cluster.cpus0.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::IntAlu     38860779     76.25%     76.25% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::IntMult       559997      1.10%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::IntDiv           46      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatAdd            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatCvt            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdAdd            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdAddAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdAlu            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdCvt            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdMult            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdShift            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdShiftAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatAdd            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatAlu            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatCvt            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdFloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdAes            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdAesMix            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdSha1Hash            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdSha1Hash2            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdSha256Hash            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdSha256Hash2            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdShaSigma2            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::SimdShaSigma3            0      0.00%     77.35% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::MemRead      5259703     10.32%     87.67% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::MemWrite      6282135     12.33%    100.00% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus0.op_class_0::total     50962660                       # Class of committed instruction
system.cpu_cluster.cpus0.kern.inst.arm              0                       # number of arm instructions executed
system.cpu_cluster.cpus0.kern.inst.quiesce            3                       # number of quiesce instructions executed
system.cpu_cluster.cpus0.tickCycles          62352762                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus0.idleCycles         224680507                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus0.fetch2.int_instructions     28611994                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus0.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus0.fetch2.vec_instructions            0                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus0.fetch2.load_instructions      4152093                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus0.fetch2.store_instructions      3975612                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.dcache.tags.tagsinuse   510.653049                       # Cycle average of tags in use
system.cpu_cluster.cpus0.dcache.tags.total_refs     11271983                       # Total number of references to valid blocks.
system.cpu_cluster.cpus0.dcache.tags.sampled_refs      2474115                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus0.dcache.tags.avg_refs     4.555966                       # Average number of references to valid blocks.
system.cpu_cluster.cpus0.dcache.tags.warmup_cycle    171906500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus0.dcache.tags.occ_blocks::.cpu_cluster.cpus0.data   510.653049                       # Average occupied blocks per requestor
system.cpu_cluster.cpus0.dcache.tags.occ_percent::.cpu_cluster.cpus0.data     0.997369                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.dcache.tags.occ_percent::total     0.997369                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus0.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu_cluster.cpus0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus0.dcache.tags.tag_accesses     25560309                       # Number of tag accesses
system.cpu_cluster.cpus0.dcache.tags.data_accesses     25560309                       # Number of data accesses
system.cpu_cluster.cpus0.dcache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.dcache.ReadReq_hits::.cpu_cluster.cpus0.data      4299768                       # number of ReadReq hits
system.cpu_cluster.cpus0.dcache.ReadReq_hits::total      4299768                       # number of ReadReq hits
system.cpu_cluster.cpus0.dcache.WriteReq_hits::.cpu_cluster.cpus0.data      4398268                       # number of WriteReq hits
system.cpu_cluster.cpus0.dcache.WriteReq_hits::total      4398268                       # number of WriteReq hits
system.cpu_cluster.cpus0.dcache.SoftPFExReq_hits::.cpu_cluster.cpus0.data        33297                       # number of SoftPFExReq hits
system.cpu_cluster.cpus0.dcache.SoftPFExReq_hits::total        33297                       # number of SoftPFExReq hits
system.cpu_cluster.cpus0.dcache.LoadLockedReq_hits::.cpu_cluster.cpus0.data        33121                       # number of LoadLockedReq hits
system.cpu_cluster.cpus0.dcache.LoadLockedReq_hits::total        33121                       # number of LoadLockedReq hits
system.cpu_cluster.cpus0.dcache.StoreCondReq_hits::.cpu_cluster.cpus0.data        33411                       # number of StoreCondReq hits
system.cpu_cluster.cpus0.dcache.StoreCondReq_hits::total        33411                       # number of StoreCondReq hits
system.cpu_cluster.cpus0.dcache.demand_hits::.cpu_cluster.cpus0.data      8698036                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.dcache.demand_hits::total      8698036                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.dcache.overall_hits::.cpu_cluster.cpus0.data      8731333                       # number of overall hits
system.cpu_cluster.cpus0.dcache.overall_hits::total      8731333                       # number of overall hits
system.cpu_cluster.cpus0.dcache.ReadReq_misses::.cpu_cluster.cpus0.data       804490                       # number of ReadReq misses
system.cpu_cluster.cpus0.dcache.ReadReq_misses::total       804490                       # number of ReadReq misses
system.cpu_cluster.cpus0.dcache.WriteReq_misses::.cpu_cluster.cpus0.data       181921                       # number of WriteReq misses
system.cpu_cluster.cpus0.dcache.WriteReq_misses::total       181921                       # number of WriteReq misses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_misses::.cpu_cluster.cpus0.data        92531                       # number of SoftPFExReq misses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_misses::total        92531                       # number of SoftPFExReq misses
system.cpu_cluster.cpus0.dcache.WriteLineReq_misses::.cpu_cluster.cpus0.data      1665356                       # number of WriteLineReq misses
system.cpu_cluster.cpus0.dcache.WriteLineReq_misses::total      1665356                       # number of WriteLineReq misses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_misses::.cpu_cluster.cpus0.data          290                       # number of LoadLockedReq misses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_misses::total          290                       # number of LoadLockedReq misses
system.cpu_cluster.cpus0.dcache.demand_misses::.cpu_cluster.cpus0.data      2651767                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.dcache.demand_misses::total      2651767                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.dcache.overall_misses::.cpu_cluster.cpus0.data      2744298                       # number of overall misses
system.cpu_cluster.cpus0.dcache.overall_misses::total      2744298                       # number of overall misses
system.cpu_cluster.cpus0.dcache.ReadReq_miss_latency::.cpu_cluster.cpus0.data  41943639500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.dcache.ReadReq_miss_latency::total  41943639500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.dcache.WriteReq_miss_latency::.cpu_cluster.cpus0.data   9882004750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus0.dcache.WriteReq_miss_latency::total   9882004750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus0.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus0.data  31371612250                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus0.dcache.WriteLineReq_miss_latency::total  31371612250                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus0.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus0.data      2532500                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus0.dcache.LoadLockedReq_miss_latency::total      2532500                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus0.dcache.demand_miss_latency::.cpu_cluster.cpus0.data  83197256500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.dcache.demand_miss_latency::total  83197256500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.dcache.overall_miss_latency::.cpu_cluster.cpus0.data  83197256500                       # number of overall miss cycles
system.cpu_cluster.cpus0.dcache.overall_miss_latency::total  83197256500                       # number of overall miss cycles
system.cpu_cluster.cpus0.dcache.ReadReq_accesses::.cpu_cluster.cpus0.data      5104258                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.ReadReq_accesses::total      5104258                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.WriteReq_accesses::.cpu_cluster.cpus0.data      4580189                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.WriteReq_accesses::total      4580189                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.SoftPFExReq_accesses::.cpu_cluster.cpus0.data       125828                       # number of SoftPFExReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.SoftPFExReq_accesses::total       125828                       # number of SoftPFExReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.WriteLineReq_accesses::.cpu_cluster.cpus0.data      1665356                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.WriteLineReq_accesses::total      1665356                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus0.data        33411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.LoadLockedReq_accesses::total        33411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.StoreCondReq_accesses::.cpu_cluster.cpus0.data        33411                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.StoreCondReq_accesses::total        33411                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus0.dcache.demand_accesses::.cpu_cluster.cpus0.data     11349803                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.dcache.demand_accesses::total     11349803                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.dcache.overall_accesses::.cpu_cluster.cpus0.data     11475631                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.dcache.overall_accesses::total     11475631                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.dcache.ReadReq_miss_rate::.cpu_cluster.cpus0.data     0.157612                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dcache.ReadReq_miss_rate::total     0.157612                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dcache.WriteReq_miss_rate::.cpu_cluster.cpus0.data     0.039719                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus0.dcache.WriteReq_miss_rate::total     0.039719                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_miss_rate::.cpu_cluster.cpus0.data     0.735377                       # miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_miss_rate::total     0.735377                       # miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus0.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus0.data            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus0.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus0.data     0.008680                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_miss_rate::total     0.008680                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus0.dcache.demand_miss_rate::.cpu_cluster.cpus0.data     0.233640                       # miss rate for demand accesses
system.cpu_cluster.cpus0.dcache.demand_miss_rate::total     0.233640                       # miss rate for demand accesses
system.cpu_cluster.cpus0.dcache.overall_miss_rate::.cpu_cluster.cpus0.data     0.239141                       # miss rate for overall accesses
system.cpu_cluster.cpus0.dcache.overall_miss_rate::total     0.239141                       # miss rate for overall accesses
system.cpu_cluster.cpus0.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus0.data 52136.930851                       # average ReadReq miss latency
system.cpu_cluster.cpus0.dcache.ReadReq_avg_miss_latency::total 52136.930851                       # average ReadReq miss latency
system.cpu_cluster.cpus0.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus0.data 54320.307991                       # average WriteReq miss latency
system.cpu_cluster.cpus0.dcache.WriteReq_avg_miss_latency::total 54320.307991                       # average WriteReq miss latency
system.cpu_cluster.cpus0.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus0.data 18837.781381                       # average WriteLineReq miss latency
system.cpu_cluster.cpus0.dcache.WriteLineReq_avg_miss_latency::total 18837.781381                       # average WriteLineReq miss latency
system.cpu_cluster.cpus0.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus0.data  8732.758621                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus0.dcache.LoadLockedReq_avg_miss_latency::total  8732.758621                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus0.dcache.demand_avg_miss_latency::.cpu_cluster.cpus0.data 31374.271005                       # average overall miss latency
system.cpu_cluster.cpus0.dcache.demand_avg_miss_latency::total 31374.271005                       # average overall miss latency
system.cpu_cluster.cpus0.dcache.overall_avg_miss_latency::.cpu_cluster.cpus0.data 30316.407511                       # average overall miss latency
system.cpu_cluster.cpus0.dcache.overall_avg_miss_latency::total 30316.407511                       # average overall miss latency
system.cpu_cluster.cpus0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.dcache.writebacks::.writebacks      2468148                       # number of writebacks
system.cpu_cluster.cpus0.dcache.writebacks::total      2468148                       # number of writebacks
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus0.data       181696                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_hits::total       181696                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus0.data        88483                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_hits::total        88483                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_hits::.cpu_cluster.cpus0.data            1                       # number of WriteLineReq MSHR hits
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_hits::total            1                       # number of WriteLineReq MSHR hits
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_hits::.cpu_cluster.cpus0.data          289                       # number of LoadLockedReq MSHR hits
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_hits::total          289                       # number of LoadLockedReq MSHR hits
system.cpu_cluster.cpus0.dcache.demand_mshr_hits::.cpu_cluster.cpus0.data       270180                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus0.dcache.demand_mshr_hits::total       270180                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus0.dcache.overall_mshr_hits::.cpu_cluster.cpus0.data       270180                       # number of overall MSHR hits
system.cpu_cluster.cpus0.dcache.overall_mshr_hits::total       270180                       # number of overall MSHR hits
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus0.data       622794                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_misses::total       622794                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus0.data        93438                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_misses::total        93438                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_mshr_misses::.cpu_cluster.cpus0.data        92530                       # number of SoftPFExReq MSHR misses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_mshr_misses::total        92530                       # number of SoftPFExReq MSHR misses
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus0.data      1665355                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_misses::total      1665355                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus0.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_mshr_misses::.cpu_cluster.cpus0.data            2                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_mshr_misses::total            2                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.cpus0.dcache.InvalidateReq_mshr_misses::.cpu_cluster.cpus0.data          642                       # number of InvalidateReq MSHR misses
system.cpu_cluster.cpus0.dcache.InvalidateReq_mshr_misses::total          642                       # number of InvalidateReq MSHR misses
system.cpu_cluster.cpus0.dcache.demand_mshr_misses::.cpu_cluster.cpus0.data      2381587                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.dcache.demand_mshr_misses::total      2381587                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.dcache.overall_mshr_misses::.cpu_cluster.cpus0.data      2474117                       # number of overall MSHR misses
system.cpu_cluster.cpus0.dcache.overall_mshr_misses::total      2474117                       # number of overall MSHR misses
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_uncacheable::.cpu_cluster.cpus0.data           14                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_uncacheable::total           14                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_uncacheable::.cpu_cluster.cpus0.data         2577                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_uncacheable::total         2577                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.cpus0.dcache.overall_mshr_uncacheable_misses::.cpu_cluster.cpus0.data         2591                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus0.dcache.overall_mshr_uncacheable_misses::total         2591                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus0.data  38136780500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_miss_latency::total  38136780500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus0.data   4964754500                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_miss_latency::total   4964754500                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.SoftPFExReq_mshr_miss_latency::.cpu_cluster.cpus0.data   6772416000                       # number of SoftPFExReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.SoftPFExReq_mshr_miss_latency::total   6772416000                       # number of SoftPFExReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus0.data  30955268750                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_miss_latency::total  30955268750                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus0.data        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_miss_latency::total        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_mshr_miss_latency::.cpu_cluster.cpus0.data        34000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_mshr_miss_latency::total        34000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus0.data      8506500                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.InvalidateReq_mshr_miss_latency::total      8506500                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.cpus0.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus0.data  74056803750                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.dcache.demand_mshr_miss_latency::total  74056803750                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus0.data  80829219750                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.dcache.overall_mshr_miss_latency::total  80829219750                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus0.data       844000                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_uncacheable_latency::total       844000                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus0.dcache.overall_mshr_uncacheable_latency::.cpu_cluster.cpus0.data       844000                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus0.dcache.overall_mshr_uncacheable_latency::total       844000                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus0.data     0.122015                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dcache.ReadReq_mshr_miss_rate::total     0.122015                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus0.data     0.020400                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus0.dcache.WriteReq_mshr_miss_rate::total     0.020400                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_mshr_miss_rate::.cpu_cluster.cpus0.data     0.735369                       # mshr miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus0.dcache.SoftPFExReq_mshr_miss_rate::total     0.735369                       # mshr miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus0.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus0.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus0.data     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_mshr_miss_rate::.cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.cpus0.dcache.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus0.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.cpus0.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.cpus0.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus0.data     0.209835                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.dcache.demand_mshr_miss_rate::total     0.209835                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus0.data     0.215597                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.dcache.overall_mshr_miss_rate::total     0.215597                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 61234.983799                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.dcache.ReadReq_avg_mshr_miss_latency::total 61234.983799                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 53134.211991                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus0.dcache.WriteReq_avg_mshr_miss_latency::total 53134.211991                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 73191.570302                       # average SoftPFExReq mshr miss latency
system.cpu_cluster.cpus0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 73191.570302                       # average SoftPFExReq mshr miss latency
system.cpu_cluster.cpus0.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 18587.789841                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus0.dcache.WriteLineReq_avg_mshr_miss_latency::total 18587.789841                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data        89000                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        89000                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data        17000                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.cpus0.dcache.CleanInvalidReq_avg_mshr_miss_latency::total        17000                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.cpus0.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data        13250                       # average InvalidateReq mshr miss latency
system.cpu_cluster.cpus0.dcache.InvalidateReq_avg_mshr_miss_latency::total        13250                       # average InvalidateReq mshr miss latency
system.cpu_cluster.cpus0.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 31095.569362                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dcache.demand_avg_mshr_miss_latency::total 31095.569362                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 32669.926180                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dcache.overall_avg_mshr_miss_latency::total 32669.926180                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.data 60285.714286                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 60285.714286                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus0.dcache.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.data   325.742956                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus0.dcache.overall_avg_mshr_uncacheable_latency::total   325.742956                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus0.dcache.replacements      2473602                       # number of replacements
system.cpu_cluster.cpus0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsinuse     9.626293                       # Cycle average of tags in use
system.cpu_cluster.cpus0.dtb_walker_cache.tags.total_refs          249                       # Total number of references to valid blocks.
system.cpu_cluster.cpus0.dtb_walker_cache.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus0.dtb_walker_cache.tags.avg_refs    19.153846                       # Average number of references to valid blocks.
system.cpu_cluster.cpus0.dtb_walker_cache.tags.warmup_cycle    171762500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus0.dtb_walker_cache.tags.occ_blocks::.cpu_cluster.cpus0.dtb.walker     9.626293                       # Average occupied blocks per requestor
system.cpu_cluster.cpus0.dtb_walker_cache.tags.occ_percent::.cpu_cluster.cpus0.dtb.walker     0.601643                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.dtb_walker_cache.tags.occ_percent::total     0.601643                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.dtb_walker_cache.tags.occ_task_id_blocks::1023           11                       # Occupied blocks per task id
system.cpu_cluster.cpus0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           11                       # Occupied blocks per task id
system.cpu_cluster.cpus0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.687500                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus0.dtb_walker_cache.tags.tag_accesses         2005                       # Number of tag accesses
system.cpu_cluster.cpus0.dtb_walker_cache.tags.data_accesses         2005                       # Number of data accesses
system.cpu_cluster.cpus0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_hits::.cpu_cluster.cpus0.dtb.walker          236                       # number of ReadReq hits
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_hits::total          236                       # number of ReadReq hits
system.cpu_cluster.cpus0.dtb_walker_cache.demand_hits::.cpu_cluster.cpus0.dtb.walker          236                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.dtb_walker_cache.demand_hits::total          236                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.dtb_walker_cache.overall_hits::.cpu_cluster.cpus0.dtb.walker          236                       # number of overall hits
system.cpu_cluster.cpus0.dtb_walker_cache.overall_hits::total          236                       # number of overall hits
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_misses::.cpu_cluster.cpus0.dtb.walker           13                       # number of ReadReq misses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_misses::.cpu_cluster.cpus0.dtb.walker           13                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_misses::total           13                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_misses::.cpu_cluster.cpus0.dtb.walker           13                       # number of overall misses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_misses::total           13                       # number of overall misses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_miss_latency::.cpu_cluster.cpus0.dtb.walker       857500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_miss_latency::total       857500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.demand_miss_latency::.cpu_cluster.cpus0.dtb.walker       857500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.demand_miss_latency::total       857500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.overall_miss_latency::.cpu_cluster.cpus0.dtb.walker       857500                       # number of overall miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.overall_miss_latency::total       857500                       # number of overall miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_accesses::.cpu_cluster.cpus0.dtb.walker          249                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_accesses::total          249                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.dtb_walker_cache.demand_accesses::.cpu_cluster.cpus0.dtb.walker          249                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_accesses::total          249                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_accesses::.cpu_cluster.cpus0.dtb.walker          249                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_accesses::total          249                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_miss_rate::.cpu_cluster.cpus0.dtb.walker     0.052209                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_miss_rate::total     0.052209                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_miss_rate::.cpu_cluster.cpus0.dtb.walker     0.052209                       # miss rate for demand accesses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_miss_rate::total     0.052209                       # miss rate for demand accesses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_miss_rate::.cpu_cluster.cpus0.dtb.walker     0.052209                       # miss rate for overall accesses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_miss_rate::total     0.052209                       # miss rate for overall accesses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu_cluster.cpus0.dtb.walker 65961.538462                       # average ReadReq miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_avg_miss_latency::total 65961.538462                       # average ReadReq miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.demand_avg_miss_latency::.cpu_cluster.cpus0.dtb.walker 65961.538462                       # average overall miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.demand_avg_miss_latency::total 65961.538462                       # average overall miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.overall_avg_miss_latency::.cpu_cluster.cpus0.dtb.walker 65961.538462                       # average overall miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.overall_avg_miss_latency::total 65961.538462                       # average overall miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_mshr_misses::.cpu_cluster.cpus0.dtb.walker           13                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_mshr_misses::.cpu_cluster.cpus0.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_mshr_misses::.cpu_cluster.cpus0.dtb.walker           13                       # number of overall MSHR misses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker       844500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       844500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.demand_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker       844500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.demand_mshr_miss_latency::total       844500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.overall_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker       844500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.overall_mshr_miss_latency::total       844500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus0.dtb.walker     0.052209                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.052209                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_mshr_miss_rate::.cpu_cluster.cpus0.dtb.walker     0.052209                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.dtb_walker_cache.demand_mshr_miss_rate::total     0.052209                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_mshr_miss_rate::.cpu_cluster.cpus0.dtb.walker     0.052209                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.dtb_walker_cache.overall_mshr_miss_rate::total     0.052209                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker 64961.538462                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 64961.538462                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker 64961.538462                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 64961.538462                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker 64961.538462                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 64961.538462                       # average overall mshr miss latency
system.cpu_cluster.cpus0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.icache.tags.tagsinuse   631.811379                       # Cycle average of tags in use
system.cpu_cluster.cpus0.icache.tags.total_refs     25940164                       # Total number of references to valid blocks.
system.cpu_cluster.cpus0.icache.tags.sampled_refs         1841                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus0.icache.tags.avg_refs 14090.257469                       # Average number of references to valid blocks.
system.cpu_cluster.cpus0.icache.tags.warmup_cycle    171352500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus0.icache.tags.occ_blocks::.cpu_cluster.cpus0.inst   631.811379                       # Average occupied blocks per requestor
system.cpu_cluster.cpus0.icache.tags.occ_percent::.cpu_cluster.cpus0.inst     0.822671                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.icache.tags.occ_percent::total     0.822671                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.icache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu_cluster.cpus0.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu_cluster.cpus0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu_cluster.cpus0.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus0.icache.tags.tag_accesses     77822333                       # Number of tag accesses
system.cpu_cluster.cpus0.icache.tags.data_accesses     77822333                       # Number of data accesses
system.cpu_cluster.cpus0.icache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.icache.ReadReq_hits::.cpu_cluster.cpus0.inst     25938323                       # number of ReadReq hits
system.cpu_cluster.cpus0.icache.ReadReq_hits::total     25938323                       # number of ReadReq hits
system.cpu_cluster.cpus0.icache.demand_hits::.cpu_cluster.cpus0.inst     25938323                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.icache.demand_hits::total     25938323                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.icache.overall_hits::.cpu_cluster.cpus0.inst     25938323                       # number of overall hits
system.cpu_cluster.cpus0.icache.overall_hits::total     25938323                       # number of overall hits
system.cpu_cluster.cpus0.icache.ReadReq_misses::.cpu_cluster.cpus0.inst         1841                       # number of ReadReq misses
system.cpu_cluster.cpus0.icache.ReadReq_misses::total         1841                       # number of ReadReq misses
system.cpu_cluster.cpus0.icache.demand_misses::.cpu_cluster.cpus0.inst         1841                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.icache.demand_misses::total         1841                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.icache.overall_misses::.cpu_cluster.cpus0.inst         1841                       # number of overall misses
system.cpu_cluster.cpus0.icache.overall_misses::total         1841                       # number of overall misses
system.cpu_cluster.cpus0.icache.ReadReq_miss_latency::.cpu_cluster.cpus0.inst    110157750                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.icache.ReadReq_miss_latency::total    110157750                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.icache.demand_miss_latency::.cpu_cluster.cpus0.inst    110157750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.icache.demand_miss_latency::total    110157750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.icache.overall_miss_latency::.cpu_cluster.cpus0.inst    110157750                       # number of overall miss cycles
system.cpu_cluster.cpus0.icache.overall_miss_latency::total    110157750                       # number of overall miss cycles
system.cpu_cluster.cpus0.icache.ReadReq_accesses::.cpu_cluster.cpus0.inst     25940164                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.icache.ReadReq_accesses::total     25940164                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.icache.demand_accesses::.cpu_cluster.cpus0.inst     25940164                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.icache.demand_accesses::total     25940164                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.icache.overall_accesses::.cpu_cluster.cpus0.inst     25940164                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.icache.overall_accesses::total     25940164                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.icache.ReadReq_miss_rate::.cpu_cluster.cpus0.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.icache.demand_miss_rate::.cpu_cluster.cpus0.inst     0.000071                       # miss rate for demand accesses
system.cpu_cluster.cpus0.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu_cluster.cpus0.icache.overall_miss_rate::.cpu_cluster.cpus0.inst     0.000071                       # miss rate for overall accesses
system.cpu_cluster.cpus0.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu_cluster.cpus0.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus0.inst 59835.822922                       # average ReadReq miss latency
system.cpu_cluster.cpus0.icache.ReadReq_avg_miss_latency::total 59835.822922                       # average ReadReq miss latency
system.cpu_cluster.cpus0.icache.demand_avg_miss_latency::.cpu_cluster.cpus0.inst 59835.822922                       # average overall miss latency
system.cpu_cluster.cpus0.icache.demand_avg_miss_latency::total 59835.822922                       # average overall miss latency
system.cpu_cluster.cpus0.icache.overall_avg_miss_latency::.cpu_cluster.cpus0.inst 59835.822922                       # average overall miss latency
system.cpu_cluster.cpus0.icache.overall_avg_miss_latency::total 59835.822922                       # average overall miss latency
system.cpu_cluster.cpus0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.icache.writebacks::.writebacks         1114                       # number of writebacks
system.cpu_cluster.cpus0.icache.writebacks::total         1114                       # number of writebacks
system.cpu_cluster.cpus0.icache.ReadReq_mshr_misses::.cpu_cluster.cpus0.inst         1841                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.icache.ReadReq_mshr_misses::total         1841                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.icache.demand_mshr_misses::.cpu_cluster.cpus0.inst         1841                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.icache.demand_mshr_misses::total         1841                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.icache.overall_mshr_misses::.cpu_cluster.cpus0.inst         1841                       # number of overall MSHR misses
system.cpu_cluster.cpus0.icache.overall_mshr_misses::total         1841                       # number of overall MSHR misses
system.cpu_cluster.cpus0.icache.ReadReq_mshr_uncacheable::.cpu_cluster.cpus0.inst         2326                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus0.icache.ReadReq_mshr_uncacheable::total         2326                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus0.icache.overall_mshr_uncacheable_misses::.cpu_cluster.cpus0.inst         2326                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus0.icache.overall_mshr_uncacheable_misses::total         2326                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus0.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus0.inst    109697500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.icache.ReadReq_mshr_miss_latency::total    109697500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.icache.demand_mshr_miss_latency::.cpu_cluster.cpus0.inst    109697500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.icache.demand_mshr_miss_latency::total    109697500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.icache.overall_mshr_miss_latency::.cpu_cluster.cpus0.inst    109697500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.icache.overall_mshr_miss_latency::total    109697500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.icache.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst    159783000                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus0.icache.ReadReq_mshr_uncacheable_latency::total    159783000                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus0.icache.overall_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst    159783000                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus0.icache.overall_mshr_uncacheable_latency::total    159783000                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus0.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus0.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.icache.demand_mshr_miss_rate::.cpu_cluster.cpus0.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.icache.overall_mshr_miss_rate::.cpu_cluster.cpus0.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.inst 59585.822922                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.icache.ReadReq_avg_mshr_miss_latency::total 59585.822922                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.inst 59585.822922                       # average overall mshr miss latency
system.cpu_cluster.cpus0.icache.demand_avg_mshr_miss_latency::total 59585.822922                       # average overall mshr miss latency
system.cpu_cluster.cpus0.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.inst 59585.822922                       # average overall mshr miss latency
system.cpu_cluster.cpus0.icache.overall_avg_mshr_miss_latency::total 59585.822922                       # average overall mshr miss latency
system.cpu_cluster.cpus0.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst 68694.325021                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus0.icache.ReadReq_avg_mshr_uncacheable_latency::total 68694.325021                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus0.icache.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst 68694.325021                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus0.icache.overall_avg_mshr_uncacheable_latency::total 68694.325021                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus0.icache.replacements         1114                       # number of replacements
system.cpu_cluster.cpus0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.itb_walker_cache.tags.tagsinuse     3.286020                       # Cycle average of tags in use
system.cpu_cluster.cpus0.itb_walker_cache.tags.total_refs           12                       # Total number of references to valid blocks.
system.cpu_cluster.cpus0.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus0.itb_walker_cache.tags.avg_refs            2                       # Average number of references to valid blocks.
system.cpu_cluster.cpus0.itb_walker_cache.tags.warmup_cycle    171228500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus0.itb_walker_cache.tags.occ_blocks::.cpu_cluster.cpus0.itb.walker     3.286020                       # Average occupied blocks per requestor
system.cpu_cluster.cpus0.itb_walker_cache.tags.occ_percent::.cpu_cluster.cpus0.itb.walker     0.205376                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.itb_walker_cache.tags.occ_percent::total     0.205376                       # Average percentage of cache occupancy
system.cpu_cluster.cpus0.itb_walker_cache.tags.occ_task_id_blocks::1023            4                       # Occupied blocks per task id
system.cpu_cluster.cpus0.itb_walker_cache.tags.age_task_id_blocks_1023::4            4                       # Occupied blocks per task id
system.cpu_cluster.cpus0.itb_walker_cache.tags.occ_task_id_percent::1023     0.250000                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus0.itb_walker_cache.tags.tag_accesses          102                       # Number of tag accesses
system.cpu_cluster.cpus0.itb_walker_cache.tags.data_accesses          102                       # Number of data accesses
system.cpu_cluster.cpus0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_hits::.cpu_cluster.cpus0.itb.walker            6                       # number of ReadReq hits
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu_cluster.cpus0.itb_walker_cache.demand_hits::.cpu_cluster.cpus0.itb.walker            6                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu_cluster.cpus0.itb_walker_cache.overall_hits::.cpu_cluster.cpus0.itb.walker            6                       # number of overall hits
system.cpu_cluster.cpus0.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_misses::.cpu_cluster.cpus0.itb.walker            6                       # number of ReadReq misses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu_cluster.cpus0.itb_walker_cache.demand_misses::.cpu_cluster.cpus0.itb.walker            6                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.itb_walker_cache.demand_misses::total            6                       # number of demand (read+write) misses
system.cpu_cluster.cpus0.itb_walker_cache.overall_misses::.cpu_cluster.cpus0.itb.walker            6                       # number of overall misses
system.cpu_cluster.cpus0.itb_walker_cache.overall_misses::total            6                       # number of overall misses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_miss_latency::.cpu_cluster.cpus0.itb.walker       392250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_miss_latency::total       392250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.demand_miss_latency::.cpu_cluster.cpus0.itb.walker       392250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.demand_miss_latency::total       392250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.overall_miss_latency::.cpu_cluster.cpus0.itb.walker       392250                       # number of overall miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.overall_miss_latency::total       392250                       # number of overall miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_accesses::.cpu_cluster.cpus0.itb.walker           12                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_accesses::total           12                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus0.itb_walker_cache.demand_accesses::.cpu_cluster.cpus0.itb.walker           12                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.itb_walker_cache.demand_accesses::total           12                       # number of demand (read+write) accesses
system.cpu_cluster.cpus0.itb_walker_cache.overall_accesses::.cpu_cluster.cpus0.itb.walker           12                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.itb_walker_cache.overall_accesses::total           12                       # number of overall (read+write) accesses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_miss_rate::.cpu_cluster.cpus0.itb.walker     0.500000                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_miss_rate::total     0.500000                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus0.itb_walker_cache.demand_miss_rate::.cpu_cluster.cpus0.itb.walker     0.500000                       # miss rate for demand accesses
system.cpu_cluster.cpus0.itb_walker_cache.demand_miss_rate::total     0.500000                       # miss rate for demand accesses
system.cpu_cluster.cpus0.itb_walker_cache.overall_miss_rate::.cpu_cluster.cpus0.itb.walker     0.500000                       # miss rate for overall accesses
system.cpu_cluster.cpus0.itb_walker_cache.overall_miss_rate::total     0.500000                       # miss rate for overall accesses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu_cluster.cpus0.itb.walker        65375                       # average ReadReq miss latency
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_avg_miss_latency::total        65375                       # average ReadReq miss latency
system.cpu_cluster.cpus0.itb_walker_cache.demand_avg_miss_latency::.cpu_cluster.cpus0.itb.walker        65375                       # average overall miss latency
system.cpu_cluster.cpus0.itb_walker_cache.demand_avg_miss_latency::total        65375                       # average overall miss latency
system.cpu_cluster.cpus0.itb_walker_cache.overall_avg_miss_latency::.cpu_cluster.cpus0.itb.walker        65375                       # average overall miss latency
system.cpu_cluster.cpus0.itb_walker_cache.overall_avg_miss_latency::total        65375                       # average overall miss latency
system.cpu_cluster.cpus0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_mshr_misses::.cpu_cluster.cpus0.itb.walker            6                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus0.itb_walker_cache.demand_mshr_misses::.cpu_cluster.cpus0.itb.walker            6                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.itb_walker_cache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus0.itb_walker_cache.overall_mshr_misses::.cpu_cluster.cpus0.itb.walker            6                       # number of overall MSHR misses
system.cpu_cluster.cpus0.itb_walker_cache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker       386250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_mshr_miss_latency::total       386250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.demand_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker       386250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.demand_mshr_miss_latency::total       386250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.overall_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker       386250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.overall_mshr_miss_latency::total       386250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus0.itb.walker     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus0.itb_walker_cache.demand_mshr_miss_rate::.cpu_cluster.cpus0.itb.walker     0.500000                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.itb_walker_cache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus0.itb_walker_cache.overall_mshr_miss_rate::.cpu_cluster.cpus0.itb.walker     0.500000                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.itb_walker_cache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker        64375                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        64375                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker        64375                       # average overall mshr miss latency
system.cpu_cluster.cpus0.itb_walker_cache.demand_avg_mshr_miss_latency::total        64375                       # average overall mshr miss latency
system.cpu_cluster.cpus0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker        64375                       # average overall mshr miss latency
system.cpu_cluster.cpus0.itb_walker_cache.overall_avg_mshr_miss_latency::total        64375                       # average overall mshr miss latency
system.cpu_cluster.cpus0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus1.branchPred.lookups            9                       # Number of BP lookups
system.cpu_cluster.cpus1.branchPred.condPredicted            5                       # Number of conditional branches predicted
system.cpu_cluster.cpus1.branchPred.condIncorrect            2                       # Number of conditional branches incorrect
system.cpu_cluster.cpus1.branchPred.BTBLookups            4                       # Number of BTB lookups
system.cpu_cluster.cpus1.branchPred.BTBHits            0                       # Number of BTB hits
system.cpu_cluster.cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.cpu_cluster.cpus1.branchPred.usedRAS            0                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus1.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.cpu_cluster.cpus1.branchPred.indirectMisses            4                       # Number of indirect misses.
system.cpu_cluster.cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.dtb.inst_hits              0                       # ITB inst hits
system.cpu_cluster.cpus1.dtb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus1.dtb.read_hits              0                       # DTB read hits
system.cpu_cluster.cpus1.dtb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus1.dtb.write_hits             0                       # DTB write hits
system.cpu_cluster.cpus1.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus1.dtb.flush_tlb              1                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus1.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus1.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus1.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus1.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus1.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus1.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus1.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus1.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus1.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus1.dtb.hits                   0                       # DTB hits
system.cpu_cluster.cpus1.dtb.misses                 0                       # DTB misses
system.cpu_cluster.cpus1.dtb.accesses               0                       # DTB accesses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus1.itb.inst_hits              0                       # ITB inst hits
system.cpu_cluster.cpus1.itb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus1.itb.read_hits              0                       # DTB read hits
system.cpu_cluster.cpus1.itb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus1.itb.write_hits             0                       # DTB write hits
system.cpu_cluster.cpus1.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus1.itb.flush_tlb              1                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus1.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus1.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus1.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus1.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus1.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus1.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus1.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus1.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus1.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus1.itb.hits                   0                       # DTB hits
system.cpu_cluster.cpus1.itb.misses                 0                       # DTB misses
system.cpu_cluster.cpus1.itb.accesses               0                       # DTB accesses
system.cpu_cluster.cpus1.numPwrStateTransitions            3                       # Number of power state transitions
system.cpu_cluster.cpus1.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateClkGateDist::mean 35878918375.500000                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateClkGateDist::stdev 50740452614.941750                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateClkGateDist::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateClkGateDist::5e+10-1e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateClkGateDist::min_value          251                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateClkGateDist::max_value  71757836500                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateClkGateDist::total            2                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus1.pwrStateResidencyTicks::ON       480499                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.pwrStateResidencyTicks::CLK_GATED  71757836751                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.numCycles               2117                       # number of cpu cycles simulated
system.cpu_cluster.cpus1.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus1.committedInsts            17                       # Number of instructions committed
system.cpu_cluster.cpus1.committedOps              17                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus1.discardedOps               9                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus1.numFetchSuspends            2                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus1.quiesceCycles              1                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu_cluster.cpus1.cpi               124.529412                       # CPI: cycles per instruction
system.cpu_cluster.cpus1.ipc                 0.008030                       # IPC: instructions per cycle
system.cpu_cluster.cpus1.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::IntAlu           14     82.35%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::IntMult            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::IntDiv            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatCvt            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatMult            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatDiv            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatSqrt            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdAddAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdAlu            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdCvt            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdMult            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdShift            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdShiftAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdSqrt            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatAlu            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatCvt            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatDiv            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatMult            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdFloatSqrt            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdAes            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdAesMix            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdSha1Hash            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdSha1Hash2            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdSha256Hash            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdSha256Hash2            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdShaSigma2            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::SimdShaSigma3            0      0.00%     82.35% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::MemRead            3     17.65%    100.00% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::MemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus1.op_class_0::total           17                       # Class of committed instruction
system.cpu_cluster.cpus1.kern.inst.arm              0                       # number of arm instructions executed
system.cpu_cluster.cpus1.kern.inst.quiesce            2                       # number of quiesce instructions executed
system.cpu_cluster.cpus1.tickCycles                82                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus1.idleCycles              2035                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus1.fetch2.int_instructions           33                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus1.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus1.fetch2.vec_instructions            0                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus1.fetch2.load_instructions           18                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus1.fetch2.store_instructions           10                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.dcache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus1.dcache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus1.dcache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus1.dcache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus1.dcache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus1.dcache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus1.dcache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus1.dcache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.dcache.ReadReq_mshr_uncacheable::.cpu_cluster.cpus1.data            3                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus1.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus1.dcache.overall_mshr_uncacheable_misses::.cpu_cluster.cpus1.data            3                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus1.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus1.dcache.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus1.data       170500                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus1.dcache.ReadReq_mshr_uncacheable_latency::total       170500                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus1.dcache.overall_mshr_uncacheable_latency::.cpu_cluster.cpus1.data       170500                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus1.dcache.overall_mshr_uncacheable_latency::total       170500                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.data 56833.333333                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 56833.333333                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus1.dcache.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.data 56833.333333                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus1.dcache.overall_avg_mshr_uncacheable_latency::total 56833.333333                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus1.dcache.replacements            0                       # number of replacements
system.cpu_cluster.cpus1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.icache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus1.icache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus1.icache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus1.icache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus1.icache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus1.icache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus1.icache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus1.icache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.icache.ReadReq_mshr_uncacheable::.cpu_cluster.cpus1.inst           10                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus1.icache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus1.icache.overall_mshr_uncacheable_misses::.cpu_cluster.cpus1.inst           10                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus1.icache.overall_mshr_uncacheable_misses::total           10                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus1.icache.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst       497250                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus1.icache.ReadReq_mshr_uncacheable_latency::total       497250                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus1.icache.overall_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst       497250                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus1.icache.overall_mshr_uncacheable_latency::total       497250                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus1.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst        49725                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus1.icache.ReadReq_avg_mshr_uncacheable_latency::total        49725                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus1.icache.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst        49725                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus1.icache.overall_avg_mshr_uncacheable_latency::total        49725                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus1.icache.replacements            0                       # number of replacements
system.cpu_cluster.cpus1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.tagsinuse     16247.378875                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs         2587030                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.sampled_refs       2469262                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.avg_refs          1.047694                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle     205616000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.tags.occ_blocks::.writebacks 16247.378875                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.991661                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.991661                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024        16004                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          515                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1         2059                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2        13430                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.976807                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.tag_accesses      81690462                       # Number of tag accesses
system.cpu_cluster.l2.tags.data_accesses     81690462                       # Number of data accesses
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks      2468148                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total      2468148                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackClean_hits::.writebacks         1114                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_hits::total         1114                       # number of WritebackClean hits
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus0.data        24585                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total        24585                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadCleanReq_hits::.cpu_cluster.cpus0.inst          378                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_hits::total          378                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus0.data        92805                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total        92805                       # number of ReadSharedReq hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus0.inst          378                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus0.data       117390                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total       117768                       # number of demand (read+write) hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus0.inst          378                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus0.data       117390                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total       117768                       # number of overall hits
system.cpu_cluster.l2.UpgradeReq_misses::.cpu_cluster.cpus0.data            2                       # number of UpgradeReq misses
system.cpu_cluster.l2.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus0.data       161381                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total       161381                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus0.dtb.walker            9                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus0.itb.walker            5                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus0.inst         1463                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::total         1477                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus0.data       529990                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total       529990                       # number of ReadSharedReq misses
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus0.data      1665355                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::total      1665355                       # number of InvalidateReq misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus0.dtb.walker            9                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus0.itb.walker            5                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus0.inst         1463                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus0.data       691371                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total       692848                       # number of demand (read+write) misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus0.dtb.walker            9                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus0.itb.walker            5                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus0.inst         1463                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus0.data       691371                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total       692848                       # number of overall misses
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus0.data  11517200000                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total  11517200000                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus0.dtb.walker       825250                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus0.itb.walker       378000                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus0.inst    107546750                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::total    108750000                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus0.data  37366834500                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total  37366834500                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus0.dtb.walker       825250                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus0.itb.walker       378000                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus0.inst    107546750                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus0.data  48884034500                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total  48992784500                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus0.dtb.walker       825250                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus0.itb.walker       378000                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus0.inst    107546750                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus0.data  48884034500                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total  48992784500                       # number of overall miss cycles
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks      2468148                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total      2468148                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::.writebacks         1114                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::total         1114                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.UpgradeReq_accesses::.cpu_cluster.cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu_cluster.l2.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus0.data       185966                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total       185966                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus0.dtb.walker            9                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus0.itb.walker            5                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus0.inst         1841                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::total         1855                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus0.data       622795                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total       622795                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus0.data      1665355                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::total      1665355                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus0.dtb.walker            9                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus0.itb.walker            5                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus0.inst         1841                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus0.data       808761                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total       810616                       # number of demand (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus0.dtb.walker            9                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus0.itb.walker            5                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus0.inst         1841                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus0.data       808761                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total       810616                       # number of overall (read+write) accesses
system.cpu_cluster.l2.UpgradeReq_miss_rate::.cpu_cluster.cpus0.data            1                       # miss rate for UpgradeReq accesses
system.cpu_cluster.l2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus0.data     0.867798                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.867798                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus0.dtb.walker            1                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus0.itb.walker            1                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus0.inst     0.794677                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::total     0.796226                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus0.data     0.850986                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.850986                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus0.data            1                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus0.dtb.walker            1                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus0.itb.walker            1                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus0.inst     0.794677                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus0.data     0.854852                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.854718                       # miss rate for demand accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus0.dtb.walker            1                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus0.itb.walker            1                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus0.inst     0.794677                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus0.data     0.854852                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.854718                       # miss rate for overall accesses
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus0.data 71366.517744                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 71366.517744                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus0.dtb.walker 91694.444444                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus0.itb.walker        75600                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus0.inst 73511.107314                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::total 73628.977657                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus0.data 70504.791600                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 70504.791600                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus0.dtb.walker 91694.444444                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus0.itb.walker        75600                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus0.inst 73511.107314                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus0.data 70705.937189                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 70712.168470                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus0.dtb.walker 91694.444444                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus0.itb.walker        75600                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus0.inst 73511.107314                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus0.data 70705.937189                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 70712.168470                       # average overall miss latency
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.writebacks::.writebacks      2334754                       # number of writebacks
system.cpu_cluster.l2.writebacks::total       2334754                       # number of writebacks
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus0.data            1                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu_cluster.l2.CleanEvict_mshr_misses::.writebacks         5445                       # number of CleanEvict MSHR misses
system.cpu_cluster.l2.CleanEvict_mshr_misses::total         5445                       # number of CleanEvict MSHR misses
system.cpu_cluster.l2.UpgradeReq_mshr_misses::.cpu_cluster.cpus0.data            2                       # number of UpgradeReq MSHR misses
system.cpu_cluster.l2.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus0.data       161381                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total       161381                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus0.dtb.walker            9                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus0.itb.walker            5                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus0.inst         1463                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::total         1477                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus0.data       529989                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total       529989                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.CleanInvalidReq_mshr_misses::.cpu_cluster.cpus0.data            2                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.l2.CleanInvalidReq_mshr_misses::total            2                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus0.data      1665997                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::total      1665997                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus0.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus0.itb.walker            5                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus0.inst         1463                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus0.data       691370                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total       692847                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus0.dtb.walker            9                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus0.itb.walker            5                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus0.inst         1463                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus0.data       691370                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total       692847                       # number of overall MSHR misses
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::.cpu_cluster.cpus0.inst         2326                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::.cpu_cluster.cpus0.data           14                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::.cpu_cluster.cpus1.inst           10                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::.cpu_cluster.cpus1.data            3                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::total         2353                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.WriteReq_mshr_uncacheable::.cpu_cluster.cpus0.data         2577                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.l2.WriteReq_mshr_uncacheable::total         2577                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::.cpu_cluster.cpus0.inst         2326                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::.cpu_cluster.cpus0.data         2591                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::.cpu_cluster.cpus1.inst           10                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::.cpu_cluster.cpus1.data            3                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::total         4930                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.UpgradeReq_mshr_miss_latency::.cpu_cluster.cpus0.data        24500                       # number of UpgradeReq MSHR miss cycles
system.cpu_cluster.l2.UpgradeReq_mshr_miss_latency::total        24500                       # number of UpgradeReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus0.data  11315473501                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total  11315473501                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker       814000                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker       371750                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus0.inst    105718000                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::total    106903750                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus0.data  36704287750                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total  36704287750                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_latency::.cpu_cluster.cpus0.data        30000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_latency::total        30000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus0.data  27423799000                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::total  27423799000                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker       814000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker       371750                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus0.inst    105718000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus0.data  48019761251                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total  48126665001                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker       814000                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker       371750                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus0.inst    105718000                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus0.data  48019761251                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total  48126665001                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst    146408500                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus0.data       802000                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst       439500                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus1.data       161500                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::total    147811500                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst    146408500                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::.cpu_cluster.cpus0.data       802000                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst       439500                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::.cpu_cluster.cpus1.data       161500                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::total    147811500                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu_cluster.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu_cluster.l2.UpgradeReq_mshr_miss_rate::.cpu_cluster.cpus0.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu_cluster.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus0.data     0.867798                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.867798                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus0.dtb.walker            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus0.itb.walker            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus0.inst     0.794677                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::total     0.796226                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus0.data     0.850985                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.850985                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_rate::.cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus0.data     1.000386                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::total     1.000386                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus0.dtb.walker            1                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus0.itb.walker            1                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus0.inst     0.794677                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus0.data     0.854851                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.854717                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus0.dtb.walker            1                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus0.itb.walker            1                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus0.inst     0.794677                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus0.data     0.854851                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.854717                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.UpgradeReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data        12250                       # average UpgradeReq mshr miss latency
system.cpu_cluster.l2.UpgradeReq_avg_mshr_miss_latency::total        12250                       # average UpgradeReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 70116.516201                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 70116.516201                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker 90444.444444                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker        74350                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.inst 72261.107314                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::total 72378.977657                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 69254.810477                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 69254.810477                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.CleanInvalidReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data        15000                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.l2.CleanInvalidReq_avg_mshr_miss_latency::total        15000                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 16460.893387                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::total 16460.893387                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker 90444.444444                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker        74350                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.inst 72261.107314                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 69455.951590                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 69462.182850                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.dtb.walker 90444.444444                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.itb.walker        74350                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.inst 72261.107314                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus0.data 69455.951590                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 69462.182850                       # average overall mshr miss latency
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst 62944.325021                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.data 57285.714286                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst        43950                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.data 53833.333333                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::total 62818.317042                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.inst 62944.325021                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus0.data   309.532999                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.inst        43950                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus1.data 53833.333333                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::total 29982.048682                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.replacements            2335490                       # number of replacements
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests      4951467                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests      2474721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops            3                       # Total number of snoops made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.trans_dist::ReadReq         2353                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadResp       627007                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WriteReq         2577                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WriteResp         2577                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty      4802902                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackClean         1114                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WriteClean            1                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanEvict         6190                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq       185966                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp       185966                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadCleanReq         1860                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq       622795                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanInvalidReq            2                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanInvalidResp            2                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateReq      1665997                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateResp      1665997                       # Transaction distribution
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus0.icache.mem_side::system.cpu_cluster.l2.cpu_side         9448                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus0.dcache.mem_side::system.cpu_cluster.l2.cpu_side      7428308                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus0.itb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus0.dtb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus1.icache.mem_side::system.cpu_cluster.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus1.dcache.mem_side::system.cpu_cluster.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total      7437815                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus0.icache.mem_side::system.cpu_cluster.l2.cpu_side       337984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus0.dcache.mem_side::system.cpu_cluster.l2.cpu_side    209742880                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus0.itb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus0.dtb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus1.icache.mem_side::system.cpu_cluster.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus1.dcache.mem_side::system.cpu_cluster.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total    210082424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.snoops             2335495                       # Total snoops (count)
system.cpu_cluster.toL2Bus.snoopTraffic     149424576                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples      4817171                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.000007                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.003090                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0      4817146    100.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1           18      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            7      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::3            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::4            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::5            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::6            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::7            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::8            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total      4817171                       # Request fanout histogram
system.cpu_cluster.toL2Bus.reqLayer0.occupancy   1857091621                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy      2083500                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy    821531878                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer2.occupancy         3000                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer3.occupancy         6500                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer4.occupancy         5000                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer5.occupancy         1500                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (%)
system.iobridge.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                   4                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  4                       # Transaction distribution
system.iobus.pkt_count_system.iobridge.master::system.realview.realview_io.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::system.realview.uart.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::total            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.realview.realview_io.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.realview.uart.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                 4750                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                 4000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy                4000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests       4700344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2341514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2353                       # Transaction distribution
system.membus.trans_dist::ReadResp             533819                       # Transaction distribution
system.membus.trans_dist::WriteReq               2577                       # Transaction distribution
system.membus.trans_dist::WriteResp              2577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2334751                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6181                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161381                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161381                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         531466                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1665997                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port      5402420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.iobridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total      5402488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5402488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port    193935084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.iobridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.bootmem.port         1468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total    193936568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193936568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2363784                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2363784    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2363784                       # Request fanout histogram
system.membus.reqLayer0.occupancy         15458161500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy                8250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy               41968                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         3656751500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.pci_devices.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  71758317250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
