m255
K3
13
cModel Technology
Z0 dE:\FPGA_experiment\experiment\tst1_ymq38\simulation\qsim
vtst1_38
Z1 !s100 m3BY<3F4<BZ2H=SSXkM:j1
Z2 IhQ_lRfYTVmP3g[RV?J_>c1
Z3 Vgeb;C2:T13KX1elcjbCoC0
Z4 dE:\FPGA_experiment\experiment\tst1_ymq38\simulation\qsim
Z5 w1652693813
Z6 8tst1_38.vo
Z7 Ftst1_38.vo
L0 31
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -work|work|tst1_38.vo|
Z10 o-work work -O0
!i10b 1
!s85 0
Z11 !s108 1652693813.842000
Z12 !s107 tst1_38.vo|
!s101 -O0
vtst1_38_vlg_check_tst
!i10b 1
Z13 !s100 T9c`Z`M0E6n;8AR]^Oi@J0
Z14 IURTS?aHmVEg:nmiO[<Ld]0
Z15 V=g?FhYA8JKCUklKYWEUV:1
R4
Z16 w1652693812
Z17 8tst1_38.vwf.vt
Z18 Ftst1_38.vwf.vt
L0 61
R8
r1
!s85 0
31
Z19 !s108 1652693813.918000
Z20 !s107 tst1_38.vwf.vt|
Z21 !s90 -work|work|tst1_38.vwf.vt|
!s101 -O0
R10
vtst1_38_vlg_sample_tst
!i10b 1
Z22 !s100 idjHA;iZWEA]=F3d7oRai1
Z23 II_Xh1N4?2XaM@6I??UgFl0
Z24 Vo73cdnKNGYEE:_;e4^ORB3
R4
R16
R17
R18
L0 29
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
vtst1_38_vlg_vec_tst
!i10b 1
Z25 !s100 Z]GIh9SdX]=^k>BF1@S6V2
Z26 IRkfoB1Qf]RnOhK3jd[oIW2
Z27 VPV1k]emaooizV6M;e4ocB3
R4
R16
R17
R18
Z28 L0 345
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
