/* clcdc.c
     $Id$

   written by Marc Singer
   7 Dec 2004

   Copyright (C) 2004 Marc Singer

   -----------
   DESCRIPTION
   -----------

   Test code for the lcd controller.

   NOTES
   -----

   - The master clock is HCLK.  In the RCPC, it can be divided by a
     power of two, but there doesn't seem to be a good reason to do so
     since the LCD controller can divide by an arbitrary number of
     clocks.
   - The only significant difference between this implementation of
     the controller and the lh7a40x implementation is that the ALI
     includes a LCDVEEEN signal.  The lh7a40x used a signal from the
     CPLD.

*/

#define USE_PNG

#include <config.h>
#include <driver.h>
#include <service.h>
#include <linux/string.h>
#include <apex.h>
#include "hardware.h"


#if defined (USE_PNG)
#include <png.h>
const unsigned char rgbPNG[] = {
# include <splash/apex-png.h>
//# include <splash/cc-png.h>
};
#endif

static unsigned short __attribute__((section(".clcdc.xbss"))) 
     buffer[320*240];

/* msleep

   only works after the timer has been initialized.

*/

static void msleep (int ms)
{
  unsigned long time = timer_read ();
	
  do {
  } while (timer_delta (time, timer_read ()) < ms);
}

/* cannot do scaling without __divsi3 */
//#define I(c,i) ((c)*(i)/255)
#define I(c,i) (c)

static void draw_splash (void)
{
#if defined (USE_PNG)
  void* pv = open_png (rgbPNG, sizeof (rgbPNG));
  struct png_header hdr;
  unsigned short* ps = buffer;
  int i;
  int j;

  if (pv == 0)
    return;

  if (read_png_ihdr (pv, &hdr))
    goto fail;

  if (hdr.bit_depth != 8)
    goto fail;

  {
    for (i = hdr.height; i--; ) {
      const unsigned char* pb = read_png_row (pv);
      if (pb == NULL) {
	printf ("%s: read failed at %d\n", __FUNCTION__, i);
	goto fail;
      }
      switch (hdr.color_type) {
      case 2:			/* RGB */
	for (j = 0; j < hdr.width; ++j, ++ps)
	  *ps = 0
	    +   ((pb[j*3    ] & 0xf8) >> 3)
	    +   ((pb[j*3 + 1] & 0xf8) << 2)
	    +   ((pb[j*3 + 2] & 0xf8) << 7)
	    ;
	break;
      case 6:			/* RGBA */
	for (j = 0; j < hdr.width; ++j, ++ps)
	  *ps = ((pb[j*4    ] & 0xf8) >> 3)
	    +   ((pb[j*4 + 1] & 0xf8) << 2)
	    +   ((pb[j*4 + 2] & 0xf8) << 7);
	
	break;
      }
    }
  }

fail:
  close_png (pv);

#endif
}

static void clcdc_init (void)
{
//  PRINTF ("%s\n", __FUNCTION__);

#if !defined (USE_PNG)
  /* Color bars */
  {
    int i;
    for (i = 0; i < 320*240; ++i) {
      if (i > 3*(320*240)/4)
	buffer[i] = 0xffff;
      else if (i > 2*(320*240)/4)
	buffer[i] = I(0x1f,(i%240)*255/255)<<10;
      else if (i > 1*(320*240)/4)
	buffer[i] = I(0x1f,(i%240)*255/255)<<5;
      else if (i > 0*(320*240)/4)
	buffer[i] = I(0x1f,(i%240)*255/255)<<0;
    }
  }
#endif

  draw_splash ();

  RCPC_CTRL |= (1<<9); /* Unlock */

#if defined (CONFIG_ARCH_LH79520)
  RCPC_PERIPHCLKCTRL2 &= ~(1<<0);
  RCPC_PERIPHCLKSEL2 &= ~(1<<0); /* Use HCLK */
  RCPC_LCDCLKPRESCALE = (1>>1);	/* HCLK/1 */
#endif

#if defined (CONFIG_ARCH_LH79524) || defined (CONFIG_ARCH_LH79525)
  RCPC_PCLKCTRL1 &= ~(1<<0);
  RCPC_AHBCLKCTRL &= ~(1<<4);
//  RCPC_LCDPRE = (8>>1); 	/* HCLK divisor 8 */
  RCPC_LCDPRE = (1>>1); 	/* HCLK divisor 1 */
#endif

  RCPC_CTRL &= ~(1<<9); /* Lock */


#if defined (CONFIG_ARCH_LH79520)
  IOCON_LCDMUX |= (1<<28) | (1<<27) | (1<<26) | (1<<25) | (1<<24)
    | (1<<21) | (1<<20) | (1<<19) | (1<<18) | (1<<15) | (1<<12) | (1<<11)
    | (1<<10) | (1<<3) | (1<<2);
  MASK_AND_SET (IOCON_LCDMUX, 3<<22, 2<<22); /* All for HR-TFT */
  MASK_AND_SET (IOCON_LCDMUX, 3<<16, 2<<16);
  MASK_AND_SET (IOCON_LCDMUX, 3<<13, 2<<13);
  MASK_AND_SET (IOCON_LCDMUX, 3<<8,  2<<8);
  MASK_AND_SET (IOCON_LCDMUX, 3<<6,  2<<6);
  MASK_AND_SET (IOCON_LCDMUX, 3<<4,  0<<4);
  MASK_AND_SET (IOCON_LCDMUX, 3<<0,  2<<0);
//  IOCON_LCDMUX = 0x1fbeda9e;
#endif

#if defined (CONFIG_ARCH_LH79524) || defined (CONFIG_ARCH_LH79525)
  MASK_AND_SET (IOCON_MUXCTL1,
		(3<<2)|(3<<0),
		(1<<2)|(1<<0));
  MASK_AND_SET (IOCON_RESCTL1,
		(3<<2)|(3<<0),
		(0<<2)|(0<<0));

  MASK_AND_SET (IOCON_MUXCTL19,
		(3<<12)|(3<<8)|(3<<4)|(3<<2), 
		/* LCDVEEN, LCDVDDEN, LCDREV, LCDCLS */
		(1<<12)|(1<<8)|(2<<4)|(1<<2));
  MASK_AND_SET (IOCON_RESCTL19,
		(3<<12)|(3<<8)|(3<<4)|(3<<2), 
		(0<<12)|(0<<8)|(0<<4)|(0<<2));

  MASK_AND_SET (IOCON_MUXCTL20, 
		(3<<14)|(3<<10)|(3<<6)|(3<<2)|(3<<0), 
		/* LCDPS, LCDDCLK, LCDHRLP, LCDSPS, LCDSPL */
		(1<<14)|(1<<10)|(2<<6)|(2<<2)|(2<<0)); 
  MASK_AND_SET (IOCON_RESCTL20, 
		(3<<14)|(3<<10)|(3<<6)|(3<<2)|(3<<0), 
		(0<<14)|(0<<10)|(0<<6)|(0<<2)|(0<<0)); 
  
  MASK_AND_SET (IOCON_MUXCTL21, 
		(3<<10)|(3<<8)|(3<<6)|(3<<4)|(3<<2)|(3<<0), 
		(1<<10)|(1<<8)|(1<<6)|(1<<4)|(1<<2)|(1<<0));
  MASK_AND_SET (IOCON_RESCTL21, 
		(3<<10)|(3<<8)|(3<<6)|(3<<4)|(3<<2)|(3<<0), 
		(1<<10)|(1<<8)|(1<<6)|(1<<4)|(1<<2)|(1<<0));

  MASK_AND_SET (IOCON_MUXCTL22,
		(3<<14)|(3<<12)|(3<<10)|(3<<8)|(3<<6)|(3<<4)|(3<<2)|(3<<0), 
		(1<<14)|(1<<12)|(1<<10)|(1<<8)|(1<<6)|(1<<4)|(1<<2)|(1<<0)); 
  MASK_AND_SET (IOCON_RESCTL22, 
		(3<<14)|(3<<12)|(3<<10)|(3<<8)|(3<<6)|(3<<4)|(3<<2)|(3<<0), 
		(0<<14)|(0<<12)|(0<<10)|(0<<8)|(0<<6)|(0<<4)|(0<<2)|(0<<0)); 
#endif

  CLCDC_TIMING0   = 0x0e143c38;
  CLCDC_TIMING1   = 0x075f013f;
  CLCDC_TIMING2   = 0x00ef300e;
  CLCDC_UPBASE    = (unsigned long) buffer;
  CLCDC_CTRL      = 0x00010028;
  ALI_SETUP	  = 0x00000efd;
#if defined (CONFIG_ARCH_LH79520)
  ALI_CTRL	  = 0x00000003; /* SPS & CLS */
#endif
#if defined (CONFIG_ARCH_LH79524) || defined (CONFIG_ARCH_LH79525)
  ALI_CTRL	  = 0x00000013;	/* VEEEN & SPS & CLS*/
#endif
  ALI_TIMING1     = 0x0000087d;
  ALI_TIMING2     = 0x00009ad0;

  CLCDC_CTRL     |= (1<<0); /* Enable CLCDC */
#if defined CPLD_CTRL1_LCD_POWER_EN
  MASK_AND_SET (CPLD_CTRL1, 
		CPLD_CTRL1_LCD_POWER_EN | CPLD_CTRL1_LCD_OE,
		CPLD_CTRL1_LCD_POWER_EN);
#endif
  msleep (20);			/* Wait 20ms for digital signals  */
  CLCDC_CTRL     |= (1<<11); /* Apply power */
#if defined CPLD_CTRL1_LCD_BACKLIGHT_EN
  CPLD_CTRL1 |= CPLD_CTRL1_LCD_BACKLIGHT_EN;
#endif
}

static void clcdc_release (void)
{
#if defined CPLD_CTRL1_LCD_BACKLIGHT_EN
  CPLD_CTRL1 &= ~CPLD_CTRL1_LCD_BACKLIGHT_EN;
#endif
  CLCDC_CTRL &= ~(1<<11); /* Remove power */
  msleep (20);			/* Wait 20ms */
  CLCDC_CTRL &= ~(1<<0); /* Disable CLCDC controller */
#if defined CPLD_CTRL1_LCD_POWER_EN
  MASK_AND_SET (CPLD_CTRL1, 
		CPLD_CTRL1_LCD_POWER_EN | CPLD_CTRL1_LCD_OE,
		CPLD_CTRL1_LCD_OE);
#endif

				/*  Shutdown all the clocks */
  RCPC_CTRL	  |=  (1<<9); /* Unlock */

#if defined (CONFIG_ARCH_LH79520)
  RCPC_PERIPHCLKCTRL2 |= (1<<0);
#endif

#if defined (CONFIG_ARCH_LH79524) || defined (CONFIG_ARCH_LH79525)
  RCPC_PCLKCTRL1  |=   1<<0;
  RCPC_AHBCLKCTRL |=   1<<4;
#endif

  RCPC_CTRL	  &= ~(1<<9); /* Lock */
}

static __service_7 struct service_d lpd79524_clcdc_service = {
  .init = clcdc_init,
  .release = clcdc_release,
};
