
ubuntu-preinstalled/fdtput:     file format elf32-littlearm


Disassembly of section .init:

00000ae0 <.init>:
 ae0:	push	{r3, lr}
 ae4:	bl	147c <__assert_fail@plt+0x78c>
 ae8:	pop	{r3, pc}

Disassembly of section .plt:

00000aec <__cxa_finalize@plt-0x14>:
 aec:	push	{lr}		; (str lr, [sp, #-4]!)
 af0:	ldr	lr, [pc, #4]	; afc <__cxa_finalize@plt-0x4>
 af4:	add	lr, pc, lr
 af8:	ldr	pc, [lr, #8]!
 afc:	andeq	r2, r1, r0, lsr #8

00000b00 <__cxa_finalize@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #73728	; 0x12000
 b08:	ldr	pc, [ip, #1056]!	; 0x420

00000b0c <strtol@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #73728	; 0x12000
 b14:	ldr	pc, [ip, #1048]!	; 0x418

00000b18 <read@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #73728	; 0x12000
 b20:	ldr	pc, [ip, #1040]!	; 0x410

00000b24 <free@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #73728	; 0x12000
 b2c:	ldr	pc, [ip, #1032]!	; 0x408

00000b30 <__vsnprintf_chk@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #73728	; 0x12000
 b38:	ldr	pc, [ip, #1024]!	; 0x400

00000b3c <memcpy@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #73728	; 0x12000
 b44:	ldr	pc, [ip, #1016]!	; 0x3f8

00000b48 <fdt_strerror@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #73728	; 0x12000
 b50:	ldr	pc, [ip, #1008]!	; 0x3f0

00000b54 <__stack_chk_fail@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #73728	; 0x12000
 b5c:	ldr	pc, [ip, #1000]!	; 0x3e8

00000b60 <fdt_add_subnode_namelen@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #73728	; 0x12000
 b68:	ldr	pc, [ip, #992]!	; 0x3e0

00000b6c <realloc@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #73728	; 0x12000
 b74:	ldr	pc, [ip, #984]!	; 0x3d8

00000b78 <fdt_del_node@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #73728	; 0x12000
 b80:	ldr	pc, [ip, #976]!	; 0x3d0

00000b84 <fwrite@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #968]!	; 0x3c8

00000b90 <fdt_add_subnode@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #960]!	; 0x3c0

00000b9c <malloc@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #952]!	; 0x3b8

00000ba8 <__libc_start_main@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #944]!	; 0x3b0

00000bb4 <strerror@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #936]!	; 0x3a8

00000bc0 <__vfprintf_chk@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #73728	; 0x12000
 bc8:	ldr	pc, [ip, #928]!	; 0x3a0

00000bcc <__gmon_start__@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #920]!	; 0x398

00000bd8 <open@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #73728	; 0x12000
 be0:	ldr	pc, [ip, #912]!	; 0x390

00000be4 <getopt_long@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #73728	; 0x12000
 bec:	ldr	pc, [ip, #904]!	; 0x388

00000bf0 <__ctype_b_loc@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #73728	; 0x12000
 bf8:	ldr	pc, [ip, #896]!	; 0x380

00000bfc <exit@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #73728	; 0x12000
 c04:	ldr	pc, [ip, #888]!	; 0x378

00000c08 <strlen@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #73728	; 0x12000
 c10:	ldr	pc, [ip, #880]!	; 0x370

00000c14 <fdt_open_into@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #872]!	; 0x368

00000c20 <strchr@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #73728	; 0x12000
 c28:	ldr	pc, [ip, #864]!	; 0x360

00000c2c <fdt_pack@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #73728	; 0x12000
 c34:	ldr	pc, [ip, #856]!	; 0x358

00000c38 <fdt_setprop@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #848]!	; 0x350

00000c44 <__errno_location@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #840]!	; 0x348

00000c50 <__isoc99_sscanf@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #832]!	; 0x340

00000c5c <putchar@plt>:
 c5c:			; <UNDEFINED> instruction: 0xe7fd4778
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #73728	; 0x12000
 c68:	ldr	pc, [ip, #820]!	; 0x334

00000c6c <strncpy@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #73728	; 0x12000
 c74:	ldr	pc, [ip, #812]!	; 0x32c

00000c78 <fdt_subnode_offset_namelen@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #73728	; 0x12000
 c80:	ldr	pc, [ip, #804]!	; 0x324

00000c84 <__printf_chk@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #73728	; 0x12000
 c8c:	ldr	pc, [ip, #796]!	; 0x31c

00000c90 <write@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #73728	; 0x12000
 c98:	ldr	pc, [ip, #788]!	; 0x314

00000c9c <__fprintf_chk@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #73728	; 0x12000
 ca4:	ldr	pc, [ip, #780]!	; 0x30c

00000ca8 <fdt_get_property@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #73728	; 0x12000
 cb0:	ldr	pc, [ip, #772]!	; 0x304

00000cb4 <strrchr@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #73728	; 0x12000
 cbc:	ldr	pc, [ip, #764]!	; 0x2fc

00000cc0 <fdt_delprop@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #73728	; 0x12000
 cc8:	ldr	pc, [ip, #756]!	; 0x2f4

00000ccc <fdt_path_offset@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #73728	; 0x12000
 cd4:	ldr	pc, [ip, #748]!	; 0x2ec

00000cd8 <abort@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #73728	; 0x12000
 ce0:	ldr	pc, [ip, #740]!	; 0x2e4

00000ce4 <close@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #73728	; 0x12000
 cec:	ldr	pc, [ip, #732]!	; 0x2dc

00000cf0 <__assert_fail@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #73728	; 0x12000
 cf8:	ldr	pc, [ip, #724]!	; 0x2d4

Disassembly of section .text:

00000cfc <.text>:
     cfc:	svcmi	0x00f0e92d
     d00:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
     d04:	movwcs	r8, #2818	; 0xb02
     d08:			; <UNDEFINED> instruction: 0x169cf8df
     d0c:			; <UNDEFINED> instruction: 0xf8df4605
     d10:			; <UNDEFINED> instruction: 0x469a269c
     d14:			; <UNDEFINED> instruction: 0xf8df4479
     d18:			; <UNDEFINED> instruction: 0xf8df9698
     d1c:	umullslt	r8, r3, r8, r6
     d20:			; <UNDEFINED> instruction: 0xf10d588a
     d24:			; <UNDEFINED> instruction: 0xf8df0b30
     d28:	ldrbtmi	r7, [r9], #1680	; 0x690
     d2c:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
     d30:			; <UNDEFINED> instruction: 0xf04f9211
     d34:	ldrbtmi	r0, [pc], #-512	; d3c <__assert_fail@plt+0x4c>
     d38:	rscscc	pc, pc, #79	; 0x4f
     d3c:	andcc	pc, r8, fp, asr #17
     d40:	movwls	r9, #45836	; 0xb30c
     d44:	andcc	pc, ip, fp, asr #17
     d48:	ldrtmi	r9, [r1], -sp, lsl #4
     d4c:	strbmi	r4, [r2], -fp, asr #12
     d50:			; <UNDEFINED> instruction: 0xf8cd4628
     d54:			; <UNDEFINED> instruction: 0xf7ffa000
     d58:	mcrrne	15, 4, lr, r1, cr6
     d5c:	adchi	pc, r2, r0
     d60:	ldmdacs	r7!, {r0, r1, r2, r3, r4, r5, fp, ip, sp}
     d64:	movwge	sp, #10481	; 0x28f1
     d68:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
     d6c:			; <UNDEFINED> instruction: 0x47184413
     d70:	strdeq	r0, [r0], -r5
     d74:			; <UNDEFINED> instruction: 0xffffffdb
     d78:			; <UNDEFINED> instruction: 0xffffffdb
     d7c:			; <UNDEFINED> instruction: 0xffffffdb
     d80:			; <UNDEFINED> instruction: 0xffffffdb
     d84:			; <UNDEFINED> instruction: 0xffffffdb
     d88:			; <UNDEFINED> instruction: 0xffffffdb
     d8c:			; <UNDEFINED> instruction: 0xffffffdb
     d90:			; <UNDEFINED> instruction: 0xffffffdb
     d94:			; <UNDEFINED> instruction: 0xffffffdb
     d98:			; <UNDEFINED> instruction: 0xffffffdb
     d9c:			; <UNDEFINED> instruction: 0xffffffdb
     da0:			; <UNDEFINED> instruction: 0xffffffdb
     da4:			; <UNDEFINED> instruction: 0xffffffdb
     da8:			; <UNDEFINED> instruction: 0xffffffdb
     dac:			; <UNDEFINED> instruction: 0xffffffdb
     db0:			; <UNDEFINED> instruction: 0xffffffdb
     db4:			; <UNDEFINED> instruction: 0xffffffdb
     db8:			; <UNDEFINED> instruction: 0xffffffdb
     dbc:			; <UNDEFINED> instruction: 0xffffffdb
     dc0:			; <UNDEFINED> instruction: 0xffffffdb
     dc4:			; <UNDEFINED> instruction: 0xffffffdb
     dc8:			; <UNDEFINED> instruction: 0xffffffdb
     dcc:	strdeq	r0, [r0], -r1
     dd0:			; <UNDEFINED> instruction: 0xffffffdb
     dd4:			; <UNDEFINED> instruction: 0xffffffdb
     dd8:			; <UNDEFINED> instruction: 0xffffffdb
     ddc:			; <UNDEFINED> instruction: 0xffffffdb
     de0:			; <UNDEFINED> instruction: 0xffffffdb
     de4:			; <UNDEFINED> instruction: 0xffffffdb
     de8:			; <UNDEFINED> instruction: 0xffffffdb
     dec:			; <UNDEFINED> instruction: 0xffffffdb
     df0:			; <UNDEFINED> instruction: 0xffffffdb
     df4:			; <UNDEFINED> instruction: 0xffffffdb
     df8:			; <UNDEFINED> instruction: 0xffffffdb
     dfc:			; <UNDEFINED> instruction: 0xffffffdb
     e00:	andeq	r0, r0, pc, lsr #2
     e04:	andeq	r0, r0, r9, lsr #2
     e08:			; <UNDEFINED> instruction: 0xffffffdb
     e0c:			; <UNDEFINED> instruction: 0xffffffdb
     e10:			; <UNDEFINED> instruction: 0xffffffdb
     e14:	ldrdeq	r0, [r0], -r9
     e18:			; <UNDEFINED> instruction: 0xffffffdb
     e1c:			; <UNDEFINED> instruction: 0xffffffdb
     e20:			; <UNDEFINED> instruction: 0xffffffdb
     e24:			; <UNDEFINED> instruction: 0xffffffdb
     e28:			; <UNDEFINED> instruction: 0xffffffdb
     e2c:			; <UNDEFINED> instruction: 0xffffffdb
     e30:			; <UNDEFINED> instruction: 0xffffffdb
     e34:	andeq	r0, r0, r3, lsr #2
     e38:			; <UNDEFINED> instruction: 0xffffffdb
     e3c:	andeq	r0, r0, sp, lsl r1
     e40:			; <UNDEFINED> instruction: 0xffffffdb
     e44:	andeq	r0, r0, r7, ror #1
     e48:			; <UNDEFINED> instruction: 0xffffffdb
     e4c:	andeq	r0, r0, r1, ror #1
     e50:	movwls	r2, #58113	; 0xe301
     e54:			; <UNDEFINED> instruction: 0xf8dfe779
     e58:	bge	34e3f0 <_IO_stdin_used@@Base+0x34c34c>
     e5c:	ldmpl	fp!, {r0, r3, r4, r6, r9, sl, lr}^
     e60:			; <UNDEFINED> instruction: 0xf0006818
     e64:	stmdacs	r0, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
     e68:	svcge	0x006ff43f
     e6c:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     e70:	ldrbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     e74:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     e78:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     e7c:	orrseq	pc, r0, r3, lsl #2
     e80:	tstls	r0, r8, ror r4
     e84:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
     e88:			; <UNDEFINED> instruction: 0xf802f001
     e8c:	movwls	r2, #45826	; 0xb302
     e90:	movwcs	lr, #5979	; 0x175b
     e94:	ldrb	r9, [r8, -pc, lsl #6]
     e98:	movwls	r2, #45827	; 0xb303
     e9c:	movwcs	lr, #5973	; 0x1755
     ea0:	ldrb	r9, [r2, -fp, lsl #6]
     ea4:	strcc	pc, [r4, #-2271]!	; 0xfffff721
     ea8:	ldmpl	r9!, {r2, r9, sl, lr}^
     eac:	adcmi	r6, fp, #720896	; 0xb0000
     eb0:	rsbhi	pc, r9, #128, 4
     eb4:	eorge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     eb8:	b	13c8028 <_IO_stdin_used@@Base+0x13c5f84>
     ebc:	andvs	r0, sl, r3, lsl #23
     ec0:	svceq	0x0000f1ba
     ec4:	subshi	pc, pc, #0
     ec8:			; <UNDEFINED> instruction: 0xf10b9b0b
     ecc:	bne	feb412e4 <_IO_stdin_used@@Base+0xfeb3f240>
     ed0:	ldmdane	r2!, {r0, r1, r8, ip, pc}^
     ed4:	orrslt	r9, r3, r2, lsl #4
     ed8:	stcle	13, cr2, [r2], {-0}
     edc:			; <UNDEFINED> instruction: 0xf0002b03
     ee0:	tstcs	r0, sp, lsr #4
     ee4:			; <UNDEFINED> instruction: 0xf0004650
     ee8:	andls	pc, r9, fp, lsr #28
     eec:	blls	2edc74 <_IO_stdin_used@@Base+0x2ebbd0>
     ef0:	vqdmulh.s<illegal width 8>	d2, d0, d3
     ef4:	ldm	pc, {r0, r2, r4, r6, r9, pc}^	; <UNPREDICTABLE>
     ef8:			; <UNDEFINED> instruction: 0x13a4f003
     efc:	cfstrscs	mvf6, [r0, #-568]	; 0xfffffdc8
     f00:	andshi	pc, ip, #64, 6
     f04:	mvnle	r2, r1, lsl #26
     f08:	strbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     f0c:	addseq	pc, r0, #1073741826	; 0x40000002
     f10:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
     f14:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
     f18:	strbmi	r4, [r2], -fp, asr #12
     f1c:			; <UNDEFINED> instruction: 0xffb8f000
     f20:			; <UNDEFINED> instruction: 0xf10d9e02
     f24:	cdpne	8, 6, cr0, cr11, cr4, {1}
     f28:	rsble	r2, r5, r0, lsl #26
     f2c:	ldrmi	r9, [sp], -pc, lsl #24
     f30:	blls	13f090 <_IO_stdin_used@@Base+0x13cfec>
     f34:	strbmi	fp, [r9], -ip, asr #3
     f38:			; <UNDEFINED> instruction: 0xf0004640
     f3c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
     f40:	stmdals	r9, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
     f44:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
     f48:			; <UNDEFINED> instruction: 0xf8df2001
     f4c:			; <UNDEFINED> instruction: 0xf8df2488
     f50:	ldrbtmi	r3, [sl], #-1116	; 0xfffffba4
     f54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     f58:	subsmi	r9, sl, r1, lsl fp
     f5c:	andhi	pc, sl, #64	; 0x40
     f60:	ldc	0, cr11, [sp], #76	; 0x4c
     f64:	pop	{r1, r8, r9, fp, pc}
     f68:	strdcs	r8, [pc, -r0]!
     f6c:			; <UNDEFINED> instruction: 0xf7ff4648
     f70:	strmi	lr, [r7], -r2, lsr #29
     f74:			; <UNDEFINED> instruction: 0xf0002800
     f78:	pkhtbmi	r8, r3, r9, asr #3
     f7c:	blmi	7efb0 <_IO_stdin_used@@Base+0x7cf0c>
     f80:			; <UNDEFINED> instruction: 0xf7ff4658
     f84:	stcne	14, cr14, [r1, #-264]	; 0xfffffef8
     f88:			; <UNDEFINED> instruction: 0xf0219809
     f8c:	tstcc	r8, r3, lsl #2
     f90:	blx	abcf9a <_IO_stdin_used@@Base+0xabaef6>
     f94:			; <UNDEFINED> instruction: 0x900945b9
     f98:	strbmi	sp, [r9], -r5, lsl #4
     f9c:	mrc	7, 4, APSR_nzcv, cr6, cr15, {7}
     fa0:	vmull.p8	<illegal reg q8.5>, d0, d4
     fa4:	stmdals	r9, {r0, r3, r5, r6, r7, r8, pc}
     fa8:	ldrbmi	r4, [sl], -r1, lsr #12
     fac:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
     fb0:	ble	fee0afb8 <_IO_stdin_used@@Base+0xfee08f14>
     fb4:			; <UNDEFINED> instruction: 0xf04f4602
     fb8:			; <UNDEFINED> instruction: 0x465831ff
     fbc:	blx	ff0bcfc4 <_IO_stdin_used@@Base+0xff0baf20>
     fc0:	blls	faec4 <_IO_stdin_used@@Base+0xf8e20>
     fc4:			; <UNDEFINED> instruction: 0xf1052d01
     fc8:	ldmpl	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
     fcc:	stcls	13, cr13, [r2, #-80]	; 0xffffffb0
     fd0:	ldrtmi	r9, [r1], -r9, lsl #30
     fd4:	svccs	0x0004f855
     fd8:	andls	r4, r2, #56, 12	; 0x3800000
     fdc:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     fe0:	vmlane.f32	s18, s2, s4
     fe4:	orrhi	pc, r7, r0, asr #5
     fe8:			; <UNDEFINED> instruction: 0xf7ff4638
     fec:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
     ff0:	orrhi	pc, r8, r0, asr #5
     ff4:	mvnle	r3, r1, lsl #24
     ff8:			; <UNDEFINED> instruction: 0xf7ff9809
     ffc:	stmdbls	r9, {r3, r4, r9, sl, fp, sp, lr, pc}
    1000:			; <UNDEFINED> instruction: 0xf0004650
    1004:	strmi	pc, [r4], -r1, lsr #28
    1008:			; <UNDEFINED> instruction: 0xf7ff9809
    100c:	cdpne	13, 2, cr14, cr0, cr12, {4}
    1010:	andcs	fp, r1, r8, lsl pc
    1014:	ldrbmi	lr, [lr], #-1945	; 0xfffff867
    1018:	rscle	r2, sp, r0, lsl #26
    101c:			; <UNDEFINED> instruction: 0xf8569f09
    1020:	ldrtmi	r4, [r8], -r4, lsl #30
    1024:			; <UNDEFINED> instruction: 0xf7ff4621
    1028:	mcrne	14, 0, lr, cr1, cr2, {2}
    102c:	cmphi	ip, r0, asr #5	; <UNPREDICTABLE>
    1030:			; <UNDEFINED> instruction: 0xf7ff4638
    1034:	stmdacs	r0, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
    1038:	msrhi	(UNDEF: 107), r0
    103c:	mvnle	r3, r1, lsl #26
    1040:	stccs	7, cr14, [r1, #-872]	; 0xfffffc98
    1044:	orrhi	pc, sl, r0, asr #6
    1048:	teqlt	fp, pc, lsl #22
    104c:	stmdage	r9, {r0, r1, r8, r9, fp, ip, pc}
    1050:			; <UNDEFINED> instruction: 0xf00058f1
    1054:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    1058:	svcge	0x0076f47f
    105c:	vstrcc	d9, [r2, #-56]	; 0xffffffc8
    1060:			; <UNDEFINED> instruction: 0xf1029a02
    1064:	blcs	348c <_IO_stdin_used@@Base+0x13e8>
    1068:	rschi	pc, r4, r0, asr #32
    106c:			; <UNDEFINED> instruction: 0xf04f9b0c
    1070:	eorcs	r0, r5, #0, 16
    1074:	subhi	pc, r2, sp, lsl #17
    1078:			; <UNDEFINED> instruction: 0xf88d4543
    107c:	svclt	0x00142040
    1080:	rsbcs	r4, r4, #27262976	; 0x1a00000
    1084:	subcs	pc, r1, sp, lsl #17
    1088:			; <UNDEFINED> instruction: 0xf0002d00
    108c:	bmi	ff4a1540 <_IO_stdin_used@@Base+0xff49f49c>
    1090:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    1094:	vmla.f32	s8, s16, s10
    1098:	ldrbtmi	r6, [sl], #-2704	; 0xfffff570
    109c:			; <UNDEFINED> instruction: 0x46c346ba
    10a0:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx5
    10a4:	bmi	ff34b8ec <_IO_stdin_used@@Base+0xff349848>
    10a8:	strbmi	r4, [r7], -ip, lsl #12
    10ac:	andls	r4, r4, #2046820352	; 0x7a000000
    10b0:	ldrbtmi	r4, [sl], #-2763	; 0xfffff535
    10b4:	eors	r9, sl, r7, lsl #4
    10b8:	ldclne	14, cr9, [r2], #-52	; 0xffffffcc
    10bc:	strcs	fp, [r4], -r8, lsl #30
    10c0:	stmdaeq	r5, {r1, r2, r8, r9, fp, sp, lr, pc}
    10c4:	vqrshl.u8	q2, q4, q8
    10c8:	ldmdbge	r0, {r0, r2, r3, r7, pc}
    10cc:			; <UNDEFINED> instruction: 0xf8d9aa0a
    10d0:	ldrtmi	r0, [sp], #-0
    10d4:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    10d8:	vmlacs.f32	s18, s8, s20
    10dc:			; <UNDEFINED> instruction: 0xf3c2bf03
    10e0:	vaddl.u8	q9, d2, d7
    10e4:	mufeqs	f4, f3, f7
    10e8:	svclt	0x0001702a
    10ec:	movwvs	lr, #10819	; 0x2a43
    10f0:	movwmi	lr, #2627	; 0xa43
    10f4:	movwcs	lr, #6723	; 0x1a43
    10f8:	blls	3991ac <_IO_stdin_used@@Base+0x397108>
    10fc:	blmi	fee6deb0 <_IO_stdin_used@@Base+0xfee6be0c>
    1100:			; <UNDEFINED> instruction: 0xf85a990d
    1104:	stmdbcs	r1, {r0, r1, ip, sp}
    1108:	rsbsle	r6, fp, r8, lsl r8
    110c:			; <UNDEFINED> instruction: 0xf0002902
    1110:	blmi	fed6132c <_IO_stdin_used@@Base+0xfed5f288>
    1114:	andls	r4, r0, #2063597568	; 0x7b000000
    1118:	mufe	f2, f0, f1
    111c:			; <UNDEFINED> instruction: 0x46452a10
    1120:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    1124:			; <UNDEFINED> instruction: 0xf1093c01
    1128:	andsle	r0, fp, r4, lsl #18
    112c:	blcs	1ce7d64 <_IO_stdin_used@@Base+0x1ce5cc0>
    1130:			; <UNDEFINED> instruction: 0xf8d9d1c2
    1134:			; <UNDEFINED> instruction: 0xf7ff0000
    1138:	mcrrne	13, 6, lr, r6, cr8
    113c:	stmdaeq	r5, {r1, r2, r8, r9, fp, sp, lr, pc}
    1140:	cfstr64le	mvdx4, [r1], #-864	; 0xfffffca0
    1144:			; <UNDEFINED> instruction: 0x4632197b
    1148:	ldrdne	pc, [r0], -r9
    114c:			; <UNDEFINED> instruction: 0xf7ff4618
    1150:	bls	3bc530 <_IO_stdin_used@@Base+0x3ba48c>
    1154:	bcs	12968 <_IO_stdin_used@@Base+0x108c4>
    1158:	stfccd	f5, [r1], {57}	; 0x39
    115c:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    1160:	mvnle	r4, r5, asr #12
    1164:	bvs	fe43c9cc <_IO_stdin_used@@Base+0xfe43a928>
    1168:	stcls	6, cr4, [r5], {184}	; 0xb8
    116c:			; <UNDEFINED> instruction: 0xf8dd4657
    1170:	blls	3a91d8 <_IO_stdin_used@@Base+0x3a7134>
    1174:	cmple	r3, r0, lsl #22
    1178:	stmdals	r9, {r0, r1, r8, r9, fp, ip, pc}
    117c:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1180:	strbmi	r9, [r9], -r2, lsl #22
    1184:			; <UNDEFINED> instruction: 0xf7ff685f
    1188:	cdpne	13, 0, cr14, cr6, cr2, {5}
    118c:	rschi	pc, r3, r0, asr #5
    1190:	stmdals	r9, {r0, r1, r6, r9, sl, lr}
    1194:			; <UNDEFINED> instruction: 0x4631463a
    1198:			; <UNDEFINED> instruction: 0xf7ff9500
    119c:	stclne	13, cr14, [r3], {78}	; 0x4e
    11a0:	stmdacs	r0, {r0, r2, r3, r5, r6, ip, lr, pc}
    11a4:	addshi	pc, r0, r0, asr #32
    11a8:			; <UNDEFINED> instruction: 0xf7ff9809
    11ac:	stmdbls	r9, {r6, r8, sl, fp, sp, lr, pc}
    11b0:			; <UNDEFINED> instruction: 0xf0004650
    11b4:	strmi	pc, [r4], -r9, asr #26
    11b8:			; <UNDEFINED> instruction: 0xf7ff9809
    11bc:			; <UNDEFINED> instruction: 0xf1b8ecb4
    11c0:			; <UNDEFINED> instruction: 0xf43f0f00
    11c4:	strbmi	sl, [r0], -r4, lsr #30
    11c8:	stc	7, cr15, [ip], #1020	; 0x3fc
    11cc:	stmmi	r5, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    11d0:	bmi	fe1895dc <_IO_stdin_used@@Base+0xfe187538>
    11d4:			; <UNDEFINED> instruction: 0xf85a4645
    11d8:	ldrbtmi	r0, [sl], #-0
    11dc:			; <UNDEFINED> instruction: 0xf7ff6800
    11e0:			; <UNDEFINED> instruction: 0xe79fed5e
    11e4:	blvc	ffebe60c <_IO_stdin_used@@Base+0xffebc568>
    11e8:			; <UNDEFINED> instruction: 0x46594638
    11ec:	ldc	7, cr15, [lr], #1020	; 0x3fc
    11f0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    11f4:	svcge	0x0069f47f
    11f8:			; <UNDEFINED> instruction: 0x465b487d
    11fc:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    1200:			; <UNDEFINED> instruction: 0xf9c4f000
    1204:	str	r9, [r6, r4, lsl #22]
    1208:	blvc	ffebe630 <_IO_stdin_used@@Base+0xffebc58c>
    120c:			; <UNDEFINED> instruction: 0x46594638
    1210:	stc	7, cr15, [ip], #1020	; 0x3fc
    1214:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1218:			; <UNDEFINED> instruction: 0xe7edd194
    121c:	ldrb	r9, [sl, -r7, lsl #22]!
    1220:			; <UNDEFINED> instruction: 0x462b4870
    1224:	tstcs	r1, r3, ror sl
    1228:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    122c:			; <UNDEFINED> instruction: 0xf7ff6800
    1230:			; <UNDEFINED> instruction: 0xe7a1ed36
    1234:	andscs	r4, r0, #109568	; 0x1ac00
    1238:	tstcs	r1, pc, ror #16
    123c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    1240:			; <UNDEFINED> instruction: 0xf7ff681b
    1244:	ldr	lr, [r1, -r0, lsr #25]
    1248:	andcs	r4, r0, ip, ror #22
    124c:	ldrbtmi	r4, [fp], #-2668	; 0xfffff594
    1250:			; <UNDEFINED> instruction: 0xf103447a
    1254:			; <UNDEFINED> instruction: 0x91000190
    1258:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
    125c:	cdp2	0, 1, cr15, cr8, cr0, {0}
    1260:	cdp2	0, 0, cr15, cr6, cr0, {0}
    1264:	bmi	1a14008 <_IO_stdin_used@@Base+0x1a11f64>
    1268:	ldrbtmi	r4, [fp], #-2152	; 0xfffff798
    126c:			; <UNDEFINED> instruction: 0xf103447a
    1270:	ldrbtmi	r0, [r8], #-400	; 0xfffffe70
    1274:			; <UNDEFINED> instruction: 0xf1029100
    1278:			; <UNDEFINED> instruction: 0xf000010c
    127c:			; <UNDEFINED> instruction: 0xf8ddfe09
    1280:	blge	2a5318 <_IO_stdin_used@@Base+0x2a3274>
    1284:			; <UNDEFINED> instruction: 0x4631463a
    1288:	bleq	3d3cc <_IO_stdin_used@@Base+0x3b328>
    128c:	eorlt	pc, r8, sp, asr #17
    1290:			; <UNDEFINED> instruction: 0xf7ff4648
    1294:	stmdacs	r0, {r1, r3, r8, sl, fp, sp, lr, pc}
    1298:	ldrbmi	sp, [r9], -r2, asr #32
    129c:	adcmi	r9, sl, #40960	; 0xa000
    12a0:	andcc	sp, r3, #28672	; 0x7000
    12a4:			; <UNDEFINED> instruction: 0xf0221ceb
    12a8:			; <UNDEFINED> instruction: 0xf0230203
    12ac:	bne	fe6c1ec0 <_IO_stdin_used@@Base+0xfe6bfe1c>
    12b0:			; <UNDEFINED> instruction: 0x46484419
    12b4:			; <UNDEFINED> instruction: 0xf998f000
    12b8:			; <UNDEFINED> instruction: 0x46434631
    12bc:	strls	r4, [r0, #-1594]	; 0xfffff9c6
    12c0:			; <UNDEFINED> instruction: 0xf7ff9009
    12c4:			; <UNDEFINED> instruction: 0xe76cecba
    12c8:	ldrtmi	r4, [r8], -r2, lsl #12
    12cc:	mvnscc	pc, pc, asr #32
    12d0:			; <UNDEFINED> instruction: 0xf938f000
    12d4:			; <UNDEFINED> instruction: 0xf7ff9809
    12d8:			; <UNDEFINED> instruction: 0xf1b8ec26
    12dc:			; <UNDEFINED> instruction: 0xf47f0f00
    12e0:	shsub16	sl, r1, r2
    12e4:	strb	r4, [r4, -r8, lsr #13]
    12e8:	strtmi	r4, [r0], -sl, lsl #12
    12ec:	mvnscc	pc, pc, asr #32
    12f0:			; <UNDEFINED> instruction: 0xf928f000
    12f4:	strmi	lr, [sl], -r5, lsr #12
    12f8:			; <UNDEFINED> instruction: 0xf04f4630
    12fc:			; <UNDEFINED> instruction: 0xf00031ff
    1300:	ldr	pc, [lr], -r1, lsr #18
    1304:			; <UNDEFINED> instruction: 0xf04f4602
    1308:			; <UNDEFINED> instruction: 0x463031ff
    130c:			; <UNDEFINED> instruction: 0xf91af000
    1310:			; <UNDEFINED> instruction: 0x4602e617
    1314:	mvnscc	pc, pc, asr #32
    1318:			; <UNDEFINED> instruction: 0xf0004620
    131c:			; <UNDEFINED> instruction: 0xe610f913
    1320:			; <UNDEFINED> instruction: 0xf7ff4638
    1324:			; <UNDEFINED> instruction: 0xf100ec72
    1328:	ldr	r0, [r7, sp, lsl #2]!
    132c:			; <UNDEFINED> instruction: 0xf06f4648
    1330:			; <UNDEFINED> instruction: 0xf04f0204
    1334:			; <UNDEFINED> instruction: 0xf00031ff
    1338:	str	pc, [r2], -r5, lsl #18
    133c:	bmi	d54014 <_IO_stdin_used@@Base+0xd51f70>
    1340:	ldrbtmi	r4, [fp], #-2101	; 0xfffff7cb
    1344:			; <UNDEFINED> instruction: 0xf103447a
    1348:	ldrbtmi	r0, [r8], #-400	; 0xfffffe70
    134c:			; <UNDEFINED> instruction: 0xf1029100
    1350:			; <UNDEFINED> instruction: 0xf000010c
    1354:			; <UNDEFINED> instruction: 0x4632fd9d
    1358:	ldr	r4, [r7, r8, asr #12]!
    135c:			; <UNDEFINED> instruction: 0xf44f4b2f
    1360:	stmdbmi	pc!, {r1, r2, r5, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
    1364:	ldrbtmi	r4, [fp], #-2095	; 0xfffff7d1
    1368:			; <UNDEFINED> instruction: 0xf5034479
    136c:	ldrbtmi	r7, [r8], #-986	; 0xfffffc26
    1370:	ldc	7, cr15, [lr], #1020	; 0x3fc
    1374:	bl	ffbbf378 <_IO_stdin_used@@Base+0xffbbd2d4>
    1378:	strbmi	r4, [r8], -r2, lsr #12
    137c:	mvnscc	pc, pc, asr #32
    1380:			; <UNDEFINED> instruction: 0xf8e0f000
    1384:	blmi	a3ab00 <_IO_stdin_used@@Base+0xa38a5c>
    1388:	stmdami	r9!, {r3, r5, r9, fp, lr}
    138c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1390:	orrseq	pc, r0, r3, lsl #2
    1394:	tstls	r0, r8, ror r4
    1398:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
    139c:	ldc2l	0, cr15, [r8, #-0]
    13a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    13a4:	svclt	0x0000e700
    13a8:	andeq	r2, r1, r4, lsl #4
    13ac:	andeq	r0, r0, r0, asr #1
    13b0:	andeq	r2, r1, r2, lsr r0
    13b4:	andeq	r1, r0, r4, lsl #12
    13b8:	andeq	r2, r1, r2, ror #3
    13bc:	andeq	r0, r0, r0, ror #1
    13c0:	andeq	r1, r1, r4, ror #29
    13c4:			; <UNDEFINED> instruction: 0x000014b6
    13c8:	andeq	r1, r0, ip, lsl #5
    13cc:	andeq	r0, r0, r4, asr #1
    13d0:	andeq	r1, r0, lr, lsr #4
    13d4:	andeq	r1, r1, r6, asr #31
    13d8:	strdeq	r1, [r0], -lr
    13dc:	andeq	r1, r0, ip, lsr r0
    13e0:	andeq	r1, r0, lr, lsr r0
    13e4:	andeq	r0, r0, r8, asr #1
    13e8:	andeq	r0, r0, r4, ror #31
    13ec:	andeq	r0, r0, lr, lsr #31
    13f0:	andeq	r0, r0, lr, asr #29
    13f4:	andeq	r0, r0, sl, ror pc
    13f8:	andeq	r0, r0, r6, lsr pc
    13fc:	andeq	r1, r1, lr, lsl #22
    1400:	andeq	r1, r0, r0, ror #1
    1404:	strdeq	r1, [r1], -r2
    1408:	andeq	r1, r0, r4, asr #1
    140c:	andeq	r0, r0, sl, lsl #29
    1410:	andeq	r1, r1, sl, lsl sl
    1414:	andeq	r0, r0, ip, ror #31
    1418:	andeq	r0, r0, sl, ror #27
    141c:	andeq	r0, r0, sl, asr #31
    1420:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1424:	strdeq	r0, [r0], -r6
    1428:	ldrdeq	r1, [r1], -r0
    142c:	andeq	r0, r0, r2, lsr #31
    1430:	andeq	r0, r0, ip, lsl #27
    1434:	bleq	3d578 <_IO_stdin_used@@Base+0x3b4d4>
    1438:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    143c:	strbtmi	fp, [sl], -r2, lsl #24
    1440:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1444:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1448:	ldrmi	sl, [sl], #776	; 0x308
    144c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1450:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1454:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1458:			; <UNDEFINED> instruction: 0xf85a4b06
    145c:	stmdami	r6, {r0, r1, ip, sp}
    1460:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1464:	bl	fe83f468 <_IO_stdin_used@@Base+0xfe83d3c4>
    1468:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    146c:			; <UNDEFINED> instruction: 0x00011ab0
    1470:	strheq	r0, [r0], -r4
    1474:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1478:	ldrdeq	r0, [r0], -r8
    147c:	ldr	r3, [pc, #20]	; 1498 <__assert_fail@plt+0x7a8>
    1480:	ldr	r2, [pc, #20]	; 149c <__assert_fail@plt+0x7ac>
    1484:	add	r3, pc, r3
    1488:	ldr	r2, [r3, r2]
    148c:	cmp	r2, #0
    1490:	bxeq	lr
    1494:	b	bcc <__gmon_start__@plt>
    1498:	muleq	r1, r0, sl
    149c:	andeq	r0, r0, ip, asr #1
    14a0:	blmi	1d34c0 <_IO_stdin_used@@Base+0x1d141c>
    14a4:	bmi	1d268c <_IO_stdin_used@@Base+0x1d05e8>
    14a8:	addmi	r4, r3, #2063597568	; 0x7b000000
    14ac:	andle	r4, r3, sl, ror r4
    14b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14b4:	ldrmi	fp, [r8, -r3, lsl #2]
    14b8:	svclt	0x00004770
    14bc:	andeq	r1, r1, r0, ror #22
    14c0:	andeq	r1, r1, ip, asr fp
    14c4:	andeq	r1, r1, ip, ror #20
    14c8:	strheq	r0, [r0], -ip
    14cc:	stmdbmi	r9, {r3, fp, lr}
    14d0:	bmi	2526b8 <_IO_stdin_used@@Base+0x250614>
    14d4:	bne	2526c0 <_IO_stdin_used@@Base+0x25061c>
    14d8:	svceq	0x00cb447a
    14dc:			; <UNDEFINED> instruction: 0x01a1eb03
    14e0:	andle	r1, r3, r9, asr #32
    14e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14e8:	ldrmi	fp, [r8, -r3, lsl #2]
    14ec:	svclt	0x00004770
    14f0:	andeq	r1, r1, r4, lsr fp
    14f4:	andeq	r1, r1, r0, lsr fp
    14f8:	andeq	r1, r1, r0, asr #20
    14fc:	ldrdeq	r0, [r0], -ip
    1500:	blmi	2ae928 <_IO_stdin_used@@Base+0x2ac884>
    1504:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1508:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    150c:	blmi	26fac0 <_IO_stdin_used@@Base+0x26da1c>
    1510:	ldrdlt	r5, [r3, -r3]!
    1514:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1518:			; <UNDEFINED> instruction: 0xf7ff6818
    151c:			; <UNDEFINED> instruction: 0xf7ffeaf2
    1520:	blmi	1c1424 <_IO_stdin_used@@Base+0x1bf380>
    1524:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1528:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    152c:	strdeq	r1, [r1], -lr
    1530:	andeq	r1, r1, r0, lsl sl
    1534:	strheq	r0, [r0], -r8
    1538:	andeq	r1, r1, sl, ror #21
    153c:	ldrdeq	r1, [r1], -lr
    1540:	svclt	0x0000e7c4
    1544:	cfstr64ne	mvdx11, [fp], {240}	; 0xf0
    1548:	addlt	r4, r3, sp, lsl #28
    154c:			; <UNDEFINED> instruction: 0x46054617
    1550:	svclt	0x0018447e
    1554:	tstle	r2, ip, lsl #12
    1558:	bl	15bf55c <_IO_stdin_used@@Base+0x15bd4b8>
    155c:	blmi	252d74 <_IO_stdin_used@@Base+0x250cd0>
    1560:	ldmpl	r3!, {r3, r4, r5, r9, sl, lr}^
    1564:			; <UNDEFINED> instruction: 0xf7ff681e
    1568:	bmi	1fc130 <_IO_stdin_used@@Base+0x1fa08c>
    156c:	tstcs	r1, r3, lsr #12
    1570:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1574:	ldrtmi	r5, [r0], -r0
    1578:	bl	fe43f57c <_IO_stdin_used@@Base+0xfe43d4d8>
    157c:	ldcllt	0, cr11, [r0, #12]!
    1580:	andeq	r1, r1, r8, asr #19
    1584:	andeq	r0, r0, r8, asr #1
    1588:	andeq	r0, r0, r4, lsr fp
    158c:	ldmdbmi	r0, {r0, r1, r2, r3, sl, ip, sp, pc}
    1590:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    1594:	strlt	r4, [r0, #-2832]	; 0xfffff4f0
    1598:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    159c:	cfstrsmi	mvf4, [pc], {123}	; 0x7b
    15a0:	ldmdavs	r2, {r0, r8, sp}
    15a4:			; <UNDEFINED> instruction: 0xf04f9201
    15a8:	bge	141db0 <_IO_stdin_used@@Base+0x13fd0c>
    15ac:	andcs	r9, sp, #0, 4
    15b0:	stmdami	fp, {r2, r3, r4, r8, fp, ip, lr}
    15b4:	ldrbtmi	r6, [r8], #-2083	; 0xfffff7dd
    15b8:	b	ff93f5bc <_IO_stdin_used@@Base+0xff93d518>
    15bc:	stmdavs	r0!, {r0, r3, r9, fp, lr}
    15c0:	blls	99cc <_IO_stdin_used@@Base+0x7928>
    15c4:			; <UNDEFINED> instruction: 0xf7ff447a
    15c8:	strdcs	lr, [r1], -ip
    15cc:	bl	5bf5d0 <_IO_stdin_used@@Base+0x5bd52c>
    15d0:	andeq	r1, r1, r6, lsl #19
    15d4:	andeq	r0, r0, r0, asr #1
    15d8:	andeq	r1, r1, ip, ror r9
    15dc:	andeq	r0, r0, r8, asr #1
    15e0:	andeq	r0, r0, r6, lsl #22
    15e4:	andeq	r0, r0, r8, lsl #22
    15e8:	addlt	fp, r2, r0, lsl r5
    15ec:	blt	49b6fc <_IO_stdin_used@@Base+0x499658>
    15f0:	andls	r4, r1, #167772160	; 0xa000000
    15f4:			; <UNDEFINED> instruction: 0xf7ff4611
    15f8:	bls	7c0e8 <_IO_stdin_used@@Base+0x7a044>
    15fc:			; <UNDEFINED> instruction: 0x4601b130
    1600:			; <UNDEFINED> instruction: 0xf7ff4604
    1604:	strtmi	lr, [r0], -r8, lsl #22
    1608:	ldclt	0, cr11, [r0, #-8]
    160c:	ldrmi	r4, [r1], -r2, lsl #16
    1610:			; <UNDEFINED> instruction: 0xf7ff4478
    1614:	svclt	0x0000ffbb
    1618:			; <UNDEFINED> instruction: 0x00000abc
    161c:	mvnsmi	lr, sp, lsr #18
    1620:	stmdavc	fp, {r2, r3, r9, sl, lr}
    1624:	blcs	bd2e48 <_IO_stdin_used@@Base+0xbd0da4>
    1628:			; <UNDEFINED> instruction: 0xf814d103
    162c:	blcs	bd1238 <_IO_stdin_used@@Base+0xbcf194>
    1630:			; <UNDEFINED> instruction: 0xf04fd0fb
    1634:	ldmiblt	r3, {fp}
    1638:	blne	bb9728 <_IO_stdin_used@@Base+0xbb7684>
    163c:	ldmdavs	r8!, {r0, r6, r9, sl, lr}
    1640:	ldrtmi	r4, [r3], -r2, lsr #12
    1644:	bl	63f648 <_IO_stdin_used@@Base+0x63d5a4>
    1648:	svclt	0x00181c43
    164c:	andsle	r4, r2, r0, lsl #13
    1650:	svceq	0x0000f1b8
    1654:	strtmi	sp, [ip], -r3, lsr #22
    1658:	blcc	7f6b0 <_IO_stdin_used@@Base+0x7d60c>
    165c:			; <UNDEFINED> instruction: 0x212fb343
    1660:			; <UNDEFINED> instruction: 0xf7ff4620
    1664:			; <UNDEFINED> instruction: 0x4605eade
    1668:	mvnle	r2, r0, lsl #16
    166c:			; <UNDEFINED> instruction: 0xf7ff4620
    1670:	stmdane	r5!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    1674:	strtmi	lr, [r0], -r1, ror #15
    1678:	b	ff1bf67c <_IO_stdin_used@@Base+0xff1bd5d8>
    167c:	ldmdavs	r8!, {r0, r8, sl, fp, ip}
    1680:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
    1684:			; <UNDEFINED> instruction: 0xf7ff3108
    1688:	strbmi	pc, [r1], -pc, lsr #31	; <UNPREDICTABLE>
    168c:			; <UNDEFINED> instruction: 0x46224633
    1690:			; <UNDEFINED> instruction: 0xf7ff6038
    1694:	strmi	lr, [r0], r6, ror #20
    1698:	svceq	0x0000f1b8
    169c:			; <UNDEFINED> instruction: 0x4620dadb
    16a0:	ldrtmi	r4, [r1], -r2, asr #12
    16a4:			; <UNDEFINED> instruction: 0xff4ef7ff
    16a8:	rscscc	pc, pc, pc, asr #32
    16ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    16b0:	ldmfd	sp!, {sp}
    16b4:	svclt	0x000081f0
    16b8:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    16bc:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    16c0:	addlt	r4, r3, r9, ror r4
    16c4:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    16c8:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    16cc:			; <UNDEFINED> instruction: 0xf855447b
    16d0:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    16d4:			; <UNDEFINED> instruction: 0xf04f9201
    16d8:	stmdami	sp, {r9}
    16dc:	tstcs	r1, sp, lsl #4
    16e0:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    16e4:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    16e8:	b	133f6ec <_IO_stdin_used@@Base+0x133d648>
    16ec:	blls	1b774 <_IO_stdin_used@@Base+0x196d0>
    16f0:	tstcs	r1, r2, lsr r6
    16f4:	b	193f6f8 <_IO_stdin_used@@Base+0x193d654>
    16f8:			; <UNDEFINED> instruction: 0xf7ff2001
    16fc:	svclt	0x0000ea80
    1700:	andeq	r1, r1, r8, asr r8
    1704:	andeq	r0, r0, r0, asr #1
    1708:	andeq	r1, r1, ip, asr #16
    170c:	andeq	r0, r0, r8, asr #1
    1710:	ldrdeq	r0, [r0], -sl
    1714:	addlt	fp, r3, r0, lsr r5
    1718:			; <UNDEFINED> instruction: 0xf7ff4605
    171c:	mcrrne	10, 7, lr, r2, cr6
    1720:	ldrmi	r9, [r0], -r1, lsl #4
    1724:	b	ebf728 <_IO_stdin_used@@Base+0xebd684>
    1728:	andls	r9, r0, r1, lsl #20
    172c:			; <UNDEFINED> instruction: 0x4629b130
    1730:			; <UNDEFINED> instruction: 0xf7ff4604
    1734:	strtmi	lr, [r0], -r4, lsl #20
    1738:	ldclt	0, cr11, [r0, #-12]!
    173c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    1740:			; <UNDEFINED> instruction: 0xffbaf7ff
    1744:			; <UNDEFINED> instruction: 0x00000db2
    1748:	ldrbmi	lr, [r0, sp, lsr #18]!
    174c:	bmi	892fa8 <_IO_stdin_used@@Base+0x890f04>
    1750:	blmi	8ad968 <_IO_stdin_used@@Base+0x8ab8c4>
    1754:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    1758:	strmi	r6, [pc], -r4, lsl #16
    175c:	ssatmi	r5, #2, r3, asr #17
    1760:	movwls	r6, #14363	; 0x381b
    1764:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1768:			; <UNDEFINED> instruction: 0x4620b11c
    176c:	b	133f770 <_IO_stdin_used@@Base+0x133d6cc>
    1770:	smlabbcs	r0, r1, r6, r4
    1774:	mvnscc	pc, #79	; 0x4f
    1778:	andcs	r4, r1, #8, 12	; 0x800000
    177c:	strvc	lr, [r0, #-2509]	; 0xfffff633
    1780:			; <UNDEFINED> instruction: 0xf7ff9502
    1784:			; <UNDEFINED> instruction: 0xf100e9d6
    1788:	strtmi	r0, [r0], -r1, lsl #16
    178c:	beq	23c3b8 <_IO_stdin_used@@Base+0x23a314>
    1790:			; <UNDEFINED> instruction: 0xf7ff4651
    1794:	strmi	lr, [r4], -ip, ror #19
    1798:			; <UNDEFINED> instruction: 0xf04fb1b8
    179c:	andcs	r3, r1, #-67108861	; 0xfc000003
    17a0:	strbmi	r4, [r8], #-1601	; 0xfffff9bf
    17a4:	strls	r9, [r0, -r1, lsl #10]
    17a8:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17ac:	eorsvs	r4, r4, r0, lsr #12
    17b0:	b	abf7b4 <_IO_stdin_used@@Base+0xabd710>
    17b4:	blmi	253fe4 <_IO_stdin_used@@Base+0x251f40>
    17b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    17bc:	blls	db82c <_IO_stdin_used@@Base+0xd9788>
    17c0:	qaddle	r4, sl, r7
    17c4:	pop	{r2, ip, sp, pc}
    17c8:	stmdami	r6, {r4, r5, r6, r7, r8, r9, sl, pc}
    17cc:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    17d0:			; <UNDEFINED> instruction: 0xff72f7ff
    17d4:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17d8:	andeq	r1, r1, r2, asr #15
    17dc:	andeq	r0, r0, r0, asr #1
    17e0:	andeq	r1, r1, r0, ror #14
    17e4:	strdeq	r0, [r0], -lr
    17e8:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    17ec:	addlt	fp, r2, r0, lsl #10
    17f0:	bge	d4430 <_IO_stdin_used@@Base+0xd238c>
    17f4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    17f8:	blne	13f948 <_IO_stdin_used@@Base+0x13d8a4>
    17fc:	movwls	r6, #6171	; 0x181b
    1800:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1804:			; <UNDEFINED> instruction: 0xf7ff9200
    1808:	bmi	28168c <_IO_stdin_used@@Base+0x27f5e8>
    180c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1810:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1814:	subsmi	r9, sl, r1, lsl #22
    1818:	andlt	sp, r2, r4, lsl #2
    181c:	bl	13f998 <_IO_stdin_used@@Base+0x13d8f4>
    1820:	ldrbmi	fp, [r0, -r3]!
    1824:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1828:	andeq	r1, r1, r4, lsr #14
    182c:	andeq	r0, r0, r0, asr #1
    1830:	andeq	r1, r1, sl, lsl #14
    1834:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    1838:	ldrbtmi	fp, [ip], #1038	; 0x40e
    183c:	addlt	fp, r3, r0, lsl r5
    1840:	bge	154884 <_IO_stdin_used@@Base+0x1527e0>
    1844:	blne	13f994 <_IO_stdin_used@@Base+0x13d8f0>
    1848:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    184c:	strls	r6, [r1], #-2084	; 0xfffff7dc
    1850:	streq	pc, [r0], #-79	; 0xffffffb1
    1854:	andvs	r2, r4, r0, lsl #8
    1858:			; <UNDEFINED> instruction: 0xf7ff9200
    185c:	bmi	281638 <_IO_stdin_used@@Base+0x27f594>
    1860:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1864:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1868:	subsmi	r9, sl, r1, lsl #22
    186c:	andlt	sp, r3, r4, lsl #2
    1870:			; <UNDEFINED> instruction: 0x4010e8bd
    1874:	ldrbmi	fp, [r0, -r3]!
    1878:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    187c:	ldrdeq	r1, [r1], -lr
    1880:	andeq	r0, r0, r0, asr #1
    1884:			; <UNDEFINED> instruction: 0x000116b6
    1888:	mvnsmi	lr, sp, lsr #18
    188c:	strmi	r4, [r0], lr, lsl #12
    1890:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1894:	ldrtmi	r4, [r0], -r4, lsl #12
    1898:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    189c:	strmi	r1, [r7], -r3, lsr #16
    18a0:			; <UNDEFINED> instruction: 0xb12c1c98
    18a4:	andeq	lr, r4, #8, 22	; 0x2000
    18a8:	stccs	8, cr15, [r1], {18}
    18ac:	andsle	r2, r6, pc, lsr #20
    18b0:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18b4:	cmnlt	r0, r5, lsl #12
    18b8:	strbmi	r4, [r1], -r2, lsr #12
    18bc:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18c0:	strpl	r2, [fp, #-815]!	; 0xfffffcd1
    18c4:	cfldrdne	mvd3, [sl], #-4
    18c8:	ldrtmi	r1, [r1], -r8, lsr #18
    18cc:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18d0:	pop	{r3, r5, r9, sl, lr}
    18d4:	stmdami	r7, {r4, r5, r6, r7, r8, pc}
    18d8:			; <UNDEFINED> instruction: 0xf7ff4478
    18dc:	mrrcne	14, 14, pc, r8, cr13	; <UNPREDICTABLE>
    18e0:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    18e8:			; <UNDEFINED> instruction: 0x4641d0f5
    18ec:			; <UNDEFINED> instruction: 0xf7ff4622
    18f0:	strb	lr, [r8, r6, lsr #18]!
    18f4:	andeq	r0, r0, r8, lsl ip
    18f8:	push	{r0, r5, r6, r8, r9, ip, sp, pc}
    18fc:	bl	120c4 <_IO_stdin_used@@Base+0x10020>
    1900:	strmi	r0, [r6], -r1, lsl #16
    1904:	stccc	8, cr15, [r1], {24}
    1908:	strbmi	fp, [r0, #-2827]	; 0xfffff4f5
    190c:			; <UNDEFINED> instruction: 0x4634d21c
    1910:			; <UNDEFINED> instruction: 0xf8144627
    1914:	cmplt	sp, r1, lsl #22
    1918:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    191c:			; <UNDEFINED> instruction: 0xf8336803
    1920:			; <UNDEFINED> instruction: 0xf4133015
    1924:	andsle	r4, r2, r0, lsl #7
    1928:	ldmle	r1!, {r5, r7, r8, sl, lr}^
    192c:			; <UNDEFINED> instruction: 0x4627787d
    1930:	blx	fed88830 <_IO_stdin_used@@Base+0xfed8678c>
    1934:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
    1938:	svclt	0x000c2d00
    193c:	strcs	r4, [r1, #-1589]	; 0xfffff9cb
    1940:			; <UNDEFINED> instruction: 0x1c7eb92d
    1944:	stmiale	r2!, {r4, r5, r7, r8, sl, lr}^
    1948:	pop	{r0, sp}
    194c:	strdcs	r8, [r0], -r0
    1950:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1954:	ldrbmi	r4, [r0, -r8, lsl #12]!
    1958:	blmi	1194274 <_IO_stdin_used@@Base+0x11921d0>
    195c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1960:	stmdavs	sp, {r0, r2, r7, ip, sp, pc}
    1964:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    1968:			; <UNDEFINED> instruction: 0x1c6e1941
    196c:	movwls	r6, #14363	; 0x381b
    1970:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1974:			; <UNDEFINED> instruction: 0xf1a35d43
    1978:	bcs	1202240 <_IO_stdin_used@@Base+0x120019c>
    197c:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1980:	eorscc	pc, r2, #2
    1984:	eorscc	r3, r2, #536870915	; 0x20000003
    1988:			; <UNDEFINED> instruction: 0x26263232
    198c:	strtcs	r2, [r6], -r6, lsr #12
    1990:	strtcs	r2, [r6], -r6, lsr #12
    1994:	strtcs	r2, [r6], -r6, lsr #12
    1998:	strtcs	r2, [r6], -r6, lsr #12
    199c:	strtcs	r2, [r6], -r6, lsr #12
    19a0:	strtcs	r2, [r6], -r6, lsr #12
    19a4:	strtcs	r2, [r6], -r6, lsr #12
    19a8:	strtcs	r2, [r6], -r6, lsr #12
    19ac:	strtcs	r2, [r6], -r6, lsr #12
    19b0:	strcs	r2, [r6, #-1574]!	; 0xfffff9da
    19b4:			; <UNDEFINED> instruction: 0x26262672
    19b8:	strtcs	r2, [r6], -pc, asr #12
    19bc:	strtcs	r2, [r6], -r6, lsr #12
    19c0:			; <UNDEFINED> instruction: 0x26262651
    19c4:			; <UNDEFINED> instruction: 0x26552653
    19c8:	subseq	r2, r9, r7, asr r6
    19cc:	stmdbmi	sl!, {r0, r1, r2, r8, r9, sp}
    19d0:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
    19d4:	stmpl	sl, {r1, r2, r5, sp, lr}
    19d8:	bls	dba24 <_IO_stdin_used@@Base+0xd9980>
    19dc:	qdaddle	r4, r1, r4
    19e0:	andlt	r4, r5, r8, lsl r6
    19e4:	svcge	0x0002bdf0
    19e8:	movwcs	r2, #515	; 0x203
    19ec:	andcc	pc, fp, sp, lsl #17
    19f0:			; <UNDEFINED> instruction: 0xf7ff4638
    19f4:	stmdbge	r1, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    19f8:	andcs	r4, r8, #56, 12	; 0x3800000
    19fc:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a00:	adcsmi	r9, lr, #1, 28
    1a04:	blne	ffdb1814 <_IO_stdin_used@@Base+0xffdaf770>
    1a08:	sbclt	r1, r3, #1933312	; 0x1d8000
    1a0c:	blmi	6f7d90 <_IO_stdin_used@@Base+0x6f5cec>
    1a10:	ldmdbmi	fp, {r1, r3, r4, r7, r9, sp}
    1a14:	ldrbtmi	r4, [fp], #-2075	; 0xfffff7e5
    1a18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1a1c:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a20:	ldrb	r2, [r4, ip, lsl #6]
    1a24:	ldrb	r2, [r2, sl, lsl #6]
    1a28:	ldrb	r2, [r0, sp, lsl #6]
    1a2c:	strb	r2, [lr, r9, lsl #6]
    1a30:	strb	r2, [ip, fp, lsl #6]
    1a34:	stmibne	r1, {r1, r8, sl, fp, sp, pc}
    1a38:	movwcs	r2, #514	; 0x202
    1a3c:			; <UNDEFINED> instruction: 0xf88d4628
    1a40:			; <UNDEFINED> instruction: 0xf7ff300a
    1a44:	andscs	lr, r0, #20, 18	; 0x50000
    1a48:	strtmi	sl, [r8], -r1, lsl #18
    1a4c:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a50:	adcmi	r9, sl, #4096	; 0x1000
    1a54:	blne	14b1864 <_IO_stdin_used@@Base+0x14af7c0>
    1a58:	sbclt	r1, r3, #11927552	; 0xb60000
    1a5c:	stmdami	sl, {r0, r1, r2, r4, r5, r7, fp, ip, lr, pc}
    1a60:			; <UNDEFINED> instruction: 0xf7ff4478
    1a64:	movwcs	pc, #36393	; 0x8e29	; <UNPREDICTABLE>
    1a68:			; <UNDEFINED> instruction: 0xf7ffe7b1
    1a6c:	svclt	0x0000e874
    1a70:			; <UNDEFINED> instruction: 0x000115bc
    1a74:	andeq	r0, r0, r0, asr #1
    1a78:	andeq	r1, r1, r6, asr #10
    1a7c:	andeq	r0, r0, lr, lsr ip
    1a80:	andeq	r0, r0, ip, ror #21
    1a84:	strdeq	r0, [r0], -r2
    1a88:			; <UNDEFINED> instruction: 0x00000ab8
    1a8c:	mvnsmi	lr, #737280	; 0xb4000
    1a90:	andvs	r2, fp, r0, lsl #6
    1a94:	stmdavc	r3, {r3, r7, r9, sl, lr}
    1a98:	blcs	b534e4 <_IO_stdin_used@@Base+0xb51440>
    1a9c:	stmdavc	r7, {r0, r1, r5, r8, ip, lr, pc}^
    1aa0:			; <UNDEFINED> instruction: 0xf44fbb0f
    1aa4:	strcs	r6, [r0], #-128	; 0xffffff80
    1aa8:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aac:	strvs	pc, [r0, #1103]	; 0x44f
    1ab0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1ab4:	blne	ab5ba8 <_IO_stdin_used@@Base+0xab3b04>
    1ab8:			; <UNDEFINED> instruction: 0x46381931
    1abc:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ac0:	blle	6c92d4 <_IO_stdin_used@@Base+0x6c7230>
    1ac4:	eorle	r4, fp, ip, lsl r4
    1ac8:	mvnsle	r4, r5, lsr #5
    1acc:	ldrtmi	r0, [r0], -sp, rrx
    1ad0:			; <UNDEFINED> instruction: 0xf7ff4629
    1ad4:	strmi	lr, [r6], -ip, asr #16
    1ad8:	mvnle	r2, r0, lsl #16
    1adc:			; <UNDEFINED> instruction: 0x46294816
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ae4:	smlattcs	r0, r9, sp, pc	; <UNPREDICTABLE>
    1ae8:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aec:	ble	ff609310 <_IO_stdin_used@@Base+0xff60726c>
    1af0:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1af4:	strtmi	r6, [r0], -r4, lsl #16
    1af8:	mvnshi	lr, #12386304	; 0xbd0000
    1afc:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b00:	ldrtmi	r6, [r8], -r4, lsl #16
    1b04:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b08:	ldrtmi	fp, [r0], -ip, ror #2
    1b0c:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b10:	svceq	0x0000f1b9
    1b14:			; <UNDEFINED> instruction: 0xf8c9d001
    1b18:	strtmi	r5, [r0], -r0
    1b1c:	mvnshi	lr, #12386304	; 0xbd0000
    1b20:			; <UNDEFINED> instruction: 0xf7ff4638
    1b24:	strcs	lr, [r0], #-2272	; 0xfffff720
    1b28:	andvs	pc, r0, r8, asr #17
    1b2c:	stmdami	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1b30:			; <UNDEFINED> instruction: 0xf7ff4478
    1b34:	svclt	0x0000fdc1
    1b38:	andeq	r0, r0, ip, ror #11
    1b3c:	andeq	r0, r0, r0, asr #19
    1b40:	addlt	fp, r5, r0, lsr r5
    1b44:			; <UNDEFINED> instruction: 0x460a4c15
    1b48:	stmdbge	r2, {r0, r2, r4, r8, r9, fp, lr}
    1b4c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1b50:	ldmdavs	fp, {r2, r9, sl, lr}
    1b54:			; <UNDEFINED> instruction: 0xf04f9303
    1b58:			; <UNDEFINED> instruction: 0xf7ff0300
    1b5c:	blmi	4819c0 <_IO_stdin_used@@Base+0x47f91c>
    1b60:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1b64:	bmi	427b74 <_IO_stdin_used@@Base+0x425ad0>
    1b68:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    1b6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b70:	subsmi	r9, sl, r3, lsl #22
    1b74:	andlt	sp, r5, r0, lsl r1
    1b78:	bmi	331040 <_IO_stdin_used@@Base+0x32ef9c>
    1b7c:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
    1b80:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b84:	strtmi	r4, [r3], -sl, lsl #20
    1b88:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1b8c:	strtmi	r9, [r8], -r0
    1b90:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b94:	strb	r2, [r6, r0]!
    1b98:	svc	0x00dcf7fe
    1b9c:	andeq	r1, r1, ip, asr #7
    1ba0:	andeq	r0, r0, r0, asr #1
    1ba4:			; <UNDEFINED> instruction: 0x000113b8
    1ba8:	andeq	r1, r1, lr, lsr #7
    1bac:	andeq	r0, r0, r8, asr #1
    1bb0:			; <UNDEFINED> instruction: 0x000009b6
    1bb4:	mvnsmi	lr, sp, lsr #18
    1bb8:	stmdavc	r3, {r0, r1, r2, r3, r9, sl, lr}
    1bbc:	andsle	r2, r4, sp, lsr #22
    1bc0:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    1bc4:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    1bc8:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bcc:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1bd0:	ldmdavs	lr!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}^
    1bd4:			; <UNDEFINED> instruction: 0x2e00ba36
    1bd8:			; <UNDEFINED> instruction: 0xf1b8dc11
    1bdc:	andle	r0, r1, r1, lsl #30
    1be0:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1be4:	ldmfd	sp!, {sp}
    1be8:	stmdavc	r3, {r4, r5, r6, r7, r8, pc}^
    1bec:	mvnle	r2, r0, lsl #22
    1bf0:	blt	d9bd30 <_IO_stdin_used@@Base+0xd99c8c>
    1bf4:	svclt	0x00c82e00
    1bf8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1bfc:	strcs	sp, [r0, #-3570]	; 0xfffff20e
    1c00:	adcsmi	lr, r5, #1
    1c04:	blne	1cb846c <_IO_stdin_used@@Base+0x1cb63c8>
    1c08:			; <UNDEFINED> instruction: 0x46401979
    1c0c:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c10:	strtmi	r1, [r5], #-3588	; 0xfffff1fc
    1c14:			; <UNDEFINED> instruction: 0xf7ffdaf5
    1c18:			; <UNDEFINED> instruction: 0xf1b8e816
    1c1c:	stmdavs	r4, {r0, r8, r9, sl, fp}
    1c20:	streq	pc, [r0], #-452	; 0xfffffe3c
    1c24:	strbmi	sp, [r0], -r2
    1c28:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c2c:	svclt	0x00b82c00
    1c30:	ble	ff5d25b8 <_IO_stdin_used@@Base+0xff5d0514>
    1c34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1c38:	svceq	0x0001f1b8
    1c3c:	ubfx	sp, r2, #1, #19
    1c40:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c44:	strb	r6, [lr, r0, lsl #16]
    1c48:	addlt	fp, r3, r0, lsr r5
    1c4c:			; <UNDEFINED> instruction: 0xf7ff4604
    1c50:	stcmi	15, cr15, [ip, #-708]	; 0xfffffd3c
    1c54:			; <UNDEFINED> instruction: 0x4603447d
    1c58:			; <UNDEFINED> instruction: 0x4618b910
    1c5c:	ldclt	0, cr11, [r0, #-12]!
    1c60:	stmiapl	fp!, {r0, r3, r8, r9, fp, lr}^
    1c64:			; <UNDEFINED> instruction: 0xf7fe681d
    1c68:	bmi	23db08 <_IO_stdin_used@@Base+0x23ba64>
    1c6c:	tstcs	r1, r3, lsr #12
    1c70:	andls	r4, r0, sl, ror r4
    1c74:			; <UNDEFINED> instruction: 0xf7ff4628
    1c78:			; <UNDEFINED> instruction: 0xf04fe812
    1c7c:			; <UNDEFINED> instruction: 0x461833ff
    1c80:	ldclt	0, cr11, [r0, #-12]!
    1c84:	andeq	r1, r1, r4, asr #5
    1c88:	andeq	r0, r0, r8, asr #1
    1c8c:	strdeq	r0, [r0], -r4
    1c90:	blcs	1fca4 <_IO_stdin_used@@Base+0x1dc00>
    1c94:	push	{r0, r2, r6, ip, lr, pc}
    1c98:			; <UNDEFINED> instruction: 0xf04f41f0
    1c9c:			; <UNDEFINED> instruction: 0x601333ff
    1ca0:	stmdavc	r4, {r0, r2, r9, sl, lr}
    1ca4:	stmdami	r0!, {r0, r1, r2, r3, r9, sl, lr}
    1ca8:	ldrbtmi	r4, [r8], #-1558	; 0xfffff9ea
    1cac:	strtmi	r4, [r0], r1, lsr #12
    1cb0:	svc	0x00b6f7fe
    1cb4:	stmdavc	fp!, {r7, r8, r9, ip, sp, pc}^
    1cb8:	mlale	r4, ip, r2, r4
    1cbc:	ldrmi	r3, [ip], -r1, lsl #10
    1cc0:	ldmdami	sl, {r2, r5, r6, r8, r9, ip, sp, pc}
    1cc4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1cc8:	svc	0x00aaf7fe
    1ccc:	ldclcs	3, cr11, [r3], #-192	; 0xffffff40
    1cd0:			; <UNDEFINED> instruction: 0xf1b8d011
    1cd4:	svclt	0x00080f62
    1cd8:	andle	r2, sl, r1, lsl #6
    1cdc:	svceq	0x0068f1b8
    1ce0:	movwcs	fp, #12040	; 0x2f08
    1ce4:			; <UNDEFINED> instruction: 0xf1b8d005
    1ce8:	svclt	0x000c0f6c
    1cec:			; <UNDEFINED> instruction: 0xf04f2304
    1cf0:	ldrshtvs	r3, [r3], -pc
    1cf4:	eorsvs	r7, ip, ip, lsr #16
    1cf8:	stmdacc	r0, {r3, r5, r6, fp, ip, sp, lr}
    1cfc:	andcs	fp, r1, r8, lsl pc
    1d00:	pop	{r6, r9, lr}
    1d04:	stfned	f0, [fp], #960	; 0x3c0
    1d08:	svceq	0x0068f1b8
    1d0c:	svclt	0x000878ac
    1d10:	stmdaeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    1d14:	bfi	r4, sp, #12, #8
    1d18:	ldrb	r4, [r1, r0, lsl #13]
    1d1c:	rscscc	pc, pc, pc, asr #32
    1d20:			; <UNDEFINED> instruction: 0xf04fe7ef
    1d24:			; <UNDEFINED> instruction: 0x477030ff
    1d28:	ldrdeq	r0, [r0], -lr
    1d2c:	andeq	r0, r0, sl, asr #17
    1d30:	ldrbmi	fp, [r0, -r1, lsl #18]!
    1d34:	ldrbmi	lr, [r0, sp, lsr #18]!
    1d38:	strmi	r4, [pc], -r4, lsl #12
    1d3c:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    1d40:	cmnle	r2, r0, lsl #16
    1d44:	streq	pc, [r3, #-23]	; 0xffffffe9
    1d48:	ldmdbmi	lr!, {r3, r4, r5, r8, ip, lr, pc}
    1d4c:	strdcs	r1, [r1], -lr
    1d50:			; <UNDEFINED> instruction: 0x0627ea16
    1d54:	shasxmi	fp, lr, r8
    1d58:			; <UNDEFINED> instruction: 0xf7fe4479
    1d5c:	svccs	0x0003ef94
    1d60:	strteq	lr, [r6], pc, asr #20
    1d64:			; <UNDEFINED> instruction: 0xf8dfdd25
    1d68:	stccc	0, cr8, [r4], {224}	; 0xe0
    1d6c:	ldrsbls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1d70:			; <UNDEFINED> instruction: 0xf8df1e77
    1d74:	ldrbtmi	sl, [r8], #220	; 0xdc
    1d78:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    1d7c:	svcne	0x0004f854
    1d80:			; <UNDEFINED> instruction: 0xf10542bd
    1d84:	vabal.u8	q8, d1, d1
    1d88:	vaddl.u8	q9, d1, d7
    1d8c:	b	13d4db0 <_IO_stdin_used@@Base+0x13d2d0c>
    1d90:	svclt	0x00b86211
    1d94:	b	10936a8 <_IO_stdin_used@@Base+0x1091604>
    1d98:	svclt	0x00a86201
    1d9c:	b	10936d0 <_IO_stdin_used@@Base+0x109162c>
    1da0:	ldrbmi	r4, [r1], -r0, lsl #4
    1da4:	andcs	lr, ip, #270336	; 0x42000
    1da8:			; <UNDEFINED> instruction: 0xf7fe2001
    1dac:	adcmi	lr, lr, #108, 30	; 0x1b0
    1db0:	pop	{r2, r5, r6, r7, sl, fp, ip, lr, pc}
    1db4:	ldrshtcs	r4, [lr], -r0
    1db8:	svclt	0x0050f7fe
    1dbc:	andcs	r4, r1, r5, lsr #18
    1dc0:			; <UNDEFINED> instruction: 0xf7fe4479
    1dc4:	svccs	0x0000ef60
    1dc8:			; <UNDEFINED> instruction: 0xf8dfdd1a
    1dcc:	cdpne	0, 7, cr8, cr14, cr12, {4}
    1dd0:	strtmi	r4, [r7], #-3362	; 0xfffff2de
    1dd4:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
    1dd8:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
    1ddc:	ldrbtmi	r4, [sl], #1697	; 0x6a1
    1de0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1de4:	andcs	r4, r1, r1, asr r6
    1de8:			; <UNDEFINED> instruction: 0xf813464b
    1dec:	blne	6cd1f8 <_IO_stdin_used@@Base+0x6cb154>
    1df0:	svclt	0x00ac42b3
    1df4:	strtmi	r4, [fp], -r3, asr #12
    1df8:	svc	0x0044f7fe
    1dfc:	strhle	r4, [pc, #89]	; 1e5d <__assert_fail@plt+0x116d>
    1e00:			; <UNDEFINED> instruction: 0x47f0e8bd
    1e04:			; <UNDEFINED> instruction: 0xf7fe205d
    1e08:	ldmdbmi	r6, {r0, r3, r5, r8, r9, sl, fp, ip, sp, pc}
    1e0c:	ldcmi	0, cr2, [r6, #-4]
    1e10:	ldrbtmi	r4, [r9], #-1063	; 0xfffffbd9
    1e14:			; <UNDEFINED> instruction: 0xf7fe4e15
    1e18:	ldrbtmi	lr, [sp], #-3894	; 0xfffff0ca
    1e1c:			; <UNDEFINED> instruction: 0x4622447e
    1e20:	andcs	r4, r1, r9, lsr #12
    1e24:	svc	0x002ef7fe
    1e28:			; <UNDEFINED> instruction: 0xf7fe4620
    1e2c:	andcc	lr, r1, lr, ror #29
    1e30:	adcsmi	r4, ip, #4, 8	; 0x4000000
    1e34:	pop	{r0, r8, r9, ip, lr, pc}
    1e38:			; <UNDEFINED> instruction: 0x463187f0
    1e3c:			; <UNDEFINED> instruction: 0xf7fe2001
    1e40:	strb	lr, [ip, r2, lsr #30]!
    1e44:	andeq	r0, r0, r0, asr r8
    1e48:	andeq	r0, r0, r2, asr r3
    1e4c:	andeq	r0, r0, ip, lsl #8
    1e50:	andeq	r0, r0, r6, lsr r8
    1e54:	strdeq	r0, [r0], -ip
    1e58:	andeq	r0, r0, ip, lsr #7
    1e5c:	andeq	r0, r0, lr, ror #5
    1e60:	andeq	r0, r0, r6, ror #15
    1e64:	andeq	r0, r0, r6, lsl #15
    1e68:	andeq	r0, r0, r2, lsl #15
    1e6c:	andeq	r0, r0, r8, lsl #15
    1e70:	andcs	r4, r1, r5, lsl #20
    1e74:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    1e78:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1e7c:	svc	0x0002f7fe
    1e80:			; <UNDEFINED> instruction: 0xf7fe2000
    1e84:	svclt	0x0000eebc
    1e88:	andeq	r0, r0, r6, asr r7
    1e8c:	andeq	r0, r0, r0, ror #14
    1e90:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    1e94:	bmi	17536f8 <_IO_stdin_used@@Base+0x1751654>
    1e98:	blmi	1753710 <_IO_stdin_used@@Base+0x175166c>
    1e9c:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    1ea0:	ldmdbmi	ip, {r0, r3, r7, r9, sl, lr}^
    1ea4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1ea8:	ldmdavs	fp, {r1, r2, r3, r8, sl, fp, ip, pc}
    1eac:			; <UNDEFINED> instruction: 0xf04f9309
    1eb0:	andls	r0, r5, r0, lsl #6
    1eb4:			; <UNDEFINED> instruction: 0xf0002800
    1eb8:	bmi	15e20f8 <_IO_stdin_used@@Base+0x15e0054>
    1ebc:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    1ec0:	ldm	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    1ec4:	ldmdavs	lr, {r0, r1}
    1ec8:	stmdage	r7, {r0, r1, r2, ip, pc}
    1ecc:	eorne	pc, r0, sp, lsr #17
    1ed0:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    1ed4:	tstcs	r1, r2, asr sl
    1ed8:	strls	r4, [r0, -fp, asr #12]
    1edc:	sxtab16mi	r4, r0, sl, ror #8
    1ee0:	strmi	r4, [r8], #1584	; 0x630
    1ee4:	mrc	7, 6, APSR_nzcv, cr10, cr14, {7}
    1ee8:	stmdacs	r0, {r5, fp, sp, lr}
    1eec:	strtmi	sp, [r1], r9, rrx
    1ef0:			; <UNDEFINED> instruction: 0xf7fe2700
    1ef4:			; <UNDEFINED> instruction: 0xf8d9ee8a
    1ef8:	bcs	49f10 <_IO_stdin_used@@Base+0x47e6c>
    1efc:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    1f00:	svceq	0x0010f859
    1f04:	strbmi	fp, [r3], #-3848	; 0xfffff0f8
    1f08:	svclt	0x00b8429f
    1f0c:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, sl, lr}
    1f10:			; <UNDEFINED> instruction: 0xf8dfd1ef
    1f14:	ldrcc	fp, [r0], #-272	; 0xfffffef0
    1f18:	ldrdge	pc, [ip, -pc]
    1f1c:			; <UNDEFINED> instruction: 0xf8df3d04
    1f20:	ldrbtmi	r9, [fp], #268	; 0x10c
    1f24:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    1f28:			; <UNDEFINED> instruction: 0x4633e01a
    1f2c:	tstcs	r1, r6, lsl #4
    1f30:			; <UNDEFINED> instruction: 0xf7fe4650
    1f34:	ldmdb	r4, {r3, r5, r9, sl, fp, sp, lr, pc}^
    1f38:	bllt	28e750 <_IO_stdin_used@@Base+0x28c6ac>
    1f3c:	tstcs	r1, ip, lsr sl
    1f40:	ldrtmi	r9, [r0], -r0, lsl #6
    1f44:			; <UNDEFINED> instruction: 0x463b447a
    1f48:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1f4c:	tstcs	r1, r9, lsr sl
    1f50:	ldrtmi	r6, [r0], -fp, lsr #16
    1f54:			; <UNDEFINED> instruction: 0xf7fe447a
    1f58:			; <UNDEFINED> instruction: 0xf854eea2
    1f5c:	cmnlt	r3, #16, 22	; 0x4000
    1f60:	svccc	0x0004f855
    1f64:			; <UNDEFINED> instruction: 0xf854b303
    1f68:	blcs	1f90f80 <_IO_stdin_used@@Base+0x1f8eedc>
    1f6c:			; <UNDEFINED> instruction: 0x465adcdd
    1f70:	ldrtmi	r2, [r0], -r1, lsl #2
    1f74:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    1f78:	andcc	lr, r4, #84, 18	; 0x150000
    1f7c:	sbcsle	r2, sp, r0, lsl #20
    1f80:	movwls	r4, #17944	; 0x4618
    1f84:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1f88:	bl	fe9d443c <_IO_stdin_used@@Base+0xfe9d2398>
    1f8c:	blls	1027b4 <_IO_stdin_used@@Base+0x100710>
    1f90:	bne	49317c <_IO_stdin_used@@Base+0x4910d8>
    1f94:	stmib	sp, {r4, r5, r9, sl, lr}^
    1f98:	stmdbge	r7, {r0, r8, sp}
    1f9c:	tstls	r0, sl, asr #12
    1fa0:			; <UNDEFINED> instruction: 0xf7fe2101
    1fa4:			; <UNDEFINED> instruction: 0xe7d1ee7c
    1fa8:	vqdmulh.s<illegal width 8>	d20, d0, d20
    1fac:	stmdbmi	r4!, {r0, r1, r3, r4, r5, r7, r9, ip}
    1fb0:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
    1fb4:	tstcc	r0, #2030043136	; 0x79000000
    1fb8:			; <UNDEFINED> instruction: 0xf7fe4478
    1fbc:	blls	17da2c <_IO_stdin_used@@Base+0x17b988>
    1fc0:	bmi	86ebf4 <_IO_stdin_used@@Base+0x86cb50>
    1fc4:	blls	15388c <_IO_stdin_used@@Base+0x1517e8>
    1fc8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1fcc:	mcr	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    1fd0:			; <UNDEFINED> instruction: 0xf7fe2001
    1fd4:	mrcmi	14, 0, lr, cr13, cr4, {0}
    1fd8:	ldmdami	sp, {r0, r1, r3, r6, r9, sl, lr}
    1fdc:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1fe0:	stmibpl	lr, {r2, r3, r4, r9, fp, lr}
    1fe4:	smlsdxls	r0, r8, r4, r4
    1fe8:	ldmib	r0, {r1, r3, r4, r5, r6, sl, lr}^
    1fec:	ldmdavs	r6!, {r8}
    1ff0:			; <UNDEFINED> instruction: 0xf8ad9007
    1ff4:	ldrtmi	r1, [r0], -r0, lsr #32
    1ff8:			; <UNDEFINED> instruction: 0xf7fe2101
    1ffc:	stmdavs	r0!, {r4, r6, r9, sl, fp, sp, lr, pc}
    2000:			; <UNDEFINED> instruction: 0xf47f2800
    2004:	andcs	sl, r0, r4, ror pc
    2008:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    200c:	andeq	r1, r1, sl, ror r0
    2010:	andeq	r0, r0, r0, asr #1
    2014:	andeq	r1, r1, r2, ror r0
    2018:	andeq	r0, r0, lr, lsl #15
    201c:	andeq	r0, r0, r8, asr #1
    2020:	andeq	r0, r0, ip, lsl #14
    2024:	andeq	r0, r0, r2, lsl #14
    2028:	strdeq	r0, [r0], -r8
    202c:	andeq	r0, r0, lr, lsl #14
    2030:	andeq	r0, r0, r8, ror #13
    2034:	strdeq	r0, [r0], -r4
    2038:	strdeq	r0, [r0], -r4
    203c:	andeq	r0, r0, r2, lsr #13
    2040:	andeq	r0, r0, r0, asr r5
    2044:	andeq	r0, r0, ip, asr #12
    2048:	andeq	r0, r0, r6, ror r6
    204c:	ldrdeq	r0, [r0], -r4
    2050:	andeq	r0, r0, r8, ror #12
    2054:	andeq	r0, r0, r0, lsl #12
    2058:	mvnsmi	lr, #737280	; 0xb4000
    205c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2060:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2064:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2068:	ldc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    206c:	blne	1d93268 <_IO_stdin_used@@Base+0x1d911c4>
    2070:	strhle	r1, [sl], -r6
    2074:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2078:	svccc	0x0004f855
    207c:	strbmi	r3, [sl], -r1, lsl #8
    2080:	ldrtmi	r4, [r8], -r1, asr #12
    2084:	adcmi	r4, r6, #152, 14	; 0x2600000
    2088:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    208c:	svclt	0x000083f8
    2090:	strdeq	r0, [r1], -r2
    2094:	andeq	r0, r1, r8, ror #25
    2098:	svclt	0x00004770

Disassembly of section .fini:

0000209c <.fini>:
    209c:	push	{r3, lr}
    20a0:	pop	{r3, pc}
