# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do fp_multiplier_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler {C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/int_to_fp32_pipeline.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module int_to_fp32_pipeline
# 
# Top level modules:
# 	int_to_fp32_pipeline
# vlog -vlog01compat -work work +incdir+C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler {C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/dequantizer_block.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dequantizer_block
# 
# Top level modules:
# 	dequantizer_block
# vlog -vlog01compat -work work +incdir+C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler {C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/Multiplication_pipeline.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Multiplication_pipeline
# 
# Top level modules:
# 	Multiplication_pipeline
# vlog -vlog01compat -work work +incdir+C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler {C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/miao_lzc32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lzc_miao_8_old
# -- Compiling module lzc_miao_16
# -- Compiling module lzc_miao_8
# -- Compiling module miao_lzc32
# 
# Top level modules:
# 	lzc_miao_8_old
# 	lzc_miao_16
# 	miao_lzc32
# 
# vlog -sv -work work +incdir+C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler {C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/tb_dequantizer_multiple.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_dequantizer_multiple
# 
# Top level modules:
# 	tb_dequantizer_multiple
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  tb_dequantizer_multiple
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_dequantizer_multiple 
# Loading sv_std.std
# Loading work.tb_dequantizer_multiple
# Loading work.dequantizer_block
# Loading work.int_to_fp32_pipeline
# Loading work.miao_lzc32
# Loading work.lzc_miao_8
# Loading work.Multiplication_pipeline
# ** Warning: (vsim-PLI-3028) C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/tb_dequantizer_multiple.sv(194): $sdf_annotate : 4th argument (log file) is not supported.
# 
#         Region: /tb_dequantizer_multiple
# ** Error: (vsim-SDF-3894) dequantizer_x1.sdf: Compiled SDF file was not found.
# 
# ** Error: (vsim-3043) C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/tb_dequantizer_multiple.sv(189): Unresolved reference to 'tb_dequantizer_parallel'.
# 
#         Region: /tb_dequantizer_multiple
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./fp_multiplier_run_msim_rtl_verilog.do PAUSED at line 15
