# Verilog-Projects
1. Design and simulation of the Register File and ALU of RISC-V Processor
