
ultrasonic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d70  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002f10  08002f10  00012f10  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002f88  08002f88  00012f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002f8c  08002f8c  00012f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08002f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
  7 .bss          000000e0  20000068  20000068  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000148  20000148  00020068  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012f06  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000229f  00000000  00000000  00032f9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000070b7  00000000  00000000  0003523d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008c0  00000000  00000000  0003c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c00  00000000  00000000  0003cbb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005283  00000000  00000000  0003d7b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003c0b  00000000  00000000  00042a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00046646  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001e6c  00000000  00000000  000466c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002ef8 	.word	0x08002ef8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002ef8 	.word	0x08002ef8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__aeabi_d2iz>:
 8000a14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a1c:	d215      	bcs.n	8000a4a <__aeabi_d2iz+0x36>
 8000a1e:	d511      	bpl.n	8000a44 <__aeabi_d2iz+0x30>
 8000a20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a28:	d912      	bls.n	8000a50 <__aeabi_d2iz+0x3c>
 8000a2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a3e:	bf18      	it	ne
 8000a40:	4240      	negne	r0, r0
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d105      	bne.n	8000a5c <__aeabi_d2iz+0x48>
 8000a50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a54:	bf08      	it	eq
 8000a56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop

08000a64 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a64:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000a66:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_InitTick+0x24>)
{
 8000a68:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000a6a:	6818      	ldr	r0, [r3, #0]
 8000a6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a70:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a74:	f000 f88c 	bl	8000b90 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000a78:	2200      	movs	r2, #0
 8000a7a:	4621      	mov	r1, r4
 8000a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a80:	f000 f846 	bl	8000b10 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000a84:	2000      	movs	r0, #0
 8000a86:	bd10      	pop	{r4, pc}
 8000a88:	20000000 	.word	0x20000000

08000a8c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a8c:	4a07      	ldr	r2, [pc, #28]	; (8000aac <HAL_Init+0x20>)
{
 8000a8e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a90:	6813      	ldr	r3, [r2, #0]
 8000a92:	f043 0310 	orr.w	r3, r3, #16
 8000a96:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a98:	2003      	movs	r0, #3
 8000a9a:	f000 f827 	bl	8000aec <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	f7ff ffe0 	bl	8000a64 <HAL_InitTick>
  HAL_MspInit();
 8000aa4:	f001 fcd0 	bl	8002448 <HAL_MspInit>
}
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	bd08      	pop	{r3, pc}
 8000aac:	40022000 	.word	0x40022000

08000ab0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ab0:	4a02      	ldr	r2, [pc, #8]	; (8000abc <HAL_IncTick+0xc>)
 8000ab2:	6813      	ldr	r3, [r2, #0]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	6013      	str	r3, [r2, #0]
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000090 	.word	0x20000090

08000ac0 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000ac0:	4b01      	ldr	r3, [pc, #4]	; (8000ac8 <HAL_GetTick+0x8>)
 8000ac2:	6818      	ldr	r0, [r3, #0]
}
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	20000090 	.word	0x20000090

08000acc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000acc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000ace:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ad0:	f7ff fff6 	bl	8000ac0 <HAL_GetTick>
  uint32_t wait = Delay;
 8000ad4:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ad6:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000ad8:	4605      	mov	r5, r0
  {
     wait++;
 8000ada:	bf18      	it	ne
 8000adc:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ade:	f7ff ffef 	bl	8000ac0 <HAL_GetTick>
 8000ae2:	1b40      	subs	r0, r0, r5
 8000ae4:	42a0      	cmp	r0, r4
 8000ae6:	d3fa      	bcc.n	8000ade <HAL_Delay+0x12>
  {
  }
}
 8000ae8:	b003      	add	sp, #12
 8000aea:	bd30      	pop	{r4, r5, pc}

08000aec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aec:	4a07      	ldr	r2, [pc, #28]	; (8000b0c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000aee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000af0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000af4:	041b      	lsls	r3, r3, #16
 8000af6:	0c1b      	lsrs	r3, r3, #16
 8000af8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000afc:	0200      	lsls	r0, r0, #8
 8000afe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b02:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000b06:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b08:	60d3      	str	r3, [r2, #12]
 8000b0a:	4770      	bx	lr
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b10:	4b17      	ldr	r3, [pc, #92]	; (8000b70 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b12:	b530      	push	{r4, r5, lr}
 8000b14:	68dc      	ldr	r4, [r3, #12]
 8000b16:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b1a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b1e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	bf28      	it	cs
 8000b24:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b26:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b28:	f04f 0501 	mov.w	r5, #1
 8000b2c:	fa05 f303 	lsl.w	r3, r5, r3
 8000b30:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b34:	bf8c      	ite	hi
 8000b36:	3c03      	subhi	r4, #3
 8000b38:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b3a:	4019      	ands	r1, r3
 8000b3c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b3e:	fa05 f404 	lsl.w	r4, r5, r4
 8000b42:	3c01      	subs	r4, #1
 8000b44:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000b46:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b48:	ea42 0201 	orr.w	r2, r2, r1
 8000b4c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b50:	bfaf      	iteee	ge
 8000b52:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b56:	f000 000f 	andlt.w	r0, r0, #15
 8000b5a:	4b06      	ldrlt	r3, [pc, #24]	; (8000b74 <HAL_NVIC_SetPriority+0x64>)
 8000b5c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5e:	bfa5      	ittet	ge
 8000b60:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000b64:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000b6c:	bd30      	pop	{r4, r5, pc}
 8000b6e:	bf00      	nop
 8000b70:	e000ed00 	.word	0xe000ed00
 8000b74:	e000ed14 	.word	0xe000ed14

08000b78 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b78:	0942      	lsrs	r2, r0, #5
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	f000 001f 	and.w	r0, r0, #31
 8000b80:	fa03 f000 	lsl.w	r0, r3, r0
 8000b84:	4b01      	ldr	r3, [pc, #4]	; (8000b8c <HAL_NVIC_EnableIRQ+0x14>)
 8000b86:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000b8a:	4770      	bx	lr
 8000b8c:	e000e100 	.word	0xe000e100

08000b90 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b90:	3801      	subs	r0, #1
 8000b92:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b96:	d20a      	bcs.n	8000bae <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b98:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9a:	4a07      	ldr	r2, [pc, #28]	; (8000bb8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b9c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9e:	21f0      	movs	r1, #240	; 0xf0
 8000ba0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ba4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ba6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ba8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000bae:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	e000e010 	.word	0xe000e010
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000bbc:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bbe:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000bc0:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bc2:	bf0c      	ite	eq
 8000bc4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000bc8:	f022 0204 	bicne.w	r2, r2, #4
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	4770      	bx	lr
 8000bd0:	e000e010 	.word	0xe000e010

08000bd4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_SYSTICK_IRQHandler>:
{
 8000bd6:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000bd8:	f7ff fffc 	bl	8000bd4 <HAL_SYSTICK_Callback>
 8000bdc:	bd08      	pop	{r3, pc}
	...

08000be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000be0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000be4:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be8:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8000d7c <HAL_GPIO_Init+0x19c>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bec:	4a61      	ldr	r2, [pc, #388]	; (8000d74 <HAL_GPIO_Init+0x194>)
  uint32_t position = 0x00U;
 8000bee:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000bf0:	fa38 f403 	lsrs.w	r4, r8, r3
 8000bf4:	d102      	bne.n	8000bfc <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  }
}
 8000bf6:	b003      	add	sp, #12
 8000bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000bfc:	f04f 0e01 	mov.w	lr, #1
 8000c00:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 8000c04:	ea18 060e 	ands.w	r6, r8, lr
 8000c08:	f000 80a6 	beq.w	8000d58 <HAL_GPIO_Init+0x178>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c0c:	684c      	ldr	r4, [r1, #4]
 8000c0e:	f024 0710 	bic.w	r7, r4, #16
 8000c12:	2f02      	cmp	r7, #2
 8000c14:	d116      	bne.n	8000c44 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 8000c16:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000c1a:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c1e:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000c22:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c26:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000c2a:	f04f 0c0f 	mov.w	ip, #15
 8000c2e:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000c32:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000c36:	690d      	ldr	r5, [r1, #16]
 8000c38:	fa05 f50b 	lsl.w	r5, r5, fp
 8000c3c:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000c40:	f8ca 5020 	str.w	r5, [sl, #32]
 8000c44:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c48:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000c4a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c4e:	fa05 f50a 	lsl.w	r5, r5, sl
 8000c52:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c54:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c58:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c5c:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c60:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c62:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c66:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000c68:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c6c:	d811      	bhi.n	8000c92 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8000c6e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c70:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c74:	68cf      	ldr	r7, [r1, #12]
 8000c76:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000c7a:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000c7e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000c80:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c82:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c86:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000c8a:	409f      	lsls	r7, r3
 8000c8c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000c90:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000c92:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c94:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c96:	688f      	ldr	r7, [r1, #8]
 8000c98:	fa07 f70a 	lsl.w	r7, r7, sl
 8000c9c:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000c9e:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ca0:	00e5      	lsls	r5, r4, #3
 8000ca2:	d559      	bpl.n	8000d58 <HAL_GPIO_Init+0x178>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca4:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8000ca8:	f045 0501 	orr.w	r5, r5, #1
 8000cac:	f8c9 5018 	str.w	r5, [r9, #24]
 8000cb0:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8000cb4:	f023 0703 	bic.w	r7, r3, #3
 8000cb8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000cbc:	f005 0501 	and.w	r5, r5, #1
 8000cc0:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000cc4:	9501      	str	r5, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000cc6:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cca:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000ccc:	68bd      	ldr	r5, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000cce:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000cd2:	f04f 0e0f 	mov.w	lr, #15
 8000cd6:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000cda:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000cde:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ce2:	d03b      	beq.n	8000d5c <HAL_GPIO_Init+0x17c>
 8000ce4:	4d24      	ldr	r5, [pc, #144]	; (8000d78 <HAL_GPIO_Init+0x198>)
 8000ce6:	42a8      	cmp	r0, r5
 8000ce8:	d03a      	beq.n	8000d60 <HAL_GPIO_Init+0x180>
 8000cea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cee:	42a8      	cmp	r0, r5
 8000cf0:	d038      	beq.n	8000d64 <HAL_GPIO_Init+0x184>
 8000cf2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cf6:	42a8      	cmp	r0, r5
 8000cf8:	d036      	beq.n	8000d68 <HAL_GPIO_Init+0x188>
 8000cfa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cfe:	42a8      	cmp	r0, r5
 8000d00:	d034      	beq.n	8000d6c <HAL_GPIO_Init+0x18c>
 8000d02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d06:	42a8      	cmp	r0, r5
 8000d08:	d032      	beq.n	8000d70 <HAL_GPIO_Init+0x190>
 8000d0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d0e:	42a8      	cmp	r0, r5
 8000d10:	bf14      	ite	ne
 8000d12:	2507      	movne	r5, #7
 8000d14:	2506      	moveq	r5, #6
 8000d16:	fa05 f50c 	lsl.w	r5, r5, ip
 8000d1a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8000d1e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000d20:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000d22:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d24:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000d28:	bf0c      	ite	eq
 8000d2a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000d2c:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8000d2e:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000d30:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d32:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000d36:	bf0c      	ite	eq
 8000d38:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000d3a:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8000d3c:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000d3e:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d40:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000d44:	bf0c      	ite	eq
 8000d46:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000d48:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8000d4a:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000d4c:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d4e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000d50:	bf54      	ite	pl
 8000d52:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8000d54:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8000d56:	60d5      	str	r5, [r2, #12]
    position++;
 8000d58:	3301      	adds	r3, #1
 8000d5a:	e749      	b.n	8000bf0 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d5c:	2500      	movs	r5, #0
 8000d5e:	e7da      	b.n	8000d16 <HAL_GPIO_Init+0x136>
 8000d60:	2501      	movs	r5, #1
 8000d62:	e7d8      	b.n	8000d16 <HAL_GPIO_Init+0x136>
 8000d64:	2502      	movs	r5, #2
 8000d66:	e7d6      	b.n	8000d16 <HAL_GPIO_Init+0x136>
 8000d68:	2503      	movs	r5, #3
 8000d6a:	e7d4      	b.n	8000d16 <HAL_GPIO_Init+0x136>
 8000d6c:	2504      	movs	r5, #4
 8000d6e:	e7d2      	b.n	8000d16 <HAL_GPIO_Init+0x136>
 8000d70:	2505      	movs	r5, #5
 8000d72:	e7d0      	b.n	8000d16 <HAL_GPIO_Init+0x136>
 8000d74:	40010400 	.word	0x40010400
 8000d78:	48000400 	.word	0x48000400
 8000d7c:	40021000 	.word	0x40021000

08000d80 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d80:	6903      	ldr	r3, [r0, #16]
 8000d82:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000d84:	bf14      	ite	ne
 8000d86:	2001      	movne	r0, #1
 8000d88:	2000      	moveq	r0, #0
 8000d8a:	4770      	bx	lr

08000d8c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d8c:	b10a      	cbz	r2, 8000d92 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d8e:	6181      	str	r1, [r0, #24]
 8000d90:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d92:	6281      	str	r1, [r0, #40]	; 0x28
 8000d94:	4770      	bx	lr
	...

08000d98 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d98:	6803      	ldr	r3, [r0, #0]
{
 8000d9a:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d9e:	07df      	lsls	r7, r3, #31
{
 8000da0:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000da2:	d411      	bmi.n	8000dc8 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000da4:	682b      	ldr	r3, [r5, #0]
 8000da6:	079e      	lsls	r6, r3, #30
 8000da8:	f100 808b 	bmi.w	8000ec2 <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dac:	682b      	ldr	r3, [r5, #0]
 8000dae:	071c      	lsls	r4, r3, #28
 8000db0:	f100 80fe 	bmi.w	8000fb0 <HAL_RCC_OscConfig+0x218>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000db4:	682b      	ldr	r3, [r5, #0]
 8000db6:	0758      	lsls	r0, r3, #29
 8000db8:	f100 8147 	bmi.w	800104a <HAL_RCC_OscConfig+0x2b2>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dbc:	69aa      	ldr	r2, [r5, #24]
 8000dbe:	2a00      	cmp	r2, #0
 8000dc0:	f040 81dd 	bne.w	800117e <HAL_RCC_OscConfig+0x3e6>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	e024      	b.n	8000e12 <HAL_RCC_OscConfig+0x7a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dc8:	4cbd      	ldr	r4, [pc, #756]	; (80010c0 <HAL_RCC_OscConfig+0x328>)
 8000dca:	6863      	ldr	r3, [r4, #4]
 8000dcc:	f003 030c 	and.w	r3, r3, #12
 8000dd0:	2b04      	cmp	r3, #4
 8000dd2:	d00a      	beq.n	8000dea <HAL_RCC_OscConfig+0x52>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dd4:	6863      	ldr	r3, [r4, #4]
 8000dd6:	f003 030c 	and.w	r3, r3, #12
 8000dda:	2b08      	cmp	r3, #8
 8000ddc:	d11c      	bne.n	8000e18 <HAL_RCC_OscConfig+0x80>
 8000dde:	6863      	ldr	r3, [r4, #4]
 8000de0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000de8:	d116      	bne.n	8000e18 <HAL_RCC_OscConfig+0x80>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dee:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df2:	6821      	ldr	r1, [r4, #0]
 8000df4:	fa93 f3a3 	rbit	r3, r3
 8000df8:	fab3 f383 	clz	r3, r3
 8000dfc:	f003 031f 	and.w	r3, r3, #31
 8000e00:	2201      	movs	r2, #1
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	420b      	tst	r3, r1
 8000e08:	d0cc      	beq.n	8000da4 <HAL_RCC_OscConfig+0xc>
 8000e0a:	686b      	ldr	r3, [r5, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d1c9      	bne.n	8000da4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000e10:	2001      	movs	r0, #1
}
 8000e12:	b002      	add	sp, #8
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e18:	686b      	ldr	r3, [r5, #4]
 8000e1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e1e:	d11e      	bne.n	8000e5e <HAL_RCC_OscConfig+0xc6>
 8000e20:	6823      	ldr	r3, [r4, #0]
 8000e22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e26:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e28:	f7ff fe4a 	bl	8000ac0 <HAL_GetTick>
 8000e2c:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000e30:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e32:	2701      	movs	r7, #1
 8000e34:	fa96 f3a6 	rbit	r3, r6
 8000e38:	6822      	ldr	r2, [r4, #0]
 8000e3a:	fa96 f3a6 	rbit	r3, r6
 8000e3e:	fab3 f383 	clz	r3, r3
 8000e42:	f003 031f 	and.w	r3, r3, #31
 8000e46:	fa07 f303 	lsl.w	r3, r7, r3
 8000e4a:	4213      	tst	r3, r2
 8000e4c:	d1aa      	bne.n	8000da4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e4e:	f7ff fe37 	bl	8000ac0 <HAL_GetTick>
 8000e52:	eba0 0008 	sub.w	r0, r0, r8
 8000e56:	2864      	cmp	r0, #100	; 0x64
 8000e58:	d9ec      	bls.n	8000e34 <HAL_RCC_OscConfig+0x9c>
            return HAL_TIMEOUT;
 8000e5a:	2003      	movs	r0, #3
 8000e5c:	e7d9      	b.n	8000e12 <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e5e:	bb0b      	cbnz	r3, 8000ea4 <HAL_RCC_OscConfig+0x10c>
 8000e60:	6823      	ldr	r3, [r4, #0]
 8000e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e66:	6023      	str	r3, [r4, #0]
 8000e68:	6823      	ldr	r3, [r4, #0]
 8000e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e6e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e70:	f7ff fe26 	bl	8000ac0 <HAL_GetTick>
 8000e74:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000e78:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e7a:	2701      	movs	r7, #1
 8000e7c:	fa96 f3a6 	rbit	r3, r6
 8000e80:	6822      	ldr	r2, [r4, #0]
 8000e82:	fa96 f3a6 	rbit	r3, r6
 8000e86:	fab3 f383 	clz	r3, r3
 8000e8a:	f003 031f 	and.w	r3, r3, #31
 8000e8e:	fa07 f303 	lsl.w	r3, r7, r3
 8000e92:	4213      	tst	r3, r2
 8000e94:	d086      	beq.n	8000da4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e96:	f7ff fe13 	bl	8000ac0 <HAL_GetTick>
 8000e9a:	eba0 0008 	sub.w	r0, r0, r8
 8000e9e:	2864      	cmp	r0, #100	; 0x64
 8000ea0:	d9ec      	bls.n	8000e7c <HAL_RCC_OscConfig+0xe4>
 8000ea2:	e7da      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ea4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ea8:	6823      	ldr	r3, [r4, #0]
 8000eaa:	d103      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x11c>
 8000eac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eb0:	6023      	str	r3, [r4, #0]
 8000eb2:	e7b5      	b.n	8000e20 <HAL_RCC_OscConfig+0x88>
 8000eb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eb8:	6023      	str	r3, [r4, #0]
 8000eba:	6823      	ldr	r3, [r4, #0]
 8000ebc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ec0:	e7b1      	b.n	8000e26 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ec2:	4c7f      	ldr	r4, [pc, #508]	; (80010c0 <HAL_RCC_OscConfig+0x328>)
 8000ec4:	6863      	ldr	r3, [r4, #4]
 8000ec6:	f013 0f0c 	tst.w	r3, #12
 8000eca:	d00a      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x14a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ecc:	6863      	ldr	r3, [r4, #4]
 8000ece:	f003 030c 	and.w	r3, r3, #12
 8000ed2:	2b08      	cmp	r3, #8
 8000ed4:	d124      	bne.n	8000f20 <HAL_RCC_OscConfig+0x188>
 8000ed6:	6863      	ldr	r3, [r4, #4]
 8000ed8:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000edc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ee0:	d11e      	bne.n	8000f20 <HAL_RCC_OscConfig+0x188>
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ee8:	6821      	ldr	r1, [r4, #0]
 8000eea:	fa93 f3a3 	rbit	r3, r3
 8000eee:	fab3 f383 	clz	r3, r3
 8000ef2:	f003 031f 	and.w	r3, r3, #31
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	420b      	tst	r3, r1
 8000efe:	d002      	beq.n	8000f06 <HAL_RCC_OscConfig+0x16e>
 8000f00:	68eb      	ldr	r3, [r5, #12]
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d184      	bne.n	8000e10 <HAL_RCC_OscConfig+0x78>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f06:	6821      	ldr	r1, [r4, #0]
 8000f08:	23f8      	movs	r3, #248	; 0xf8
 8000f0a:	fa93 f3a3 	rbit	r3, r3
 8000f0e:	fab3 f283 	clz	r2, r3
 8000f12:	692b      	ldr	r3, [r5, #16]
 8000f14:	4093      	lsls	r3, r2
 8000f16:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	6023      	str	r3, [r4, #0]
 8000f1e:	e745      	b.n	8000dac <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f20:	68ea      	ldr	r2, [r5, #12]
 8000f22:	2601      	movs	r6, #1
 8000f24:	b30a      	cbz	r2, 8000f6a <HAL_RCC_OscConfig+0x1d2>
 8000f26:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8000f2a:	fab3 f383 	clz	r3, r3
 8000f2e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f32:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	2702      	movs	r7, #2
 8000f3a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8000f3c:	f7ff fdc0 	bl	8000ac0 <HAL_GetTick>
 8000f40:	4680      	mov	r8, r0
 8000f42:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f46:	6822      	ldr	r2, [r4, #0]
 8000f48:	fa97 f3a7 	rbit	r3, r7
 8000f4c:	fab3 f383 	clz	r3, r3
 8000f50:	f003 031f 	and.w	r3, r3, #31
 8000f54:	fa06 f303 	lsl.w	r3, r6, r3
 8000f58:	4213      	tst	r3, r2
 8000f5a:	d1d4      	bne.n	8000f06 <HAL_RCC_OscConfig+0x16e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f5c:	f7ff fdb0 	bl	8000ac0 <HAL_GetTick>
 8000f60:	eba0 0008 	sub.w	r0, r0, r8
 8000f64:	2802      	cmp	r0, #2
 8000f66:	d9ec      	bls.n	8000f42 <HAL_RCC_OscConfig+0x1aa>
 8000f68:	e777      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
 8000f6a:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8000f6e:	fab3 f383 	clz	r3, r3
 8000f72:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f76:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	2702      	movs	r7, #2
 8000f7e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f80:	f7ff fd9e 	bl	8000ac0 <HAL_GetTick>
 8000f84:	4680      	mov	r8, r0
 8000f86:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f8a:	6822      	ldr	r2, [r4, #0]
 8000f8c:	fa97 f3a7 	rbit	r3, r7
 8000f90:	fab3 f383 	clz	r3, r3
 8000f94:	f003 031f 	and.w	r3, r3, #31
 8000f98:	fa06 f303 	lsl.w	r3, r6, r3
 8000f9c:	4213      	tst	r3, r2
 8000f9e:	f43f af05 	beq.w	8000dac <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa2:	f7ff fd8d 	bl	8000ac0 <HAL_GetTick>
 8000fa6:	eba0 0008 	sub.w	r0, r0, r8
 8000faa:	2802      	cmp	r0, #2
 8000fac:	d9eb      	bls.n	8000f86 <HAL_RCC_OscConfig+0x1ee>
 8000fae:	e754      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fb0:	696a      	ldr	r2, [r5, #20]
 8000fb2:	4e43      	ldr	r6, [pc, #268]	; (80010c0 <HAL_RCC_OscConfig+0x328>)
 8000fb4:	4943      	ldr	r1, [pc, #268]	; (80010c4 <HAL_RCC_OscConfig+0x32c>)
 8000fb6:	2401      	movs	r4, #1
 8000fb8:	b31a      	cbz	r2, 8001002 <HAL_RCC_OscConfig+0x26a>
 8000fba:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8000fbe:	fab3 f383 	clz	r3, r3
 8000fc2:	440b      	add	r3, r1
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	2702      	movs	r7, #2
 8000fc8:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8000fca:	f7ff fd79 	bl	8000ac0 <HAL_GetTick>
 8000fce:	4680      	mov	r8, r0
 8000fd0:	fa97 f3a7 	rbit	r3, r7
 8000fd4:	fa97 f3a7 	rbit	r3, r7
 8000fd8:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fdc:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000fde:	fa97 f3a7 	rbit	r3, r7
 8000fe2:	fab3 f383 	clz	r3, r3
 8000fe6:	f003 031f 	and.w	r3, r3, #31
 8000fea:	fa04 f303 	lsl.w	r3, r4, r3
 8000fee:	4213      	tst	r3, r2
 8000ff0:	f47f aee0 	bne.w	8000db4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ff4:	f7ff fd64 	bl	8000ac0 <HAL_GetTick>
 8000ff8:	eba0 0008 	sub.w	r0, r0, r8
 8000ffc:	2802      	cmp	r0, #2
 8000ffe:	d9e7      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x238>
 8001000:	e72b      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
 8001002:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001006:	fab3 f383 	clz	r3, r3
 800100a:	440b      	add	r3, r1
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	2702      	movs	r7, #2
 8001010:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001012:	f7ff fd55 	bl	8000ac0 <HAL_GetTick>
 8001016:	4680      	mov	r8, r0
 8001018:	fa97 f3a7 	rbit	r3, r7
 800101c:	fa97 f3a7 	rbit	r3, r7
 8001020:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001024:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001026:	fa97 f3a7 	rbit	r3, r7
 800102a:	fab3 f383 	clz	r3, r3
 800102e:	f003 031f 	and.w	r3, r3, #31
 8001032:	fa04 f303 	lsl.w	r3, r4, r3
 8001036:	4213      	tst	r3, r2
 8001038:	f43f aebc 	beq.w	8000db4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800103c:	f7ff fd40 	bl	8000ac0 <HAL_GetTick>
 8001040:	eba0 0008 	sub.w	r0, r0, r8
 8001044:	2802      	cmp	r0, #2
 8001046:	d9e7      	bls.n	8001018 <HAL_RCC_OscConfig+0x280>
 8001048:	e707      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800104a:	4c1d      	ldr	r4, [pc, #116]	; (80010c0 <HAL_RCC_OscConfig+0x328>)
 800104c:	69e3      	ldr	r3, [r4, #28]
 800104e:	00d9      	lsls	r1, r3, #3
 8001050:	d434      	bmi.n	80010bc <HAL_RCC_OscConfig+0x324>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001052:	69e3      	ldr	r3, [r4, #28]
 8001054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001058:	61e3      	str	r3, [r4, #28]
 800105a:	69e3      	ldr	r3, [r4, #28]
 800105c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001064:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001066:	4f18      	ldr	r7, [pc, #96]	; (80010c8 <HAL_RCC_OscConfig+0x330>)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	05da      	lsls	r2, r3, #23
 800106c:	d52e      	bpl.n	80010cc <HAL_RCC_OscConfig+0x334>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800106e:	68ab      	ldr	r3, [r5, #8]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d13c      	bne.n	80010ee <HAL_RCC_OscConfig+0x356>
 8001074:	6a23      	ldr	r3, [r4, #32]
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800107c:	f7ff fd20 	bl	8000ac0 <HAL_GetTick>
 8001080:	2702      	movs	r7, #2
 8001082:	4682      	mov	sl, r0
 8001084:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001086:	f04f 0801 	mov.w	r8, #1
 800108a:	fa97 f3a7 	rbit	r3, r7
 800108e:	fa97 f3a7 	rbit	r3, r7
 8001092:	2b00      	cmp	r3, #0
 8001094:	d06b      	beq.n	800116e <HAL_RCC_OscConfig+0x3d6>
 8001096:	6a22      	ldr	r2, [r4, #32]
 8001098:	fa99 f3a9 	rbit	r3, r9
 800109c:	fab3 f383 	clz	r3, r3
 80010a0:	f003 031f 	and.w	r3, r3, #31
 80010a4:	fa08 f303 	lsl.w	r3, r8, r3
 80010a8:	4213      	tst	r3, r2
 80010aa:	d057      	beq.n	800115c <HAL_RCC_OscConfig+0x3c4>
    if(pwrclkchanged == SET)
 80010ac:	2e00      	cmp	r6, #0
 80010ae:	f43f ae85 	beq.w	8000dbc <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80010b2:	69e3      	ldr	r3, [r4, #28]
 80010b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010b8:	61e3      	str	r3, [r4, #28]
 80010ba:	e67f      	b.n	8000dbc <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80010bc:	2600      	movs	r6, #0
 80010be:	e7d2      	b.n	8001066 <HAL_RCC_OscConfig+0x2ce>
 80010c0:	40021000 	.word	0x40021000
 80010c4:	10908120 	.word	0x10908120
 80010c8:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80010d4:	f7ff fcf4 	bl	8000ac0 <HAL_GetTick>
 80010d8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	05db      	lsls	r3, r3, #23
 80010de:	d4c6      	bmi.n	800106e <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010e0:	f7ff fcee 	bl	8000ac0 <HAL_GetTick>
 80010e4:	eba0 0008 	sub.w	r0, r0, r8
 80010e8:	2864      	cmp	r0, #100	; 0x64
 80010ea:	d9f6      	bls.n	80010da <HAL_RCC_OscConfig+0x342>
 80010ec:	e6b5      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010ee:	bb3b      	cbnz	r3, 8001140 <HAL_RCC_OscConfig+0x3a8>
 80010f0:	6a23      	ldr	r3, [r4, #32]
 80010f2:	f023 0301 	bic.w	r3, r3, #1
 80010f6:	6223      	str	r3, [r4, #32]
 80010f8:	6a23      	ldr	r3, [r4, #32]
 80010fa:	f023 0304 	bic.w	r3, r3, #4
 80010fe:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001100:	f7ff fcde 	bl	8000ac0 <HAL_GetTick>
 8001104:	2702      	movs	r7, #2
 8001106:	4682      	mov	sl, r0
 8001108:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800110a:	f04f 0801 	mov.w	r8, #1
 800110e:	fa97 f3a7 	rbit	r3, r7
 8001112:	fa97 f3a7 	rbit	r3, r7
 8001116:	b373      	cbz	r3, 8001176 <HAL_RCC_OscConfig+0x3de>
 8001118:	6a22      	ldr	r2, [r4, #32]
 800111a:	fa99 f3a9 	rbit	r3, r9
 800111e:	fab3 f383 	clz	r3, r3
 8001122:	f003 031f 	and.w	r3, r3, #31
 8001126:	fa08 f303 	lsl.w	r3, r8, r3
 800112a:	4213      	tst	r3, r2
 800112c:	d0be      	beq.n	80010ac <HAL_RCC_OscConfig+0x314>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800112e:	f7ff fcc7 	bl	8000ac0 <HAL_GetTick>
 8001132:	f241 3388 	movw	r3, #5000	; 0x1388
 8001136:	eba0 000a 	sub.w	r0, r0, sl
 800113a:	4298      	cmp	r0, r3
 800113c:	d9e7      	bls.n	800110e <HAL_RCC_OscConfig+0x376>
 800113e:	e68c      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001140:	2b05      	cmp	r3, #5
 8001142:	6a23      	ldr	r3, [r4, #32]
 8001144:	d103      	bne.n	800114e <HAL_RCC_OscConfig+0x3b6>
 8001146:	f043 0304 	orr.w	r3, r3, #4
 800114a:	6223      	str	r3, [r4, #32]
 800114c:	e792      	b.n	8001074 <HAL_RCC_OscConfig+0x2dc>
 800114e:	f023 0301 	bic.w	r3, r3, #1
 8001152:	6223      	str	r3, [r4, #32]
 8001154:	6a23      	ldr	r3, [r4, #32]
 8001156:	f023 0304 	bic.w	r3, r3, #4
 800115a:	e78e      	b.n	800107a <HAL_RCC_OscConfig+0x2e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800115c:	f7ff fcb0 	bl	8000ac0 <HAL_GetTick>
 8001160:	f241 3388 	movw	r3, #5000	; 0x1388
 8001164:	eba0 000a 	sub.w	r0, r0, sl
 8001168:	4298      	cmp	r0, r3
 800116a:	d98e      	bls.n	800108a <HAL_RCC_OscConfig+0x2f2>
 800116c:	e675      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
 800116e:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001172:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001174:	e790      	b.n	8001098 <HAL_RCC_OscConfig+0x300>
 8001176:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800117a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800117c:	e7cd      	b.n	800111a <HAL_RCC_OscConfig+0x382>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800117e:	4c44      	ldr	r4, [pc, #272]	; (8001290 <HAL_RCC_OscConfig+0x4f8>)
 8001180:	6863      	ldr	r3, [r4, #4]
 8001182:	f003 030c 	and.w	r3, r3, #12
 8001186:	2b08      	cmp	r3, #8
 8001188:	f43f ae42 	beq.w	8000e10 <HAL_RCC_OscConfig+0x78>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800118c:	2a02      	cmp	r2, #2
 800118e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001192:	d158      	bne.n	8001246 <HAL_RCC_OscConfig+0x4ae>
 8001194:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001198:	fab3 f383 	clz	r3, r3
 800119c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011aa:	f7ff fc89 	bl	8000ac0 <HAL_GetTick>
 80011ae:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 80011b2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b4:	2601      	movs	r6, #1
 80011b6:	fa97 f3a7 	rbit	r3, r7
 80011ba:	6822      	ldr	r2, [r4, #0]
 80011bc:	fa97 f3a7 	rbit	r3, r7
 80011c0:	fab3 f383 	clz	r3, r3
 80011c4:	f003 031f 	and.w	r3, r3, #31
 80011c8:	fa06 f303 	lsl.w	r3, r6, r3
 80011cc:	4213      	tst	r3, r2
 80011ce:	d133      	bne.n	8001238 <HAL_RCC_OscConfig+0x4a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80011d2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80011d4:	f023 030f 	bic.w	r3, r3, #15
 80011d8:	4313      	orrs	r3, r2
 80011da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80011dc:	6862      	ldr	r2, [r4, #4]
 80011de:	6a2b      	ldr	r3, [r5, #32]
 80011e0:	69e9      	ldr	r1, [r5, #28]
 80011e2:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 80011e6:	430b      	orrs	r3, r1
 80011e8:	4313      	orrs	r3, r2
 80011ea:	6063      	str	r3, [r4, #4]
 80011ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011f0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80011f4:	fab3 f383 	clz	r3, r3
 80011f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001206:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001208:	f7ff fc5a 	bl	8000ac0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800120c:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 800120e:	4607      	mov	r7, r0
 8001210:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001214:	6822      	ldr	r2, [r4, #0]
 8001216:	fa95 f3a5 	rbit	r3, r5
 800121a:	fab3 f383 	clz	r3, r3
 800121e:	f003 031f 	and.w	r3, r3, #31
 8001222:	fa06 f303 	lsl.w	r3, r6, r3
 8001226:	4213      	tst	r3, r2
 8001228:	f47f adcc 	bne.w	8000dc4 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800122c:	f7ff fc48 	bl	8000ac0 <HAL_GetTick>
 8001230:	1bc0      	subs	r0, r0, r7
 8001232:	2802      	cmp	r0, #2
 8001234:	d9ec      	bls.n	8001210 <HAL_RCC_OscConfig+0x478>
 8001236:	e610      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001238:	f7ff fc42 	bl	8000ac0 <HAL_GetTick>
 800123c:	eba0 0008 	sub.w	r0, r0, r8
 8001240:	2802      	cmp	r0, #2
 8001242:	d9b8      	bls.n	80011b6 <HAL_RCC_OscConfig+0x41e>
 8001244:	e609      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
 8001246:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800124a:	fab3 f383 	clz	r3, r3
 800124e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001252:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800125c:	f7ff fc30 	bl	8000ac0 <HAL_GetTick>
 8001260:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001264:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001266:	2601      	movs	r6, #1
 8001268:	fa95 f3a5 	rbit	r3, r5
 800126c:	6822      	ldr	r2, [r4, #0]
 800126e:	fa95 f3a5 	rbit	r3, r5
 8001272:	fab3 f383 	clz	r3, r3
 8001276:	f003 031f 	and.w	r3, r3, #31
 800127a:	fa06 f303 	lsl.w	r3, r6, r3
 800127e:	4213      	tst	r3, r2
 8001280:	f43f ada0 	beq.w	8000dc4 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001284:	f7ff fc1c 	bl	8000ac0 <HAL_GetTick>
 8001288:	1bc0      	subs	r0, r0, r7
 800128a:	2802      	cmp	r0, #2
 800128c:	d9ec      	bls.n	8001268 <HAL_RCC_OscConfig+0x4d0>
 800128e:	e5e4      	b.n	8000e5a <HAL_RCC_OscConfig+0xc2>
 8001290:	40021000 	.word	0x40021000

08001294 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001294:	4911      	ldr	r1, [pc, #68]	; (80012dc <HAL_RCC_GetSysClockFreq+0x48>)
 8001296:	684b      	ldr	r3, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001298:	f003 020c 	and.w	r2, r3, #12
 800129c:	2a08      	cmp	r2, #8
 800129e:	d11a      	bne.n	80012d6 <HAL_RCC_GetSysClockFreq+0x42>
 80012a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80012a4:	fa92 f2a2 	rbit	r2, r2
 80012a8:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80012aa:	fab2 f282 	clz	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80012ae:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80012b0:	fa90 f0a0 	rbit	r0, r0
 80012b4:	fab0 f080 	clz	r0, r0
 80012b8:	f001 010f 	and.w	r1, r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80012bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80012c0:	40d3      	lsrs	r3, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80012c2:	40c1      	lsrs	r1, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80012c4:	4a06      	ldr	r2, [pc, #24]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x4c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80012c6:	4807      	ldr	r0, [pc, #28]	; (80012e4 <HAL_RCC_GetSysClockFreq+0x50>)
 80012c8:	5c41      	ldrb	r1, [r0, r1]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80012ca:	4807      	ldr	r0, [pc, #28]	; (80012e8 <HAL_RCC_GetSysClockFreq+0x54>)
 80012cc:	fbb0 f1f1 	udiv	r1, r0, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80012d0:	5cd0      	ldrb	r0, [r2, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80012d2:	4348      	muls	r0, r1
 80012d4:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80012d6:	4804      	ldr	r0, [pc, #16]	; (80012e8 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000
 80012e0:	08002f10 	.word	0x08002f10
 80012e4:	08002f20 	.word	0x08002f20
 80012e8:	007a1200 	.word	0x007a1200

080012ec <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80012ec:	4a5c      	ldr	r2, [pc, #368]	; (8001460 <HAL_RCC_ClockConfig+0x174>)
 80012ee:	6813      	ldr	r3, [r2, #0]
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	428b      	cmp	r3, r1
{
 80012f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012fa:	4606      	mov	r6, r0
 80012fc:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80012fe:	d330      	bcc.n	8001362 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001300:	6832      	ldr	r2, [r6, #0]
 8001302:	0791      	lsls	r1, r2, #30
 8001304:	d43a      	bmi.n	800137c <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001306:	07d2      	lsls	r2, r2, #31
 8001308:	d440      	bmi.n	800138c <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800130a:	4a55      	ldr	r2, [pc, #340]	; (8001460 <HAL_RCC_ClockConfig+0x174>)
 800130c:	6813      	ldr	r3, [r2, #0]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	429d      	cmp	r5, r3
 8001314:	f0c0 8092 	bcc.w	800143c <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001318:	6832      	ldr	r2, [r6, #0]
 800131a:	4c52      	ldr	r4, [pc, #328]	; (8001464 <HAL_RCC_ClockConfig+0x178>)
 800131c:	f012 0f04 	tst.w	r2, #4
 8001320:	f040 8097 	bne.w	8001452 <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001324:	0713      	lsls	r3, r2, #28
 8001326:	d506      	bpl.n	8001336 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001328:	6863      	ldr	r3, [r4, #4]
 800132a:	6932      	ldr	r2, [r6, #16]
 800132c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001330:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001334:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001336:	f7ff ffad 	bl	8001294 <HAL_RCC_GetSysClockFreq>
 800133a:	6863      	ldr	r3, [r4, #4]
 800133c:	22f0      	movs	r2, #240	; 0xf0
 800133e:	fa92 f2a2 	rbit	r2, r2
 8001342:	fab2 f282 	clz	r2, r2
 8001346:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800134a:	40d3      	lsrs	r3, r2
 800134c:	4a46      	ldr	r2, [pc, #280]	; (8001468 <HAL_RCC_ClockConfig+0x17c>)
 800134e:	5cd3      	ldrb	r3, [r2, r3]
 8001350:	40d8      	lsrs	r0, r3
 8001352:	4b46      	ldr	r3, [pc, #280]	; (800146c <HAL_RCC_ClockConfig+0x180>)
 8001354:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001356:	2000      	movs	r0, #0
 8001358:	f7ff fb84 	bl	8000a64 <HAL_InitTick>
  return HAL_OK;
 800135c:	2000      	movs	r0, #0
}
 800135e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001362:	6813      	ldr	r3, [r2, #0]
 8001364:	f023 0307 	bic.w	r3, r3, #7
 8001368:	430b      	orrs	r3, r1
 800136a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800136c:	6813      	ldr	r3, [r2, #0]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	4299      	cmp	r1, r3
 8001374:	d0c4      	beq.n	8001300 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001376:	2001      	movs	r0, #1
 8001378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800137c:	4939      	ldr	r1, [pc, #228]	; (8001464 <HAL_RCC_ClockConfig+0x178>)
 800137e:	68b0      	ldr	r0, [r6, #8]
 8001380:	684b      	ldr	r3, [r1, #4]
 8001382:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001386:	4303      	orrs	r3, r0
 8001388:	604b      	str	r3, [r1, #4]
 800138a:	e7bc      	b.n	8001306 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800138c:	6872      	ldr	r2, [r6, #4]
 800138e:	4c35      	ldr	r4, [pc, #212]	; (8001464 <HAL_RCC_ClockConfig+0x178>)
 8001390:	2a01      	cmp	r2, #1
 8001392:	d128      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xfa>
 8001394:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001398:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139c:	6821      	ldr	r1, [r4, #0]
 800139e:	fa93 f3a3 	rbit	r3, r3
 80013a2:	fab3 f383 	clz	r3, r3
 80013a6:	f003 031f 	and.w	r3, r3, #31
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b0:	d0e1      	beq.n	8001376 <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b2:	6863      	ldr	r3, [r4, #4]
 80013b4:	f023 0303 	bic.w	r3, r3, #3
 80013b8:	431a      	orrs	r2, r3
 80013ba:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 80013bc:	f7ff fb80 	bl	8000ac0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013c0:	6873      	ldr	r3, [r6, #4]
 80013c2:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 80013c4:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013c6:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013ca:	d11f      	bne.n	800140c <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80013cc:	6863      	ldr	r3, [r4, #4]
 80013ce:	f003 030c 	and.w	r3, r3, #12
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	d099      	beq.n	800130a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d6:	f7ff fb73 	bl	8000ac0 <HAL_GetTick>
 80013da:	1bc0      	subs	r0, r0, r7
 80013dc:	4540      	cmp	r0, r8
 80013de:	d9f5      	bls.n	80013cc <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 80013e0:	2003      	movs	r0, #3
 80013e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013e6:	2a02      	cmp	r2, #2
 80013e8:	bf0c      	ite	eq
 80013ea:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80013ee:	2302      	movne	r3, #2
 80013f0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f4:	6820      	ldr	r0, [r4, #0]
 80013f6:	fa93 f3a3 	rbit	r3, r3
 80013fa:	fab3 f383 	clz	r3, r3
 80013fe:	f003 031f 	and.w	r3, r3, #31
 8001402:	2101      	movs	r1, #1
 8001404:	fa01 f303 	lsl.w	r3, r1, r3
 8001408:	4203      	tst	r3, r0
 800140a:	e7d1      	b.n	80013b0 <HAL_RCC_ClockConfig+0xc4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800140c:	2b02      	cmp	r3, #2
 800140e:	d110      	bne.n	8001432 <HAL_RCC_ClockConfig+0x146>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001410:	6863      	ldr	r3, [r4, #4]
 8001412:	f003 030c 	and.w	r3, r3, #12
 8001416:	2b08      	cmp	r3, #8
 8001418:	f43f af77 	beq.w	800130a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800141c:	f7ff fb50 	bl	8000ac0 <HAL_GetTick>
 8001420:	1bc0      	subs	r0, r0, r7
 8001422:	4540      	cmp	r0, r8
 8001424:	d9f4      	bls.n	8001410 <HAL_RCC_ClockConfig+0x124>
 8001426:	e7db      	b.n	80013e0 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001428:	f7ff fb4a 	bl	8000ac0 <HAL_GetTick>
 800142c:	1bc0      	subs	r0, r0, r7
 800142e:	4540      	cmp	r0, r8
 8001430:	d8d6      	bhi.n	80013e0 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001432:	6863      	ldr	r3, [r4, #4]
 8001434:	f013 0f0c 	tst.w	r3, #12
 8001438:	d1f6      	bne.n	8001428 <HAL_RCC_ClockConfig+0x13c>
 800143a:	e766      	b.n	800130a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143c:	6813      	ldr	r3, [r2, #0]
 800143e:	f023 0307 	bic.w	r3, r3, #7
 8001442:	432b      	orrs	r3, r5
 8001444:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001446:	6813      	ldr	r3, [r2, #0]
 8001448:	f003 0307 	and.w	r3, r3, #7
 800144c:	429d      	cmp	r5, r3
 800144e:	d192      	bne.n	8001376 <HAL_RCC_ClockConfig+0x8a>
 8001450:	e762      	b.n	8001318 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001452:	6863      	ldr	r3, [r4, #4]
 8001454:	68f1      	ldr	r1, [r6, #12]
 8001456:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800145a:	430b      	orrs	r3, r1
 800145c:	6063      	str	r3, [r4, #4]
 800145e:	e761      	b.n	8001324 <HAL_RCC_ClockConfig+0x38>
 8001460:	40022000 	.word	0x40022000
 8001464:	40021000 	.word	0x40021000
 8001468:	08002f3c 	.word	0x08002f3c
 800146c:	20000000 	.word	0x20000000

08001470 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001470:	4b01      	ldr	r3, [pc, #4]	; (8001478 <HAL_RCC_GetHCLKFreq+0x8>)
 8001472:	6818      	ldr	r0, [r3, #0]
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	20000000 	.word	0x20000000

0800147c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800147e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	fa92 f2a2 	rbit	r2, r2
 8001488:	fab2 f282 	clz	r2, r2
 800148c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001490:	40d3      	lsrs	r3, r2
 8001492:	4a04      	ldr	r2, [pc, #16]	; (80014a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001494:	5cd3      	ldrb	r3, [r2, r3]
 8001496:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001498:	6810      	ldr	r0, [r2, #0]
}    
 800149a:	40d8      	lsrs	r0, r3
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	40021000 	.word	0x40021000
 80014a4:	08002f4c 	.word	0x08002f4c
 80014a8:	20000000 	.word	0x20000000

080014ac <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ae:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	fa92 f2a2 	rbit	r2, r2
 80014b8:	fab2 f282 	clz	r2, r2
 80014bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80014c0:	40d3      	lsrs	r3, r2
 80014c2:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80014c4:	5cd3      	ldrb	r3, [r2, r3]
 80014c6:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80014c8:	6810      	ldr	r0, [r2, #0]
} 
 80014ca:	40d8      	lsrs	r0, r3
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	40021000 	.word	0x40021000
 80014d4:	08002f4c 	.word	0x08002f4c
 80014d8:	20000000 	.word	0x20000000

080014dc <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80014dc:	6803      	ldr	r3, [r0, #0]
{
 80014de:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80014e2:	03df      	lsls	r7, r3, #15
{
 80014e4:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80014e6:	d523      	bpl.n	8001530 <HAL_RCCEx_PeriphCLKConfig+0x54>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e8:	4d9b      	ldr	r5, [pc, #620]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80014ea:	69eb      	ldr	r3, [r5, #28]
 80014ec:	00de      	lsls	r6, r3, #3
 80014ee:	f100 80d7 	bmi.w	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	69eb      	ldr	r3, [r5, #28]
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f8:	61eb      	str	r3, [r5, #28]
 80014fa:	69eb      	ldr	r3, [r5, #28]
 80014fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001500:	9301      	str	r3, [sp, #4]
 8001502:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001504:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001506:	4f95      	ldr	r7, [pc, #596]	; (800175c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	05d8      	lsls	r0, r3, #23
 800150c:	f140 80ca 	bpl.w	80016a4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001510:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001512:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001516:	f040 80da 	bne.w	80016ce <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800151a:	6a2b      	ldr	r3, [r5, #32]
 800151c:	6862      	ldr	r2, [r4, #4]
 800151e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001522:	4313      	orrs	r3, r2
 8001524:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001526:	b11e      	cbz	r6, 8001530 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001528:	69eb      	ldr	r3, [r5, #28]
 800152a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800152e:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001530:	6820      	ldr	r0, [r4, #0]
 8001532:	07c3      	lsls	r3, r0, #31
 8001534:	d506      	bpl.n	8001544 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001536:	4a88      	ldr	r2, [pc, #544]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001538:	68a1      	ldr	r1, [r4, #8]
 800153a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800153c:	f023 0303 	bic.w	r3, r3, #3
 8001540:	430b      	orrs	r3, r1
 8001542:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001544:	0787      	lsls	r7, r0, #30
 8001546:	d506      	bpl.n	8001556 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001548:	4a83      	ldr	r2, [pc, #524]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800154a:	68e1      	ldr	r1, [r4, #12]
 800154c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800154e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001552:	430b      	orrs	r3, r1
 8001554:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001556:	0746      	lsls	r6, r0, #29
 8001558:	d506      	bpl.n	8001568 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800155a:	4a7f      	ldr	r2, [pc, #508]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800155c:	6921      	ldr	r1, [r4, #16]
 800155e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001560:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001564:	430b      	orrs	r3, r1
 8001566:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001568:	0685      	lsls	r5, r0, #26
 800156a:	d506      	bpl.n	800157a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800156c:	4a7a      	ldr	r2, [pc, #488]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800156e:	69e1      	ldr	r1, [r4, #28]
 8001570:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001572:	f023 0310 	bic.w	r3, r3, #16
 8001576:	430b      	orrs	r3, r1
 8001578:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800157a:	0381      	lsls	r1, r0, #14
 800157c:	d506      	bpl.n	800158c <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800157e:	4a76      	ldr	r2, [pc, #472]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001580:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001582:	6853      	ldr	r3, [r2, #4]
 8001584:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001588:	430b      	orrs	r3, r1
 800158a:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800158c:	0642      	lsls	r2, r0, #25
 800158e:	d506      	bpl.n	800159e <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001590:	4a71      	ldr	r2, [pc, #452]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001592:	6a21      	ldr	r1, [r4, #32]
 8001594:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001596:	f023 0320 	bic.w	r3, r3, #32
 800159a:	430b      	orrs	r3, r1
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800159e:	0343      	lsls	r3, r0, #13
 80015a0:	d506      	bpl.n	80015b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80015a2:	4a6d      	ldr	r2, [pc, #436]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80015a6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015ac:	430b      	orrs	r3, r1
 80015ae:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80015b0:	0707      	lsls	r7, r0, #28
 80015b2:	d506      	bpl.n	80015c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80015b4:	4a68      	ldr	r2, [pc, #416]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015b6:	6961      	ldr	r1, [r4, #20]
 80015b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015ba:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80015be:	430b      	orrs	r3, r1
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80015c2:	06c6      	lsls	r6, r0, #27
 80015c4:	d506      	bpl.n	80015d4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80015c6:	4a64      	ldr	r2, [pc, #400]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015c8:	69a1      	ldr	r1, [r4, #24]
 80015ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015cc:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80015d0:	430b      	orrs	r3, r1
 80015d2:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80015d4:	0585      	lsls	r5, r0, #22
 80015d6:	d506      	bpl.n	80015e6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80015d8:	4a5f      	ldr	r2, [pc, #380]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015da:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80015dc:	6853      	ldr	r3, [r2, #4]
 80015de:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80015e2:	430b      	orrs	r3, r1
 80015e4:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80015e6:	0601      	lsls	r1, r0, #24
 80015e8:	d506      	bpl.n	80015f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80015ea:	4a5b      	ldr	r2, [pc, #364]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015ec:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80015ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80015f0:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80015f4:	430b      	orrs	r3, r1
 80015f6:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80015f8:	05c2      	lsls	r2, r0, #23
 80015fa:	d506      	bpl.n	800160a <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80015fc:	4a56      	ldr	r2, [pc, #344]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015fe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001600:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001602:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8001606:	430b      	orrs	r3, r1
 8001608:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800160a:	04c3      	lsls	r3, r0, #19
 800160c:	d506      	bpl.n	800161c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800160e:	4a52      	ldr	r2, [pc, #328]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001612:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001614:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001618:	430b      	orrs	r3, r1
 800161a:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800161c:	0487      	lsls	r7, r0, #18
 800161e:	d506      	bpl.n	800162e <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8001620:	4a4d      	ldr	r2, [pc, #308]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001622:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001624:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001626:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800162a:	430b      	orrs	r3, r1
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800162e:	02c6      	lsls	r6, r0, #11
 8001630:	d506      	bpl.n	8001640 <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8001632:	4a49      	ldr	r2, [pc, #292]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001634:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001636:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001638:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800163c:	430b      	orrs	r3, r1
 800163e:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8001640:	0285      	lsls	r5, r0, #10
 8001642:	d506      	bpl.n	8001652 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8001644:	4a44      	ldr	r2, [pc, #272]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001646:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001648:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800164a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800164e:	430b      	orrs	r3, r1
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001652:	0241      	lsls	r1, r0, #9
 8001654:	d506      	bpl.n	8001664 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001656:	4a40      	ldr	r2, [pc, #256]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001658:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800165a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800165c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001660:	430b      	orrs	r3, r1
 8001662:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001664:	0202      	lsls	r2, r0, #8
 8001666:	d506      	bpl.n	8001676 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8001668:	4a3b      	ldr	r2, [pc, #236]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800166a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800166c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800166e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001672:	430b      	orrs	r3, r1
 8001674:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001676:	01c3      	lsls	r3, r0, #7
 8001678:	d506      	bpl.n	8001688 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800167a:	4a37      	ldr	r2, [pc, #220]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800167c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800167e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001680:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001684:	430b      	orrs	r3, r1
 8001686:	6313      	str	r3, [r2, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8001688:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800168c:	d01c      	beq.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800168e:	4a32      	ldr	r2, [pc, #200]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001690:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001692:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001694:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001698:	430b      	orrs	r3, r1
 800169a:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800169c:	2000      	movs	r0, #0
 800169e:	e013      	b.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    FlagStatus       pwrclkchanged = RESET;
 80016a0:	2600      	movs	r6, #0
 80016a2:	e730      	b.n	8001506 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016aa:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80016ac:	f7ff fa08 	bl	8000ac0 <HAL_GetTick>
 80016b0:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	05d9      	lsls	r1, r3, #23
 80016b6:	f53f af2b 	bmi.w	8001510 <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ba:	f7ff fa01 	bl	8000ac0 <HAL_GetTick>
 80016be:	eba0 0008 	sub.w	r0, r0, r8
 80016c2:	2864      	cmp	r0, #100	; 0x64
 80016c4:	d9f5      	bls.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
          return HAL_TIMEOUT;
 80016c6:	2003      	movs	r0, #3
}
 80016c8:	b002      	add	sp, #8
 80016ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016ce:	6862      	ldr	r2, [r4, #4]
 80016d0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80016d4:	4293      	cmp	r3, r2
 80016d6:	f43f af20 	beq.w	800151a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016da:	6a29      	ldr	r1, [r5, #32]
 80016dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016e0:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 80016e4:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80016e8:	f8df e074 	ldr.w	lr, [pc, #116]	; 8001760 <HAL_RCCEx_PeriphCLKConfig+0x284>
 80016ec:	fab2 f282 	clz	r2, r2
 80016f0:	4472      	add	r2, lr
 80016f2:	0092      	lsls	r2, r2, #2
 80016f4:	2701      	movs	r7, #1
 80016f6:	6017      	str	r7, [r2, #0]
 80016f8:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016fc:	fab3 f383 	clz	r3, r3
 8001700:	4473      	add	r3, lr
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001708:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 800170a:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800170c:	f57f af05 	bpl.w	800151a <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8001710:	f7ff f9d6 	bl	8000ac0 <HAL_GetTick>
 8001714:	f04f 0802 	mov.w	r8, #2
 8001718:	4682      	mov	sl, r0
 800171a:	46c1      	mov	r9, r8
 800171c:	fa98 f3a8 	rbit	r3, r8
 8001720:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001724:	b1a3      	cbz	r3, 8001750 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001726:	6a2a      	ldr	r2, [r5, #32]
 8001728:	fa99 f3a9 	rbit	r3, r9
 800172c:	fab3 f383 	clz	r3, r3
 8001730:	f003 031f 	and.w	r3, r3, #31
 8001734:	fa07 f303 	lsl.w	r3, r7, r3
 8001738:	4213      	tst	r3, r2
 800173a:	f47f aeee 	bne.w	800151a <HAL_RCCEx_PeriphCLKConfig+0x3e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800173e:	f7ff f9bf 	bl	8000ac0 <HAL_GetTick>
 8001742:	f241 3388 	movw	r3, #5000	; 0x1388
 8001746:	eba0 000a 	sub.w	r0, r0, sl
 800174a:	4298      	cmp	r0, r3
 800174c:	d9e6      	bls.n	800171c <HAL_RCCEx_PeriphCLKConfig+0x240>
 800174e:	e7ba      	b.n	80016c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8001750:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001754:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001756:	e7e7      	b.n	8001728 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8001758:	40021000 	.word	0x40021000
 800175c:	40007000 	.word	0x40007000
 8001760:	10908100 	.word	0x10908100

08001764 <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001764:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001766:	2302      	movs	r3, #2
 8001768:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 800176c:	6813      	ldr	r3, [r2, #0]
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001774:	2301      	movs	r3, #1
 8001776:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
}
 800177a:	2000      	movs	r0, #0
 800177c:	4770      	bx	lr

0800177e <HAL_TIM_IC_MspInit>:
 800177e:	4770      	bx	lr

08001780 <HAL_TIM_PeriodElapsedCallback>:
 8001780:	4770      	bx	lr

08001782 <HAL_TIM_OC_DelayElapsedCallback>:
 8001782:	4770      	bx	lr

08001784 <HAL_TIM_IC_CaptureCallback>:
 8001784:	4770      	bx	lr

08001786 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001786:	4770      	bx	lr

08001788 <HAL_TIM_TriggerCallback>:
 8001788:	4770      	bx	lr

0800178a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800178a:	6803      	ldr	r3, [r0, #0]
 800178c:	691a      	ldr	r2, [r3, #16]
 800178e:	0791      	lsls	r1, r2, #30
{
 8001790:	b510      	push	{r4, lr}
 8001792:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001794:	d50f      	bpl.n	80017b6 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001796:	68da      	ldr	r2, [r3, #12]
 8001798:	0792      	lsls	r2, r2, #30
 800179a:	d50c      	bpl.n	80017b6 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800179c:	f06f 0202 	mvn.w	r2, #2
 80017a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017a2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80017a4:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017a6:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80017a8:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017aa:	f000 8085 	beq.w	80018b8 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80017ae:	f7ff ffe9 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017b2:	2300      	movs	r3, #0
 80017b4:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80017b6:	6823      	ldr	r3, [r4, #0]
 80017b8:	691a      	ldr	r2, [r3, #16]
 80017ba:	0752      	lsls	r2, r2, #29
 80017bc:	d510      	bpl.n	80017e0 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80017be:	68da      	ldr	r2, [r3, #12]
 80017c0:	0750      	lsls	r0, r2, #29
 80017c2:	d50d      	bpl.n	80017e0 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80017c4:	f06f 0204 	mvn.w	r2, #4
 80017c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80017ca:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80017cc:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80017ce:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80017d2:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80017d4:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80017d6:	d075      	beq.n	80018c4 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80017d8:	f7ff ffd4 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017dc:	2300      	movs	r3, #0
 80017de:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80017e0:	6823      	ldr	r3, [r4, #0]
 80017e2:	691a      	ldr	r2, [r3, #16]
 80017e4:	0711      	lsls	r1, r2, #28
 80017e6:	d50f      	bpl.n	8001808 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	0712      	lsls	r2, r2, #28
 80017ec:	d50c      	bpl.n	8001808 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80017ee:	f06f 0208 	mvn.w	r2, #8
 80017f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017f4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80017f6:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017f8:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80017fa:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80017fc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017fe:	d067      	beq.n	80018d0 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001800:	f7ff ffc0 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001804:	2300      	movs	r3, #0
 8001806:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001808:	6823      	ldr	r3, [r4, #0]
 800180a:	691a      	ldr	r2, [r3, #16]
 800180c:	06d0      	lsls	r0, r2, #27
 800180e:	d510      	bpl.n	8001832 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001810:	68da      	ldr	r2, [r3, #12]
 8001812:	06d1      	lsls	r1, r2, #27
 8001814:	d50d      	bpl.n	8001832 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001816:	f06f 0210 	mvn.w	r2, #16
 800181a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800181c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800181e:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001820:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001824:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001826:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001828:	d058      	beq.n	80018dc <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 800182a:	f7ff ffab 	bl	8001784 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800182e:	2300      	movs	r3, #0
 8001830:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	691a      	ldr	r2, [r3, #16]
 8001836:	07d2      	lsls	r2, r2, #31
 8001838:	d508      	bpl.n	800184c <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800183a:	68da      	ldr	r2, [r3, #12]
 800183c:	07d0      	lsls	r0, r2, #31
 800183e:	d505      	bpl.n	800184c <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001840:	f06f 0201 	mvn.w	r2, #1
 8001844:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff ff9a 	bl	8001780 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800184c:	6823      	ldr	r3, [r4, #0]
 800184e:	691a      	ldr	r2, [r3, #16]
 8001850:	0611      	lsls	r1, r2, #24
 8001852:	d508      	bpl.n	8001866 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001854:	68da      	ldr	r2, [r3, #12]
 8001856:	0612      	lsls	r2, r2, #24
 8001858:	d505      	bpl.n	8001866 <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800185a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800185e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001860:	4620      	mov	r0, r4
 8001862:	f000 fa8a 	bl	8001d7a <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001866:	6823      	ldr	r3, [r4, #0]
 8001868:	691a      	ldr	r2, [r3, #16]
 800186a:	05d0      	lsls	r0, r2, #23
 800186c:	d508      	bpl.n	8001880 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800186e:	68da      	ldr	r2, [r3, #12]
 8001870:	0611      	lsls	r1, r2, #24
 8001872:	d505      	bpl.n	8001880 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001874:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001878:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800187a:	4620      	mov	r0, r4
 800187c:	f000 fa7e 	bl	8001d7c <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	691a      	ldr	r2, [r3, #16]
 8001884:	0652      	lsls	r2, r2, #25
 8001886:	d508      	bpl.n	800189a <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001888:	68da      	ldr	r2, [r3, #12]
 800188a:	0650      	lsls	r0, r2, #25
 800188c:	d505      	bpl.n	800189a <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800188e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001892:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001894:	4620      	mov	r0, r4
 8001896:	f7ff ff77 	bl	8001788 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800189a:	6823      	ldr	r3, [r4, #0]
 800189c:	691a      	ldr	r2, [r3, #16]
 800189e:	0691      	lsls	r1, r2, #26
 80018a0:	d522      	bpl.n	80018e8 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80018a2:	68da      	ldr	r2, [r3, #12]
 80018a4:	0692      	lsls	r2, r2, #26
 80018a6:	d51f      	bpl.n	80018e8 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80018a8:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80018ac:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80018ae:	611a      	str	r2, [r3, #16]
    }
  }
}
 80018b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80018b4:	f000 ba60 	b.w	8001d78 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018b8:	f7ff ff63 	bl	8001782 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018bc:	4620      	mov	r0, r4
 80018be:	f7ff ff62 	bl	8001786 <HAL_TIM_PWM_PulseFinishedCallback>
 80018c2:	e776      	b.n	80017b2 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018c4:	f7ff ff5d 	bl	8001782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018c8:	4620      	mov	r0, r4
 80018ca:	f7ff ff5c 	bl	8001786 <HAL_TIM_PWM_PulseFinishedCallback>
 80018ce:	e785      	b.n	80017dc <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018d0:	f7ff ff57 	bl	8001782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80018d4:	4620      	mov	r0, r4
 80018d6:	f7ff ff56 	bl	8001786 <HAL_TIM_PWM_PulseFinishedCallback>
 80018da:	e793      	b.n	8001804 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018dc:	f7ff ff51 	bl	8001782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018e0:	4620      	mov	r0, r4
 80018e2:	f7ff ff50 	bl	8001786 <HAL_TIM_PWM_PulseFinishedCallback>
 80018e6:	e7a2      	b.n	800182e <HAL_TIM_IRQHandler+0xa4>
 80018e8:	bd10      	pop	{r4, pc}
	...

080018ec <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018ec:	4a32      	ldr	r2, [pc, #200]	; (80019b8 <TIM_Base_SetConfig+0xcc>)
  tmpcr1 = TIMx->CR1;
 80018ee:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018f0:	4290      	cmp	r0, r2
 80018f2:	d012      	beq.n	800191a <TIM_Base_SetConfig+0x2e>
 80018f4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80018f8:	d00f      	beq.n	800191a <TIM_Base_SetConfig+0x2e>
 80018fa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80018fe:	4290      	cmp	r0, r2
 8001900:	d00b      	beq.n	800191a <TIM_Base_SetConfig+0x2e>
 8001902:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001906:	4290      	cmp	r0, r2
 8001908:	d007      	beq.n	800191a <TIM_Base_SetConfig+0x2e>
 800190a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800190e:	4290      	cmp	r0, r2
 8001910:	d003      	beq.n	800191a <TIM_Base_SetConfig+0x2e>
 8001912:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8001916:	4290      	cmp	r0, r2
 8001918:	d115      	bne.n	8001946 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800191a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800191c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001920:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001922:	4a25      	ldr	r2, [pc, #148]	; (80019b8 <TIM_Base_SetConfig+0xcc>)
 8001924:	4290      	cmp	r0, r2
 8001926:	d01d      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 8001928:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800192c:	d01a      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 800192e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001932:	4290      	cmp	r0, r2
 8001934:	d016      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 8001936:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800193a:	4290      	cmp	r0, r2
 800193c:	d012      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 800193e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8001942:	4290      	cmp	r0, r2
 8001944:	d00e      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 8001946:	4a1d      	ldr	r2, [pc, #116]	; (80019bc <TIM_Base_SetConfig+0xd0>)
 8001948:	4290      	cmp	r0, r2
 800194a:	d00b      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 800194c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001950:	4290      	cmp	r0, r2
 8001952:	d007      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 8001954:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001958:	4290      	cmp	r0, r2
 800195a:	d003      	beq.n	8001964 <TIM_Base_SetConfig+0x78>
 800195c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001960:	4290      	cmp	r0, r2
 8001962:	d103      	bne.n	800196c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001964:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001966:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800196a:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800196c:	694a      	ldr	r2, [r1, #20]
 800196e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001972:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001974:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001976:	688b      	ldr	r3, [r1, #8]
 8001978:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800197a:	680b      	ldr	r3, [r1, #0]
 800197c:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800197e:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <TIM_Base_SetConfig+0xcc>)
 8001980:	4298      	cmp	r0, r3
 8001982:	d013      	beq.n	80019ac <TIM_Base_SetConfig+0xc0>
 8001984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001988:	4298      	cmp	r0, r3
 800198a:	d00f      	beq.n	80019ac <TIM_Base_SetConfig+0xc0>
 800198c:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001990:	4298      	cmp	r0, r3
 8001992:	d00b      	beq.n	80019ac <TIM_Base_SetConfig+0xc0>
 8001994:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001998:	4298      	cmp	r0, r3
 800199a:	d007      	beq.n	80019ac <TIM_Base_SetConfig+0xc0>
 800199c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80019a0:	4298      	cmp	r0, r3
 80019a2:	d003      	beq.n	80019ac <TIM_Base_SetConfig+0xc0>
 80019a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019a8:	4298      	cmp	r0, r3
 80019aa:	d101      	bne.n	80019b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80019ac:	690b      	ldr	r3, [r1, #16]
 80019ae:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80019b0:	2301      	movs	r3, #1
 80019b2:	6143      	str	r3, [r0, #20]
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	40012c00 	.word	0x40012c00
 80019bc:	40014000 	.word	0x40014000

080019c0 <HAL_TIM_Base_Init>:
{ 
 80019c0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80019c2:	4604      	mov	r4, r0
 80019c4:	b1a0      	cbz	r0, 80019f0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80019c6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019ce:	b91b      	cbnz	r3, 80019d8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80019d0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80019d4:	f000 fd76 	bl	80024c4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80019d8:	2302      	movs	r3, #2
 80019da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80019de:	6820      	ldr	r0, [r4, #0]
 80019e0:	1d21      	adds	r1, r4, #4
 80019e2:	f7ff ff83 	bl	80018ec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80019e6:	2301      	movs	r3, #1
 80019e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80019ec:	2000      	movs	r0, #0
 80019ee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80019f0:	2001      	movs	r0, #1
}
 80019f2:	bd10      	pop	{r4, pc}

080019f4 <HAL_TIM_IC_Init>:
{
 80019f4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80019f6:	4604      	mov	r4, r0
 80019f8:	b1a0      	cbz	r0, 8001a24 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80019fa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a02:	b91b      	cbnz	r3, 8001a0c <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001a04:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8001a08:	f7ff feb9 	bl	800177e <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY; 
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001a12:	6820      	ldr	r0, [r4, #0]
 8001a14:	1d21      	adds	r1, r4, #4
 8001a16:	f7ff ff69 	bl	80018ec <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001a20:	2000      	movs	r0, #0
 8001a22:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a24:	2001      	movs	r0, #1
}
 8001a26:	bd10      	pop	{r4, pc}

08001a28 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001a28:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a2a:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001a2c:	4e18      	ldr	r6, [pc, #96]	; (8001a90 <TIM_TI1_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a2e:	f024 0401 	bic.w	r4, r4, #1
 8001a32:	6204      	str	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001a34:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8001a36:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001a38:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001a3a:	d016      	beq.n	8001a6a <TIM_TI1_SetConfig+0x42>
 8001a3c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a40:	d013      	beq.n	8001a6a <TIM_TI1_SetConfig+0x42>
 8001a42:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8001a46:	42b0      	cmp	r0, r6
 8001a48:	d00f      	beq.n	8001a6a <TIM_TI1_SetConfig+0x42>
 8001a4a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001a4e:	42b0      	cmp	r0, r6
 8001a50:	d00b      	beq.n	8001a6a <TIM_TI1_SetConfig+0x42>
 8001a52:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8001a56:	42b0      	cmp	r0, r6
 8001a58:	d007      	beq.n	8001a6a <TIM_TI1_SetConfig+0x42>
 8001a5a:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8001a5e:	42b0      	cmp	r0, r6
 8001a60:	d003      	beq.n	8001a6a <TIM_TI1_SetConfig+0x42>
 8001a62:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 8001a66:	42b0      	cmp	r0, r6
 8001a68:	d10f      	bne.n	8001a8a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001a6a:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8001a6e:	4322      	orrs	r2, r4
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
  }
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001a70:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a72:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001a76:	b2db      	uxtb	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a78:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001a7c:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001a80:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001a82:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001a84:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001a86:	6201      	str	r1, [r0, #32]
}
 8001a88:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001a8a:	f044 0201 	orr.w	r2, r4, #1
 8001a8e:	e7ef      	b.n	8001a70 <TIM_TI1_SetConfig+0x48>
 8001a90:	40012c00 	.word	0x40012c00

08001a94 <HAL_TIM_IC_ConfigChannel>:
{
 8001a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001a96:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001a9a:	2b01      	cmp	r3, #1
{
 8001a9c:	4604      	mov	r4, r0
 8001a9e:	460d      	mov	r5, r1
 8001aa0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001aa4:	d019      	beq.n	8001ada <HAL_TIM_IC_ConfigChannel+0x46>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001aac:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 8001ab0:	b9a2      	cbnz	r2, 8001adc <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8001ab2:	68cb      	ldr	r3, [r1, #12]
 8001ab4:	6820      	ldr	r0, [r4, #0]
 8001ab6:	c906      	ldmia	r1, {r1, r2}
 8001ab8:	f7ff ffb6 	bl	8001a28 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001abc:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001abe:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001ac0:	699a      	ldr	r2, [r3, #24]
 8001ac2:	f022 020c 	bic.w	r2, r2, #12
 8001ac6:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001ac8:	699a      	ldr	r2, [r3, #24]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001ace:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001ad0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001ad2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001ad6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8001adc:	2a04      	cmp	r2, #4
 8001ade:	688e      	ldr	r6, [r1, #8]
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	68e8      	ldr	r0, [r5, #12]
 8001ae4:	c982      	ldmia	r1, {r1, r7}
 8001ae6:	d11f      	bne.n	8001b28 <HAL_TIM_IC_ConfigChannel+0x94>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ae8:	6a1a      	ldr	r2, [r3, #32]
 8001aea:	f022 0210 	bic.w	r2, r2, #16
 8001aee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001af0:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 8001af2:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001af4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001af8:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001afc:	0300      	lsls	r0, r0, #12
 8001afe:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001b00:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001b04:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001b06:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001b08:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001b0c:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001b10:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001b14:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001b16:	699a      	ldr	r2, [r3, #24]
 8001b18:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001b1c:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001b1e:	699a      	ldr	r2, [r3, #24]
 8001b20:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8001b24:	619e      	str	r6, [r3, #24]
 8001b26:	e7d2      	b.n	8001ace <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8001b28:	2a08      	cmp	r2, #8
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b2a:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8001b2c:	d11c      	bne.n	8001b68 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b32:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001b34:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8001b36:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001b38:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8001b3c:	433a      	orrs	r2, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001b3e:	0100      	lsls	r0, r0, #4
 8001b40:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001b42:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001b46:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001b48:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001b4a:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001b4e:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001b52:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001b54:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001b56:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001b58:	69da      	ldr	r2, [r3, #28]
 8001b5a:	f022 020c 	bic.w	r2, r2, #12
 8001b5e:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001b60:	69da      	ldr	r2, [r3, #28]
 8001b62:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001b64:	61de      	str	r6, [r3, #28]
 8001b66:	e7b2      	b.n	8001ace <HAL_TIM_IC_ConfigChannel+0x3a>
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001b68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001b6c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001b6e:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8001b70:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001b72:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001b76:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001b7a:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001b7c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001b80:	b280      	uxth	r0, r0

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001b82:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001b84:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001b86:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8001b8a:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001b8e:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001b90:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001b92:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001b94:	69da      	ldr	r2, [r3, #28]
 8001b96:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001b9a:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001b9c:	69da      	ldr	r2, [r3, #28]
 8001b9e:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8001ba2:	e7df      	b.n	8001b64 <HAL_TIM_IC_ConfigChannel+0xd0>

08001ba4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ba4:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001ba6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ba8:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001baa:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001bae:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001bb2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001bb4:	6083      	str	r3, [r0, #8]
 8001bb6:	bd10      	pop	{r4, pc}

08001bb8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001bb8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001bbc:	2b01      	cmp	r3, #1
{
 8001bbe:	b570      	push	{r4, r5, r6, lr}
 8001bc0:	4604      	mov	r4, r0
 8001bc2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001bc6:	d01a      	beq.n	8001bfe <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8001bc8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001bcc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001bce:	2301      	movs	r3, #1
 8001bd0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001bd4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001bd6:	4b52      	ldr	r3, [pc, #328]	; (8001d20 <HAL_TIM_ConfigClockSource+0x168>)
 8001bd8:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001bda:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001bdc:	680b      	ldr	r3, [r1, #0]
 8001bde:	2b40      	cmp	r3, #64	; 0x40
 8001be0:	d075      	beq.n	8001cce <HAL_TIM_ConfigClockSource+0x116>
 8001be2:	d818      	bhi.n	8001c16 <HAL_TIM_ConfigClockSource+0x5e>
 8001be4:	2b10      	cmp	r3, #16
 8001be6:	f000 808f 	beq.w	8001d08 <HAL_TIM_ConfigClockSource+0x150>
 8001bea:	d809      	bhi.n	8001c00 <HAL_TIM_ConfigClockSource+0x48>
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8085 	beq.w	8001cfc <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 8001bf2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001bf4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001bf6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001bfa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001bfe:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001c00:	2b20      	cmp	r3, #32
 8001c02:	f000 8087 	beq.w	8001d14 <HAL_TIM_ConfigClockSource+0x15c>
 8001c06:	2b30      	cmp	r3, #48	; 0x30
 8001c08:	d1f3      	bne.n	8001bf2 <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 8001c0a:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c10:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8001c14:	e033      	b.n	8001c7e <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001c16:	2b70      	cmp	r3, #112	; 0x70
 8001c18:	d033      	beq.n	8001c82 <HAL_TIM_ConfigClockSource+0xca>
 8001c1a:	d81b      	bhi.n	8001c54 <HAL_TIM_ConfigClockSource+0x9c>
 8001c1c:	2b50      	cmp	r3, #80	; 0x50
 8001c1e:	d03f      	beq.n	8001ca0 <HAL_TIM_ConfigClockSource+0xe8>
 8001c20:	2b60      	cmp	r3, #96	; 0x60
 8001c22:	d1e6      	bne.n	8001bf2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001c24:	684d      	ldr	r5, [r1, #4]
 8001c26:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c28:	6a01      	ldr	r1, [r0, #32]
 8001c2a:	f021 0110 	bic.w	r1, r1, #16
 8001c2e:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c30:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001c32:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001c34:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001c38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001c3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001c40:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001c44:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001c46:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001c48:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c4e:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001c52:	e014      	b.n	8001c7e <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c58:	d00c      	beq.n	8001c74 <HAL_TIM_ConfigClockSource+0xbc>
 8001c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c5e:	d1c8      	bne.n	8001bf2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001c60:	68cb      	ldr	r3, [r1, #12]
 8001c62:	684a      	ldr	r2, [r1, #4]
 8001c64:	6889      	ldr	r1, [r1, #8]
 8001c66:	f7ff ff9d 	bl	8001ba4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c6a:	6822      	ldr	r2, [r4, #0]
 8001c6c:	6893      	ldr	r3, [r2, #8]
 8001c6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c72:	e013      	b.n	8001c9c <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001c74:	6883      	ldr	r3, [r0, #8]
 8001c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c7a:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 8001c7e:	6083      	str	r3, [r0, #8]
 8001c80:	e7b7      	b.n	8001bf2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001c82:	68cb      	ldr	r3, [r1, #12]
 8001c84:	684a      	ldr	r2, [r1, #4]
 8001c86:	6889      	ldr	r1, [r1, #8]
 8001c88:	f7ff ff8c 	bl	8001ba4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001c8c:	6822      	ldr	r2, [r4, #0]
 8001c8e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c94:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c98:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c9c:	6093      	str	r3, [r2, #8]
    break;
 8001c9e:	e7a8      	b.n	8001bf2 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001ca0:	684a      	ldr	r2, [r1, #4]
 8001ca2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001ca4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ca6:	6a05      	ldr	r5, [r0, #32]
 8001ca8:	f025 0501 	bic.w	r5, r5, #1
 8001cac:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001cae:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cb0:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001cb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001cb8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001cbc:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001cbe:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001cc0:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001cc2:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cc8:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8001ccc:	e7d7      	b.n	8001c7e <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001cce:	684a      	ldr	r2, [r1, #4]
 8001cd0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001cd2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001cd4:	6a05      	ldr	r5, [r0, #32]
 8001cd6:	f025 0501 	bic.w	r5, r5, #1
 8001cda:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001cdc:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cde:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ce2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ce6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001cea:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001cec:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001cee:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001cf0:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cf6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001cfa:	e7c0      	b.n	8001c7e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001cfc:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001d02:	f043 0307 	orr.w	r3, r3, #7
 8001d06:	e7ba      	b.n	8001c7e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001d08:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001d0e:	f043 0317 	orr.w	r3, r3, #23
 8001d12:	e7b4      	b.n	8001c7e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001d14:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001d1a:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8001d1e:	e7ae      	b.n	8001c7e <HAL_TIM_ConfigClockSource+0xc6>
 8001d20:	fffe0088 	.word	0xfffe0088

08001d24 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8001d24:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001d28:	2b01      	cmp	r3, #1
{
 8001d2a:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001d2c:	d020      	beq.n	8001d70 <HAL_TIMEx_MasterConfigSynchronization+0x4c>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d2e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001d30:	4d10      	ldr	r5, [pc, #64]	; (8001d74 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
  tmpcr2 = htim->Instance->CR2;
 8001d32:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001d34:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001d36:	42aa      	cmp	r2, r5
 8001d38:	d007      	beq.n	8001d4a <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8001d3a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d3e:	42aa      	cmp	r2, r5
 8001d40:	d003      	beq.n	8001d4a <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8001d42:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8001d46:	42aa      	cmp	r2, r5
 8001d48:	d103      	bne.n	8001d52 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001d4a:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001d4c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001d50:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d52:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d54:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d5a:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001d5c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d60:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d62:	4321      	orrs	r1, r4
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8001d64:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8001d66:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8001d68:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8001d70:	2002      	movs	r0, #2
} 
 8001d72:	bd30      	pop	{r4, r5, pc}
 8001d74:	40012c00 	.word	0x40012c00

08001d78 <HAL_TIMEx_CommutationCallback>:
 8001d78:	4770      	bx	lr

08001d7a <HAL_TIMEx_BreakCallback>:
 8001d7a:	4770      	bx	lr

08001d7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001d7c:	4770      	bx	lr
	...

08001d80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d80:	b538      	push	{r3, r4, r5, lr}
 8001d82:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d84:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d86:	6921      	ldr	r1, [r4, #16]
 8001d88:	68a2      	ldr	r2, [r4, #8]
 8001d8a:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d8c:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	6961      	ldr	r1, [r4, #20]
 8001d92:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d94:	4977      	ldr	r1, [pc, #476]	; (8001f74 <UART_SetConfig+0x1f4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d96:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d98:	4001      	ands	r1, r0
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d9e:	686a      	ldr	r2, [r5, #4]
 8001da0:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001da2:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001da4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001da8:	430a      	orrs	r2, r1
 8001daa:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001dac:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001dae:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001db0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001db4:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001db6:	430a      	orrs	r2, r1
 8001db8:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001dba:	4a6f      	ldr	r2, [pc, #444]	; (8001f78 <UART_SetConfig+0x1f8>)
 8001dbc:	4295      	cmp	r5, r2
 8001dbe:	d112      	bne.n	8001de6 <UART_SetConfig+0x66>
 8001dc0:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8001dc4:	496d      	ldr	r1, [pc, #436]	; (8001f7c <UART_SetConfig+0x1fc>)
 8001dc6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dc8:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001dd0:	5c8a      	ldrb	r2, [r1, r2]
 8001dd2:	d066      	beq.n	8001ea2 <UART_SetConfig+0x122>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8001dd4:	2a08      	cmp	r2, #8
 8001dd6:	d819      	bhi.n	8001e0c <UART_SetConfig+0x8c>
 8001dd8:	e8df f002 	tbb	[pc, r2]
 8001ddc:	189e92c2 	.word	0x189e92c2
 8001de0:	181818a9 	.word	0x181818a9
 8001de4:	ac          	.byte	0xac
 8001de5:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001de6:	4a66      	ldr	r2, [pc, #408]	; (8001f80 <UART_SetConfig+0x200>)
 8001de8:	4295      	cmp	r5, r2
 8001dea:	d124      	bne.n	8001e36 <UART_SetConfig+0xb6>
 8001dec:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8001df0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001df2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001df6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001dfa:	f000 80a0 	beq.w	8001f3e <UART_SetConfig+0x1be>
 8001dfe:	d807      	bhi.n	8001e10 <UART_SetConfig+0x90>
 8001e00:	2a00      	cmp	r2, #0
 8001e02:	f000 80aa 	beq.w	8001f5a <UART_SetConfig+0x1da>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e0a:	d076      	beq.n	8001efa <UART_SetConfig+0x17a>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001e0c:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8001e0e:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e10:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001e14:	f000 8099 	beq.w	8001f4a <UART_SetConfig+0x1ca>
 8001e18:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8001e1c:	d1f3      	bne.n	8001e06 <UART_SetConfig+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e22:	d179      	bne.n	8001f18 <UART_SetConfig+0x198>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001e24:	6860      	ldr	r0, [r4, #4]
 8001e26:	0843      	lsrs	r3, r0, #1
 8001e28:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001e2c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001e30:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e34:	e054      	b.n	8001ee0 <UART_SetConfig+0x160>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e36:	4a53      	ldr	r2, [pc, #332]	; (8001f84 <UART_SetConfig+0x204>)
 8001e38:	4295      	cmp	r5, r2
 8001e3a:	d10e      	bne.n	8001e5a <UART_SetConfig+0xda>
 8001e3c:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8001e40:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e42:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8001e46:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8001e4a:	d078      	beq.n	8001f3e <UART_SetConfig+0x1be>
 8001e4c:	d9d8      	bls.n	8001e00 <UART_SetConfig+0x80>
 8001e4e:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 8001e52:	d07a      	beq.n	8001f4a <UART_SetConfig+0x1ca>
 8001e54:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8001e58:	e7e0      	b.n	8001e1c <UART_SetConfig+0x9c>
 8001e5a:	4a4b      	ldr	r2, [pc, #300]	; (8001f88 <UART_SetConfig+0x208>)
 8001e5c:	4295      	cmp	r5, r2
 8001e5e:	d10e      	bne.n	8001e7e <UART_SetConfig+0xfe>
 8001e60:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8001e64:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e66:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001e6a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001e6e:	d066      	beq.n	8001f3e <UART_SetConfig+0x1be>
 8001e70:	d9c6      	bls.n	8001e00 <UART_SetConfig+0x80>
 8001e72:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8001e76:	d068      	beq.n	8001f4a <UART_SetConfig+0x1ca>
 8001e78:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8001e7c:	e7ce      	b.n	8001e1c <UART_SetConfig+0x9c>
 8001e7e:	4a43      	ldr	r2, [pc, #268]	; (8001f8c <UART_SetConfig+0x20c>)
 8001e80:	4295      	cmp	r5, r2
 8001e82:	d1c0      	bne.n	8001e06 <UART_SetConfig+0x86>
 8001e84:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8001e88:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e8a:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001e8e:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001e92:	d054      	beq.n	8001f3e <UART_SetConfig+0x1be>
 8001e94:	d9b4      	bls.n	8001e00 <UART_SetConfig+0x80>
 8001e96:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001e9a:	d056      	beq.n	8001f4a <UART_SetConfig+0x1ca>
 8001e9c:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 8001ea0:	e7bc      	b.n	8001e1c <UART_SetConfig+0x9c>
    switch (clocksource)
 8001ea2:	2a08      	cmp	r2, #8
 8001ea4:	d829      	bhi.n	8001efa <UART_SetConfig+0x17a>
 8001ea6:	a301      	add	r3, pc, #4	; (adr r3, 8001eac <UART_SetConfig+0x12c>)
 8001ea8:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001eac:	08001ed1 	.word	0x08001ed1
 8001eb0:	08001ef5 	.word	0x08001ef5
 8001eb4:	08001e25 	.word	0x08001e25
 8001eb8:	08001efb 	.word	0x08001efb
 8001ebc:	08001f45 	.word	0x08001f45
 8001ec0:	08001efb 	.word	0x08001efb
 8001ec4:	08001efb 	.word	0x08001efb
 8001ec8:	08001efb 	.word	0x08001efb
 8001ecc:	08001f51 	.word	0x08001f51
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001ed0:	f7ff fad4 	bl	800147c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001ed4:	6861      	ldr	r1, [r4, #4]
 8001ed6:	084a      	lsrs	r2, r1, #1
 8001ed8:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001edc:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ee0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ee2:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001ee4:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 8001ee8:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001eea:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	60cb      	str	r3, [r1, #12]
 8001ef2:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001ef4:	f7ff fada 	bl	80014ac <HAL_RCC_GetPCLK2Freq>
 8001ef8:	e7ec      	b.n	8001ed4 <UART_SetConfig+0x154>
        ret = HAL_ERROR;
 8001efa:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	e7f1      	b.n	8001ee4 <UART_SetConfig+0x164>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001f00:	f7ff fad4 	bl	80014ac <HAL_RCC_GetPCLK2Freq>
 8001f04:	6863      	ldr	r3, [r4, #4]
 8001f06:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001f0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f0e:	4b1a      	ldr	r3, [pc, #104]	; (8001f78 <UART_SetConfig+0x1f8>)
 8001f10:	b280      	uxth	r0, r0
 8001f12:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f14:	2000      	movs	r0, #0
        break;
 8001f16:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001f18:	6862      	ldr	r2, [r4, #4]
 8001f1a:	0853      	lsrs	r3, r2, #1
 8001f1c:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001f20:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001f24:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	60eb      	str	r3, [r5, #12]
 8001f2c:	e7f2      	b.n	8001f14 <UART_SetConfig+0x194>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f2e:	f7ff f9b1 	bl	8001294 <HAL_RCC_GetSysClockFreq>
 8001f32:	e017      	b.n	8001f64 <UART_SetConfig+0x1e4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001f34:	6862      	ldr	r2, [r4, #4]
 8001f36:	0853      	lsrs	r3, r2, #1
 8001f38:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001f3c:	e7f2      	b.n	8001f24 <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f42:	d1f4      	bne.n	8001f2e <UART_SetConfig+0x1ae>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f44:	f7ff f9a6 	bl	8001294 <HAL_RCC_GetSysClockFreq>
 8001f48:	e7c4      	b.n	8001ed4 <UART_SetConfig+0x154>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f4e:	d1f1      	bne.n	8001f34 <UART_SetConfig+0x1b4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001f50:	6860      	ldr	r0, [r4, #4]
 8001f52:	0843      	lsrs	r3, r0, #1
 8001f54:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001f58:	e76a      	b.n	8001e30 <UART_SetConfig+0xb0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f5e:	d0b7      	beq.n	8001ed0 <UART_SetConfig+0x150>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001f60:	f7ff fa8c 	bl	800147c <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f64:	6863      	ldr	r3, [r4, #4]
 8001f66:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001f6a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f6e:	b280      	uxth	r0, r0
 8001f70:	60e8      	str	r0, [r5, #12]
 8001f72:	e7cf      	b.n	8001f14 <UART_SetConfig+0x194>
 8001f74:	efff69f3 	.word	0xefff69f3
 8001f78:	40013800 	.word	0x40013800
 8001f7c:	08002f30 	.word	0x08002f30
 8001f80:	40004400 	.word	0x40004400
 8001f84:	40004800 	.word	0x40004800
 8001f88:	40004c00 	.word	0x40004c00
 8001f8c:	40005000 	.word	0x40005000

08001f90 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f90:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f92:	07da      	lsls	r2, r3, #31
{
 8001f94:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f96:	d506      	bpl.n	8001fa6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f98:	6801      	ldr	r1, [r0, #0]
 8001f9a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001f9c:	684a      	ldr	r2, [r1, #4]
 8001f9e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001fa2:	4322      	orrs	r2, r4
 8001fa4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001fa6:	079c      	lsls	r4, r3, #30
 8001fa8:	d506      	bpl.n	8001fb8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001faa:	6801      	ldr	r1, [r0, #0]
 8001fac:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001fae:	684a      	ldr	r2, [r1, #4]
 8001fb0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fb4:	4322      	orrs	r2, r4
 8001fb6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001fb8:	0759      	lsls	r1, r3, #29
 8001fba:	d506      	bpl.n	8001fca <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001fbc:	6801      	ldr	r1, [r0, #0]
 8001fbe:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001fc0:	684a      	ldr	r2, [r1, #4]
 8001fc2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fc6:	4322      	orrs	r2, r4
 8001fc8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001fca:	071a      	lsls	r2, r3, #28
 8001fcc:	d506      	bpl.n	8001fdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001fce:	6801      	ldr	r1, [r0, #0]
 8001fd0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001fd2:	684a      	ldr	r2, [r1, #4]
 8001fd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fd8:	4322      	orrs	r2, r4
 8001fda:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001fdc:	06dc      	lsls	r4, r3, #27
 8001fde:	d506      	bpl.n	8001fee <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001fe0:	6801      	ldr	r1, [r0, #0]
 8001fe2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001fe4:	688a      	ldr	r2, [r1, #8]
 8001fe6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001fea:	4322      	orrs	r2, r4
 8001fec:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001fee:	0699      	lsls	r1, r3, #26
 8001ff0:	d506      	bpl.n	8002000 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001ff2:	6801      	ldr	r1, [r0, #0]
 8001ff4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001ff6:	688a      	ldr	r2, [r1, #8]
 8001ff8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ffc:	4322      	orrs	r2, r4
 8001ffe:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002000:	065a      	lsls	r2, r3, #25
 8002002:	d50f      	bpl.n	8002024 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002004:	6801      	ldr	r1, [r0, #0]
 8002006:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002008:	684a      	ldr	r2, [r1, #4]
 800200a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800200e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002010:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002014:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002016:	d105      	bne.n	8002024 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002018:	684a      	ldr	r2, [r1, #4]
 800201a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800201c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002020:	4322      	orrs	r2, r4
 8002022:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002024:	061b      	lsls	r3, r3, #24
 8002026:	d506      	bpl.n	8002036 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002028:	6802      	ldr	r2, [r0, #0]
 800202a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800202c:	6853      	ldr	r3, [r2, #4]
 800202e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002032:	430b      	orrs	r3, r1
 8002034:	6053      	str	r3, [r2, #4]
 8002036:	bd10      	pop	{r4, pc}

08002038 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800203c:	9d06      	ldr	r5, [sp, #24]
 800203e:	4604      	mov	r4, r0
 8002040:	460f      	mov	r7, r1
 8002042:	4616      	mov	r6, r2
 8002044:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002046:	6821      	ldr	r1, [r4, #0]
 8002048:	69ca      	ldr	r2, [r1, #28]
 800204a:	ea37 0302 	bics.w	r3, r7, r2
 800204e:	bf0c      	ite	eq
 8002050:	2201      	moveq	r2, #1
 8002052:	2200      	movne	r2, #0
 8002054:	42b2      	cmp	r2, r6
 8002056:	d002      	beq.n	800205e <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002058:	2000      	movs	r0, #0
}
 800205a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800205e:	1c6b      	adds	r3, r5, #1
 8002060:	d0f2      	beq.n	8002048 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002062:	b99d      	cbnz	r5, 800208c <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002064:	6823      	ldr	r3, [r4, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800206c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	f022 0201 	bic.w	r2, r2, #1
 8002074:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8002076:	2320      	movs	r3, #32
 8002078:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800207c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002080:	2300      	movs	r3, #0
 8002082:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8002086:	2003      	movs	r0, #3
 8002088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800208c:	f7fe fd18 	bl	8000ac0 <HAL_GetTick>
 8002090:	eba0 0008 	sub.w	r0, r0, r8
 8002094:	4285      	cmp	r5, r0
 8002096:	d2d6      	bcs.n	8002046 <UART_WaitOnFlagUntilTimeout+0xe>
 8002098:	e7e4      	b.n	8002064 <UART_WaitOnFlagUntilTimeout+0x2c>

0800209a <HAL_UART_Transmit>:
{
 800209a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800209e:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80020a0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80020a4:	2b20      	cmp	r3, #32
{
 80020a6:	4604      	mov	r4, r0
 80020a8:	460d      	mov	r5, r1
 80020aa:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80020ac:	d14c      	bne.n	8002148 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 80020ae:	2900      	cmp	r1, #0
 80020b0:	d048      	beq.n	8002144 <HAL_UART_Transmit+0xaa>
 80020b2:	2a00      	cmp	r2, #0
 80020b4:	d046      	beq.n	8002144 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 80020b6:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d044      	beq.n	8002148 <HAL_UART_Transmit+0xae>
 80020be:	2301      	movs	r3, #1
 80020c0:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020c4:	2300      	movs	r3, #0
 80020c6:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020c8:	2321      	movs	r3, #33	; 0x21
 80020ca:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 80020ce:	f7fe fcf7 	bl	8000ac0 <HAL_GetTick>
    huart->TxXferSize = Size;
 80020d2:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80020d6:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80020d8:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80020dc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80020e0:	b292      	uxth	r2, r2
 80020e2:	b962      	cbnz	r2, 80020fe <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020e4:	9700      	str	r7, [sp, #0]
 80020e6:	4633      	mov	r3, r6
 80020e8:	2140      	movs	r1, #64	; 0x40
 80020ea:	4620      	mov	r0, r4
 80020ec:	f7ff ffa4 	bl	8002038 <UART_WaitOnFlagUntilTimeout>
 80020f0:	b998      	cbnz	r0, 800211a <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 80020f2:	2320      	movs	r3, #32
 80020f4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 80020f8:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 80020fc:	e00e      	b.n	800211c <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 80020fe:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002102:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8002104:	3b01      	subs	r3, #1
 8002106:	b29b      	uxth	r3, r3
 8002108:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800210c:	2200      	movs	r2, #0
 800210e:	4633      	mov	r3, r6
 8002110:	2180      	movs	r1, #128	; 0x80
 8002112:	4620      	mov	r0, r4
 8002114:	f7ff ff90 	bl	8002038 <UART_WaitOnFlagUntilTimeout>
 8002118:	b118      	cbz	r0, 8002122 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 800211a:	2003      	movs	r0, #3
}
 800211c:	b002      	add	sp, #8
 800211e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002122:	68a3      	ldr	r3, [r4, #8]
 8002124:	6822      	ldr	r2, [r4, #0]
 8002126:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800212a:	d107      	bne.n	800213c <HAL_UART_Transmit+0xa2>
 800212c:	6923      	ldr	r3, [r4, #16]
 800212e:	b92b      	cbnz	r3, 800213c <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002130:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002134:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002138:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 800213a:	e7cf      	b.n	80020dc <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800213c:	782b      	ldrb	r3, [r5, #0]
 800213e:	8513      	strh	r3, [r2, #40]	; 0x28
 8002140:	3501      	adds	r5, #1
 8002142:	e7cb      	b.n	80020dc <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002144:	2001      	movs	r0, #1
 8002146:	e7e9      	b.n	800211c <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002148:	2002      	movs	r0, #2
 800214a:	e7e7      	b.n	800211c <HAL_UART_Transmit+0x82>

0800214c <UART_CheckIdleState>:
{
 800214c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800214e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002150:	2600      	movs	r6, #0
 8002152:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8002154:	f7fe fcb4 	bl	8000ac0 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002158:	6823      	ldr	r3, [r4, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800215e:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002160:	d417      	bmi.n	8002192 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002162:	6823      	ldr	r3, [r4, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	075b      	lsls	r3, r3, #29
 8002168:	d50a      	bpl.n	8002180 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800216a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	2200      	movs	r2, #0
 8002172:	462b      	mov	r3, r5
 8002174:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002178:	4620      	mov	r0, r4
 800217a:	f7ff ff5d 	bl	8002038 <UART_WaitOnFlagUntilTimeout>
 800217e:	b9a0      	cbnz	r0, 80021aa <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 8002180:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002182:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8002184:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8002188:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 800218c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8002190:	e00c      	b.n	80021ac <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002192:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	4632      	mov	r2, r6
 800219a:	4603      	mov	r3, r0
 800219c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80021a0:	4620      	mov	r0, r4
 80021a2:	f7ff ff49 	bl	8002038 <UART_WaitOnFlagUntilTimeout>
 80021a6:	2800      	cmp	r0, #0
 80021a8:	d0db      	beq.n	8002162 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80021aa:	2003      	movs	r0, #3
}
 80021ac:	b002      	add	sp, #8
 80021ae:	bd70      	pop	{r4, r5, r6, pc}

080021b0 <HAL_UART_Init>:
{
 80021b0:	b510      	push	{r4, lr}
  if(huart == NULL)
 80021b2:	4604      	mov	r4, r0
 80021b4:	b360      	cbz	r0, 8002210 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80021b6:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80021ba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021be:	b91b      	cbnz	r3, 80021c8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80021c0:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80021c4:	f000 f9a8 	bl	8002518 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80021c8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80021ca:	2324      	movs	r3, #36	; 0x24
 80021cc:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80021d0:	6813      	ldr	r3, [r2, #0]
 80021d2:	f023 0301 	bic.w	r3, r3, #1
 80021d6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021d8:	4620      	mov	r0, r4
 80021da:	f7ff fdd1 	bl	8001d80 <UART_SetConfig>
 80021de:	2801      	cmp	r0, #1
 80021e0:	d016      	beq.n	8002210 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021e4:	b113      	cbz	r3, 80021ec <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80021e6:	4620      	mov	r0, r4
 80021e8:	f7ff fed2 	bl	8001f90 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ec:	6823      	ldr	r3, [r4, #0]
 80021ee:	685a      	ldr	r2, [r3, #4]
 80021f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021fc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002204:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002206:	601a      	str	r2, [r3, #0]
}
 8002208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800220c:	f7ff bf9e 	b.w	800214c <UART_CheckIdleState>
}
 8002210:	2001      	movs	r0, #1
 8002212:	bd10      	pop	{r4, pc}

08002214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002214:	b510      	push	{r4, lr}
 8002216:	b0a6      	sub	sp, #152	; 0x98
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002218:	2302      	movs	r3, #2
 800221a:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800221c:	2301      	movs	r3, #1
 800221e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002220:	2310      	movs	r3, #16
 8002222:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002224:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002226:	2300      	movs	r3, #0
 8002228:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800222a:	f7fe fdb5 	bl	8000d98 <HAL_RCC_OscConfig>
 800222e:	4601      	mov	r1, r0
 8002230:	b100      	cbz	r0, 8002234 <SystemClock_Config+0x20>
 8002232:	e7fe      	b.n	8002232 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002234:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002236:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002238:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800223a:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800223c:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800223e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002240:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002242:	f7ff f853 	bl	80012ec <HAL_RCC_ClockConfig>
 8002246:	b100      	cbz	r0, 800224a <SystemClock_Config+0x36>
 8002248:	e7fe      	b.n	8002248 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM2;
 800224a:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <SystemClock_Config+0x70>)
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800224c:	9013      	str	r0, [sp, #76]	; 0x4c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 800224e:	901e      	str	r0, [sp, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002250:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM2;
 8002252:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002254:	f7ff f942 	bl	80014dc <HAL_RCCEx_PeriphCLKConfig>
 8002258:	4604      	mov	r4, r0
 800225a:	b100      	cbz	r0, 800225e <SystemClock_Config+0x4a>
 800225c:	e7fe      	b.n	800225c <SystemClock_Config+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800225e:	f7ff f907 	bl	8001470 <HAL_RCC_GetHCLKFreq>
 8002262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002266:	fbb0 f0f3 	udiv	r0, r0, r3
 800226a:	f7fe fc91 	bl	8000b90 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800226e:	2004      	movs	r0, #4
 8002270:	f7fe fca4 	bl	8000bbc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002274:	4622      	mov	r2, r4
 8002276:	4621      	mov	r1, r4
 8002278:	f04f 30ff 	mov.w	r0, #4294967295
 800227c:	f7fe fc48 	bl	8000b10 <HAL_NVIC_SetPriority>
}
 8002280:	b026      	add	sp, #152	; 0x98
 8002282:	bd10      	pop	{r4, pc}
 8002284:	00100002 	.word	0x00100002

08002288 <main>:
{
 8002288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800228c:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 800228e:	f7fe fbfd 	bl	8000a8c <HAL_Init>
  SystemClock_Config();
 8002292:	f7ff ffbf 	bl	8002214 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	4b65      	ldr	r3, [pc, #404]	; (800242c <main+0x1a4>)
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800229e:	615a      	str	r2, [r3, #20]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80022a6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a8:	9301      	str	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80022aa:	2102      	movs	r1, #2
 80022ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022b0:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b2:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022b4:	2501      	movs	r5, #1
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80022b6:	f7fe fd69 	bl	8000d8c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80022ba:	2602      	movs	r6, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022bc:	a909      	add	r1, sp, #36	; 0x24
 80022be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022c2:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c4:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80022c6:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c8:	f7fe fc8a 	bl	8000be0 <HAL_GPIO_Init>
  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022cc:	a909      	add	r1, sp, #36	; 0x24
 80022ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80022d2:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d4:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d8:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022da:	f7fe fc81 	bl	8000be0 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 80022de:	4854      	ldr	r0, [pc, #336]	; (8002430 <main+0x1a8>)
  huart2.Init.BaudRate = 115200;
 80022e0:	4954      	ldr	r1, [pc, #336]	; (8002434 <main+0x1ac>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022e2:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 80022e4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80022e8:	e880 000a 	stmia.w	r0, {r1, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022ec:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022ee:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022f0:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022f2:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022f4:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f6:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022f8:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022fa:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022fc:	f7ff ff58 	bl	80021b0 <HAL_UART_Init>
 8002300:	b100      	cbz	r0, 8002304 <main+0x7c>
 8002302:	e7fe      	b.n	8002302 <main+0x7a>
  htim2.Instance = TIM2;
 8002304:	4c4c      	ldr	r4, [pc, #304]	; (8002438 <main+0x1b0>)
  htim2.Init.Prescaler = 7;
 8002306:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800230a:	2307      	movs	r3, #7
 800230c:	e884 000c 	stmia.w	r4, {r2, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002310:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = 0xffffffff;
 8002312:	f04f 33ff 	mov.w	r3, #4294967295
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002316:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002318:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800231a:	4620      	mov	r0, r4
  htim2.Init.Period = 0xffffffff;
 800231c:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800231e:	f7ff fb4f 	bl	80019c0 <HAL_TIM_Base_Init>
 8002322:	4626      	mov	r6, r4
 8002324:	b100      	cbz	r0, 8002328 <main+0xa0>
 8002326:	e7fe      	b.n	8002326 <main+0x9e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002328:	a90e      	add	r1, sp, #56	; 0x38
 800232a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800232e:	f841 3d24 	str.w	r3, [r1, #-36]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002332:	4620      	mov	r0, r4
 8002334:	f7ff fc40 	bl	8001bb8 <HAL_TIM_ConfigClockSource>
 8002338:	b100      	cbz	r0, 800233c <main+0xb4>
 800233a:	e7fe      	b.n	800233a <main+0xb2>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800233c:	4620      	mov	r0, r4
 800233e:	f7ff fb59 	bl	80019f4 <HAL_TIM_IC_Init>
 8002342:	b100      	cbz	r0, 8002346 <main+0xbe>
 8002344:	e7fe      	b.n	8002344 <main+0xbc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002346:	9002      	str	r0, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002348:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800234a:	a902      	add	r1, sp, #8
 800234c:	4620      	mov	r0, r4
 800234e:	f7ff fce9 	bl	8001d24 <HAL_TIMEx_MasterConfigSynchronization>
 8002352:	4602      	mov	r2, r0
 8002354:	b100      	cbz	r0, 8002358 <main+0xd0>
 8002356:	e7fe      	b.n	8002356 <main+0xce>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002358:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800235a:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 800235c:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800235e:	a909      	add	r1, sp, #36	; 0x24
 8002360:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002362:	950a      	str	r5, [sp, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002364:	f7ff fb96 	bl	8001a94 <HAL_TIM_IC_ConfigChannel>
 8002368:	b100      	cbz	r0, 800236c <main+0xe4>
 800236a:	e7fe      	b.n	800236a <main+0xe2>
	  double distance=(v2-v1)/(double)58;
 800236c:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8002444 <main+0x1bc>
 8002370:	f04f 0800 	mov.w	r8, #0
	  while(HAL_TIM_Base_Start(&htim2)!=HAL_OK);
 8002374:	4d30      	ldr	r5, [pc, #192]	; (8002438 <main+0x1b0>)
 8002376:	4628      	mov	r0, r5
 8002378:	f7ff f9f4 	bl	8001764 <HAL_TIM_Base_Start>
 800237c:	4604      	mov	r4, r0
 800237e:	2800      	cmp	r0, #0
 8002380:	d1f9      	bne.n	8002376 <main+0xee>
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,1);
 8002382:	2201      	movs	r2, #1
 8002384:	2102      	movs	r1, #2
 8002386:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800238a:	f7fe fcff 	bl	8000d8c <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 800238e:	2001      	movs	r0, #1
 8002390:	f7fe fb9c 	bl	8000acc <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,0);
 8002394:	4622      	mov	r2, r4
 8002396:	2102      	movs	r1, #2
 8002398:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800239c:	f7fe fcf6 	bl	8000d8c <HAL_GPIO_WritePin>
	  while(!HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0));
 80023a0:	2101      	movs	r1, #1
 80023a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a6:	f7fe fceb 	bl	8000d80 <HAL_GPIO_ReadPin>
 80023aa:	2800      	cmp	r0, #0
 80023ac:	d0f8      	beq.n	80023a0 <main+0x118>
	  uint32_t v1=htim2.Instance->CNT;
 80023ae:	6833      	ldr	r3, [r6, #0]
 80023b0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	  while(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0));
 80023b2:	2101      	movs	r1, #1
 80023b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b8:	f7fe fce2 	bl	8000d80 <HAL_GPIO_ReadPin>
 80023bc:	4682      	mov	sl, r0
 80023be:	2800      	cmp	r0, #0
 80023c0:	d1f7      	bne.n	80023b2 <main+0x12a>
	  uint32_t v2=htim2.Instance->CNT;
 80023c2:	6833      	ldr	r3, [r6, #0]
 80023c4:	6a58      	ldr	r0, [r3, #36]	; 0x24
	  double distance=(v2-v1)/(double)58;
 80023c6:	1b00      	subs	r0, r0, r4
 80023c8:	f7fe f89c 	bl	8000504 <__aeabi_ui2d>
 80023cc:	464b      	mov	r3, r9
 80023ce:	4642      	mov	r2, r8
 80023d0:	f7fe fa38 	bl	8000844 <__aeabi_ddiv>
 80023d4:	460d      	mov	r5, r1
 80023d6:	4604      	mov	r4, r0
	  int integer=(int)distance;
 80023d8:	f7fe fb1c 	bl	8000a14 <__aeabi_d2iz>
	  char tosend[20]={0};
 80023dc:	2214      	movs	r2, #20
	  int integer=(int)distance;
 80023de:	4607      	mov	r7, r0
	  char tosend[20]={0};
 80023e0:	4651      	mov	r1, sl
 80023e2:	a809      	add	r0, sp, #36	; 0x24
 80023e4:	f000 f954 	bl	8002690 <memset>
	  int point=(int)((distance-integer)*100);
 80023e8:	4638      	mov	r0, r7
 80023ea:	f7fe f89b 	bl	8000524 <__aeabi_i2d>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4620      	mov	r0, r4
 80023f4:	4629      	mov	r1, r5
 80023f6:	f7fd ff47 	bl	8000288 <__aeabi_dsub>
 80023fa:	2200      	movs	r2, #0
 80023fc:	4b0f      	ldr	r3, [pc, #60]	; (800243c <main+0x1b4>)
 80023fe:	f7fe f8f7 	bl	80005f0 <__aeabi_dmul>
 8002402:	f7fe fb07 	bl	8000a14 <__aeabi_d2iz>
	  sprintf(tosend,"%d.%d\r\n",integer,point);
 8002406:	463a      	mov	r2, r7
 8002408:	4603      	mov	r3, r0
 800240a:	490d      	ldr	r1, [pc, #52]	; (8002440 <main+0x1b8>)
 800240c:	a809      	add	r0, sp, #36	; 0x24
 800240e:	f000 f947 	bl	80026a0 <siprintf>
	  HAL_UART_Transmit(&huart2,tosend,sizeof(tosend),0xffff);
 8002412:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002416:	2214      	movs	r2, #20
 8002418:	a909      	add	r1, sp, #36	; 0x24
 800241a:	4805      	ldr	r0, [pc, #20]	; (8002430 <main+0x1a8>)
 800241c:	f7ff fe3d 	bl	800209a <HAL_UART_Transmit>
	  HAL_Delay(400);
 8002420:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002424:	f7fe fb52 	bl	8000acc <HAL_Delay>
  {
 8002428:	e7a4      	b.n	8002374 <main+0xec>
 800242a:	bf00      	nop
 800242c:	40021000 	.word	0x40021000
 8002430:	200000d4 	.word	0x200000d4
 8002434:	40004400 	.word	0x40004400
 8002438:	20000094 	.word	0x20000094
 800243c:	40590000 	.word	0x40590000
 8002440:	08002f34 	.word	0x08002f34
 8002444:	404d0000 	.word	0x404d0000

08002448 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002448:	4b1d      	ldr	r3, [pc, #116]	; (80024c0 <HAL_MspInit+0x78>)
{
 800244a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244c:	699a      	ldr	r2, [r3, #24]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	619a      	str	r2, [r3, #24]
 8002454:	699b      	ldr	r3, [r3, #24]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800245c:	2003      	movs	r0, #3
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800245e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002460:	f7fe fb44 	bl	8000aec <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	4611      	mov	r1, r2
 8002468:	f06f 000b 	mvn.w	r0, #11
 800246c:	f7fe fb50 	bl	8000b10 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002470:	2200      	movs	r2, #0
 8002472:	4611      	mov	r1, r2
 8002474:	f06f 000a 	mvn.w	r0, #10
 8002478:	f7fe fb4a 	bl	8000b10 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800247c:	2200      	movs	r2, #0
 800247e:	4611      	mov	r1, r2
 8002480:	f06f 0009 	mvn.w	r0, #9
 8002484:	f7fe fb44 	bl	8000b10 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002488:	2200      	movs	r2, #0
 800248a:	4611      	mov	r1, r2
 800248c:	f06f 0004 	mvn.w	r0, #4
 8002490:	f7fe fb3e 	bl	8000b10 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002494:	2200      	movs	r2, #0
 8002496:	4611      	mov	r1, r2
 8002498:	f06f 0003 	mvn.w	r0, #3
 800249c:	f7fe fb38 	bl	8000b10 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80024a0:	2200      	movs	r2, #0
 80024a2:	4611      	mov	r1, r2
 80024a4:	f06f 0001 	mvn.w	r0, #1
 80024a8:	f7fe fb32 	bl	8000b10 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80024ac:	2200      	movs	r2, #0
 80024ae:	4611      	mov	r1, r2
 80024b0:	f04f 30ff 	mov.w	r0, #4294967295
 80024b4:	f7fe fb2c 	bl	8000b10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024b8:	b003      	add	sp, #12
 80024ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000

080024c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024c4:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 80024c6:	6803      	ldr	r3, [r0, #0]
 80024c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80024cc:	b086      	sub	sp, #24
  if(htim_base->Instance==TIM2)
 80024ce:	d120      	bne.n	8002512 <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024d0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d4:	2400      	movs	r4, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024d6:	69da      	ldr	r2, [r3, #28]
 80024d8:	f042 0201 	orr.w	r2, r2, #1
 80024dc:	61da      	str	r2, [r3, #28]
 80024de:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	9403      	str	r4, [sp, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024ec:	2320      	movs	r3, #32
 80024ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f0:	2302      	movs	r3, #2
 80024f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f4:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024f6:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024fc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fe:	f7fe fb6f 	bl	8000be0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002502:	201c      	movs	r0, #28
 8002504:	4622      	mov	r2, r4
 8002506:	4621      	mov	r1, r4
 8002508:	f7fe fb02 	bl	8000b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800250c:	201c      	movs	r0, #28
 800250e:	f7fe fb33 	bl	8000b78 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002512:	b006      	add	sp, #24
 8002514:	bd10      	pop	{r4, pc}
	...

08002518 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002518:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800251a:	6802      	ldr	r2, [r0, #0]
 800251c:	4b0f      	ldr	r3, [pc, #60]	; (800255c <HAL_UART_MspInit+0x44>)
 800251e:	429a      	cmp	r2, r3
 8002520:	d119      	bne.n	8002556 <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002522:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002526:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8002528:	69da      	ldr	r2, [r3, #28]
 800252a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800252e:	61da      	str	r2, [r3, #28]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800253a:	230c      	movs	r3, #12
 800253c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253e:	2302      	movs	r3, #2
 8002540:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
 8002544:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002546:	2303      	movs	r3, #3
 8002548:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800254e:	2307      	movs	r3, #7
 8002550:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002552:	f7fe fb45 	bl	8000be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002556:	b007      	add	sp, #28
 8002558:	f85d fb04 	ldr.w	pc, [sp], #4
 800255c:	40004400 	.word	0x40004400

08002560 <NMI_Handler>:
 8002560:	4770      	bx	lr

08002562 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002562:	e7fe      	b.n	8002562 <HardFault_Handler>

08002564 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002564:	e7fe      	b.n	8002564 <MemManage_Handler>

08002566 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002566:	e7fe      	b.n	8002566 <BusFault_Handler>

08002568 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002568:	e7fe      	b.n	8002568 <UsageFault_Handler>

0800256a <SVC_Handler>:
 800256a:	4770      	bx	lr

0800256c <DebugMon_Handler>:
 800256c:	4770      	bx	lr

0800256e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800256e:	4770      	bx	lr

08002570 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002570:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002572:	f7fe fa9d 	bl	8000ab0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002576:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800257a:	f7fe bb2c 	b.w	8000bd6 <HAL_SYSTICK_IRQHandler>
	...

08002580 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002580:	4801      	ldr	r0, [pc, #4]	; (8002588 <TIM2_IRQHandler+0x8>)
 8002582:	f7ff b902 	b.w	800178a <HAL_TIM_IRQHandler>
 8002586:	bf00      	nop
 8002588:	20000094 	.word	0x20000094

0800258c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800258c:	4915      	ldr	r1, [pc, #84]	; (80025e4 <SystemInit+0x58>)
 800258e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002592:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800259a:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <SystemInit+0x5c>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	f042 0201 	orr.w	r2, r2, #1
 80025a2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80025a4:	6858      	ldr	r0, [r3, #4]
 80025a6:	4a11      	ldr	r2, [pc, #68]	; (80025ec <SystemInit+0x60>)
 80025a8:	4002      	ands	r2, r0
 80025aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80025b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025b6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025be:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80025c6:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80025c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ca:	f022 020f 	bic.w	r2, r2, #15
 80025ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80025d0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80025d2:	4a07      	ldr	r2, [pc, #28]	; (80025f0 <SystemInit+0x64>)
 80025d4:	4002      	ands	r2, r0
 80025d6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80025e0:	608b      	str	r3, [r1, #8]
 80025e2:	4770      	bx	lr
 80025e4:	e000ed00 	.word	0xe000ed00
 80025e8:	40021000 	.word	0x40021000
 80025ec:	f87fc00c 	.word	0xf87fc00c
 80025f0:	ff00fccc 	.word	0xff00fccc

080025f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800262c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80025f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80025fa:	e003      	b.n	8002604 <LoopCopyDataInit>

080025fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80025fc:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80025fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002600:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002602:	3104      	adds	r1, #4

08002604 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002604:	480b      	ldr	r0, [pc, #44]	; (8002634 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002606:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002608:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800260a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800260c:	d3f6      	bcc.n	80025fc <CopyDataInit>
	ldr	r2, =_sbss
 800260e:	4a0b      	ldr	r2, [pc, #44]	; (800263c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002610:	e002      	b.n	8002618 <LoopFillZerobss>

08002612 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002612:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002614:	f842 3b04 	str.w	r3, [r2], #4

08002618 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002618:	4b09      	ldr	r3, [pc, #36]	; (8002640 <LoopForever+0x16>)
	cmp	r2, r3
 800261a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800261c:	d3f9      	bcc.n	8002612 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800261e:	f7ff ffb5 	bl	800258c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002622:	f000 f811 	bl	8002648 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002626:	f7ff fe2f 	bl	8002288 <main>

0800262a <LoopForever>:

LoopForever:
    b LoopForever
 800262a:	e7fe      	b.n	800262a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800262c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002630:	08002f90 	.word	0x08002f90
	ldr	r0, =_sdata
 8002634:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002638:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 800263c:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8002640:	20000148 	.word	0x20000148

08002644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002644:	e7fe      	b.n	8002644 <ADC1_2_IRQHandler>
	...

08002648 <__libc_init_array>:
 8002648:	b570      	push	{r4, r5, r6, lr}
 800264a:	4e0d      	ldr	r6, [pc, #52]	; (8002680 <__libc_init_array+0x38>)
 800264c:	4c0d      	ldr	r4, [pc, #52]	; (8002684 <__libc_init_array+0x3c>)
 800264e:	1ba4      	subs	r4, r4, r6
 8002650:	10a4      	asrs	r4, r4, #2
 8002652:	2500      	movs	r5, #0
 8002654:	42a5      	cmp	r5, r4
 8002656:	d109      	bne.n	800266c <__libc_init_array+0x24>
 8002658:	4e0b      	ldr	r6, [pc, #44]	; (8002688 <__libc_init_array+0x40>)
 800265a:	4c0c      	ldr	r4, [pc, #48]	; (800268c <__libc_init_array+0x44>)
 800265c:	f000 fc4c 	bl	8002ef8 <_init>
 8002660:	1ba4      	subs	r4, r4, r6
 8002662:	10a4      	asrs	r4, r4, #2
 8002664:	2500      	movs	r5, #0
 8002666:	42a5      	cmp	r5, r4
 8002668:	d105      	bne.n	8002676 <__libc_init_array+0x2e>
 800266a:	bd70      	pop	{r4, r5, r6, pc}
 800266c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002670:	4798      	blx	r3
 8002672:	3501      	adds	r5, #1
 8002674:	e7ee      	b.n	8002654 <__libc_init_array+0xc>
 8002676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800267a:	4798      	blx	r3
 800267c:	3501      	adds	r5, #1
 800267e:	e7f2      	b.n	8002666 <__libc_init_array+0x1e>
 8002680:	08002f88 	.word	0x08002f88
 8002684:	08002f88 	.word	0x08002f88
 8002688:	08002f88 	.word	0x08002f88
 800268c:	08002f8c 	.word	0x08002f8c

08002690 <memset>:
 8002690:	4402      	add	r2, r0
 8002692:	4603      	mov	r3, r0
 8002694:	4293      	cmp	r3, r2
 8002696:	d100      	bne.n	800269a <memset+0xa>
 8002698:	4770      	bx	lr
 800269a:	f803 1b01 	strb.w	r1, [r3], #1
 800269e:	e7f9      	b.n	8002694 <memset+0x4>

080026a0 <siprintf>:
 80026a0:	b40e      	push	{r1, r2, r3}
 80026a2:	b500      	push	{lr}
 80026a4:	b09c      	sub	sp, #112	; 0x70
 80026a6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80026aa:	ab1d      	add	r3, sp, #116	; 0x74
 80026ac:	f8ad 1014 	strh.w	r1, [sp, #20]
 80026b0:	9002      	str	r0, [sp, #8]
 80026b2:	9006      	str	r0, [sp, #24]
 80026b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80026b8:	480a      	ldr	r0, [pc, #40]	; (80026e4 <siprintf+0x44>)
 80026ba:	9104      	str	r1, [sp, #16]
 80026bc:	9107      	str	r1, [sp, #28]
 80026be:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80026c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80026c6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80026ca:	6800      	ldr	r0, [r0, #0]
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	a902      	add	r1, sp, #8
 80026d0:	f000 f866 	bl	80027a0 <_svfiprintf_r>
 80026d4:	9b02      	ldr	r3, [sp, #8]
 80026d6:	2200      	movs	r2, #0
 80026d8:	701a      	strb	r2, [r3, #0]
 80026da:	b01c      	add	sp, #112	; 0x70
 80026dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80026e0:	b003      	add	sp, #12
 80026e2:	4770      	bx	lr
 80026e4:	20000004 	.word	0x20000004

080026e8 <__ssputs_r>:
 80026e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026ec:	688e      	ldr	r6, [r1, #8]
 80026ee:	429e      	cmp	r6, r3
 80026f0:	4682      	mov	sl, r0
 80026f2:	460c      	mov	r4, r1
 80026f4:	4691      	mov	r9, r2
 80026f6:	4698      	mov	r8, r3
 80026f8:	d835      	bhi.n	8002766 <__ssputs_r+0x7e>
 80026fa:	898a      	ldrh	r2, [r1, #12]
 80026fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002700:	d031      	beq.n	8002766 <__ssputs_r+0x7e>
 8002702:	6825      	ldr	r5, [r4, #0]
 8002704:	6909      	ldr	r1, [r1, #16]
 8002706:	1a6f      	subs	r7, r5, r1
 8002708:	6965      	ldr	r5, [r4, #20]
 800270a:	2302      	movs	r3, #2
 800270c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002710:	fb95 f5f3 	sdiv	r5, r5, r3
 8002714:	f108 0301 	add.w	r3, r8, #1
 8002718:	443b      	add	r3, r7
 800271a:	429d      	cmp	r5, r3
 800271c:	bf38      	it	cc
 800271e:	461d      	movcc	r5, r3
 8002720:	0553      	lsls	r3, r2, #21
 8002722:	d531      	bpl.n	8002788 <__ssputs_r+0xa0>
 8002724:	4629      	mov	r1, r5
 8002726:	f000 fb39 	bl	8002d9c <_malloc_r>
 800272a:	4606      	mov	r6, r0
 800272c:	b950      	cbnz	r0, 8002744 <__ssputs_r+0x5c>
 800272e:	230c      	movs	r3, #12
 8002730:	f8ca 3000 	str.w	r3, [sl]
 8002734:	89a3      	ldrh	r3, [r4, #12]
 8002736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800273a:	81a3      	strh	r3, [r4, #12]
 800273c:	f04f 30ff 	mov.w	r0, #4294967295
 8002740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002744:	463a      	mov	r2, r7
 8002746:	6921      	ldr	r1, [r4, #16]
 8002748:	f000 fab4 	bl	8002cb4 <memcpy>
 800274c:	89a3      	ldrh	r3, [r4, #12]
 800274e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002756:	81a3      	strh	r3, [r4, #12]
 8002758:	6126      	str	r6, [r4, #16]
 800275a:	6165      	str	r5, [r4, #20]
 800275c:	443e      	add	r6, r7
 800275e:	1bed      	subs	r5, r5, r7
 8002760:	6026      	str	r6, [r4, #0]
 8002762:	60a5      	str	r5, [r4, #8]
 8002764:	4646      	mov	r6, r8
 8002766:	4546      	cmp	r6, r8
 8002768:	bf28      	it	cs
 800276a:	4646      	movcs	r6, r8
 800276c:	4632      	mov	r2, r6
 800276e:	4649      	mov	r1, r9
 8002770:	6820      	ldr	r0, [r4, #0]
 8002772:	f000 faaa 	bl	8002cca <memmove>
 8002776:	68a3      	ldr	r3, [r4, #8]
 8002778:	1b9b      	subs	r3, r3, r6
 800277a:	60a3      	str	r3, [r4, #8]
 800277c:	6823      	ldr	r3, [r4, #0]
 800277e:	441e      	add	r6, r3
 8002780:	6026      	str	r6, [r4, #0]
 8002782:	2000      	movs	r0, #0
 8002784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002788:	462a      	mov	r2, r5
 800278a:	f000 fb65 	bl	8002e58 <_realloc_r>
 800278e:	4606      	mov	r6, r0
 8002790:	2800      	cmp	r0, #0
 8002792:	d1e1      	bne.n	8002758 <__ssputs_r+0x70>
 8002794:	6921      	ldr	r1, [r4, #16]
 8002796:	4650      	mov	r0, sl
 8002798:	f000 fab2 	bl	8002d00 <_free_r>
 800279c:	e7c7      	b.n	800272e <__ssputs_r+0x46>
	...

080027a0 <_svfiprintf_r>:
 80027a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027a4:	b09d      	sub	sp, #116	; 0x74
 80027a6:	4680      	mov	r8, r0
 80027a8:	9303      	str	r3, [sp, #12]
 80027aa:	898b      	ldrh	r3, [r1, #12]
 80027ac:	061c      	lsls	r4, r3, #24
 80027ae:	460d      	mov	r5, r1
 80027b0:	4616      	mov	r6, r2
 80027b2:	d50f      	bpl.n	80027d4 <_svfiprintf_r+0x34>
 80027b4:	690b      	ldr	r3, [r1, #16]
 80027b6:	b96b      	cbnz	r3, 80027d4 <_svfiprintf_r+0x34>
 80027b8:	2140      	movs	r1, #64	; 0x40
 80027ba:	f000 faef 	bl	8002d9c <_malloc_r>
 80027be:	6028      	str	r0, [r5, #0]
 80027c0:	6128      	str	r0, [r5, #16]
 80027c2:	b928      	cbnz	r0, 80027d0 <_svfiprintf_r+0x30>
 80027c4:	230c      	movs	r3, #12
 80027c6:	f8c8 3000 	str.w	r3, [r8]
 80027ca:	f04f 30ff 	mov.w	r0, #4294967295
 80027ce:	e0c5      	b.n	800295c <_svfiprintf_r+0x1bc>
 80027d0:	2340      	movs	r3, #64	; 0x40
 80027d2:	616b      	str	r3, [r5, #20]
 80027d4:	2300      	movs	r3, #0
 80027d6:	9309      	str	r3, [sp, #36]	; 0x24
 80027d8:	2320      	movs	r3, #32
 80027da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027de:	2330      	movs	r3, #48	; 0x30
 80027e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027e4:	f04f 0b01 	mov.w	fp, #1
 80027e8:	4637      	mov	r7, r6
 80027ea:	463c      	mov	r4, r7
 80027ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d13c      	bne.n	800286e <_svfiprintf_r+0xce>
 80027f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80027f8:	d00b      	beq.n	8002812 <_svfiprintf_r+0x72>
 80027fa:	4653      	mov	r3, sl
 80027fc:	4632      	mov	r2, r6
 80027fe:	4629      	mov	r1, r5
 8002800:	4640      	mov	r0, r8
 8002802:	f7ff ff71 	bl	80026e8 <__ssputs_r>
 8002806:	3001      	adds	r0, #1
 8002808:	f000 80a3 	beq.w	8002952 <_svfiprintf_r+0x1b2>
 800280c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800280e:	4453      	add	r3, sl
 8002810:	9309      	str	r3, [sp, #36]	; 0x24
 8002812:	783b      	ldrb	r3, [r7, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 809c 	beq.w	8002952 <_svfiprintf_r+0x1b2>
 800281a:	2300      	movs	r3, #0
 800281c:	f04f 32ff 	mov.w	r2, #4294967295
 8002820:	9304      	str	r3, [sp, #16]
 8002822:	9307      	str	r3, [sp, #28]
 8002824:	9205      	str	r2, [sp, #20]
 8002826:	9306      	str	r3, [sp, #24]
 8002828:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800282c:	931a      	str	r3, [sp, #104]	; 0x68
 800282e:	2205      	movs	r2, #5
 8002830:	7821      	ldrb	r1, [r4, #0]
 8002832:	4850      	ldr	r0, [pc, #320]	; (8002974 <_svfiprintf_r+0x1d4>)
 8002834:	f7fd fcd4 	bl	80001e0 <memchr>
 8002838:	1c67      	adds	r7, r4, #1
 800283a:	9b04      	ldr	r3, [sp, #16]
 800283c:	b9d8      	cbnz	r0, 8002876 <_svfiprintf_r+0xd6>
 800283e:	06d9      	lsls	r1, r3, #27
 8002840:	bf44      	itt	mi
 8002842:	2220      	movmi	r2, #32
 8002844:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002848:	071a      	lsls	r2, r3, #28
 800284a:	bf44      	itt	mi
 800284c:	222b      	movmi	r2, #43	; 0x2b
 800284e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002852:	7822      	ldrb	r2, [r4, #0]
 8002854:	2a2a      	cmp	r2, #42	; 0x2a
 8002856:	d016      	beq.n	8002886 <_svfiprintf_r+0xe6>
 8002858:	9a07      	ldr	r2, [sp, #28]
 800285a:	2100      	movs	r1, #0
 800285c:	200a      	movs	r0, #10
 800285e:	4627      	mov	r7, r4
 8002860:	3401      	adds	r4, #1
 8002862:	783b      	ldrb	r3, [r7, #0]
 8002864:	3b30      	subs	r3, #48	; 0x30
 8002866:	2b09      	cmp	r3, #9
 8002868:	d951      	bls.n	800290e <_svfiprintf_r+0x16e>
 800286a:	b1c9      	cbz	r1, 80028a0 <_svfiprintf_r+0x100>
 800286c:	e011      	b.n	8002892 <_svfiprintf_r+0xf2>
 800286e:	2b25      	cmp	r3, #37	; 0x25
 8002870:	d0c0      	beq.n	80027f4 <_svfiprintf_r+0x54>
 8002872:	4627      	mov	r7, r4
 8002874:	e7b9      	b.n	80027ea <_svfiprintf_r+0x4a>
 8002876:	4a3f      	ldr	r2, [pc, #252]	; (8002974 <_svfiprintf_r+0x1d4>)
 8002878:	1a80      	subs	r0, r0, r2
 800287a:	fa0b f000 	lsl.w	r0, fp, r0
 800287e:	4318      	orrs	r0, r3
 8002880:	9004      	str	r0, [sp, #16]
 8002882:	463c      	mov	r4, r7
 8002884:	e7d3      	b.n	800282e <_svfiprintf_r+0x8e>
 8002886:	9a03      	ldr	r2, [sp, #12]
 8002888:	1d11      	adds	r1, r2, #4
 800288a:	6812      	ldr	r2, [r2, #0]
 800288c:	9103      	str	r1, [sp, #12]
 800288e:	2a00      	cmp	r2, #0
 8002890:	db01      	blt.n	8002896 <_svfiprintf_r+0xf6>
 8002892:	9207      	str	r2, [sp, #28]
 8002894:	e004      	b.n	80028a0 <_svfiprintf_r+0x100>
 8002896:	4252      	negs	r2, r2
 8002898:	f043 0302 	orr.w	r3, r3, #2
 800289c:	9207      	str	r2, [sp, #28]
 800289e:	9304      	str	r3, [sp, #16]
 80028a0:	783b      	ldrb	r3, [r7, #0]
 80028a2:	2b2e      	cmp	r3, #46	; 0x2e
 80028a4:	d10e      	bne.n	80028c4 <_svfiprintf_r+0x124>
 80028a6:	787b      	ldrb	r3, [r7, #1]
 80028a8:	2b2a      	cmp	r3, #42	; 0x2a
 80028aa:	f107 0101 	add.w	r1, r7, #1
 80028ae:	d132      	bne.n	8002916 <_svfiprintf_r+0x176>
 80028b0:	9b03      	ldr	r3, [sp, #12]
 80028b2:	1d1a      	adds	r2, r3, #4
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	9203      	str	r2, [sp, #12]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	bfb8      	it	lt
 80028bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80028c0:	3702      	adds	r7, #2
 80028c2:	9305      	str	r3, [sp, #20]
 80028c4:	4c2c      	ldr	r4, [pc, #176]	; (8002978 <_svfiprintf_r+0x1d8>)
 80028c6:	7839      	ldrb	r1, [r7, #0]
 80028c8:	2203      	movs	r2, #3
 80028ca:	4620      	mov	r0, r4
 80028cc:	f7fd fc88 	bl	80001e0 <memchr>
 80028d0:	b138      	cbz	r0, 80028e2 <_svfiprintf_r+0x142>
 80028d2:	2340      	movs	r3, #64	; 0x40
 80028d4:	1b00      	subs	r0, r0, r4
 80028d6:	fa03 f000 	lsl.w	r0, r3, r0
 80028da:	9b04      	ldr	r3, [sp, #16]
 80028dc:	4303      	orrs	r3, r0
 80028de:	9304      	str	r3, [sp, #16]
 80028e0:	3701      	adds	r7, #1
 80028e2:	7839      	ldrb	r1, [r7, #0]
 80028e4:	4825      	ldr	r0, [pc, #148]	; (800297c <_svfiprintf_r+0x1dc>)
 80028e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028ea:	2206      	movs	r2, #6
 80028ec:	1c7e      	adds	r6, r7, #1
 80028ee:	f7fd fc77 	bl	80001e0 <memchr>
 80028f2:	2800      	cmp	r0, #0
 80028f4:	d035      	beq.n	8002962 <_svfiprintf_r+0x1c2>
 80028f6:	4b22      	ldr	r3, [pc, #136]	; (8002980 <_svfiprintf_r+0x1e0>)
 80028f8:	b9fb      	cbnz	r3, 800293a <_svfiprintf_r+0x19a>
 80028fa:	9b03      	ldr	r3, [sp, #12]
 80028fc:	3307      	adds	r3, #7
 80028fe:	f023 0307 	bic.w	r3, r3, #7
 8002902:	3308      	adds	r3, #8
 8002904:	9303      	str	r3, [sp, #12]
 8002906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002908:	444b      	add	r3, r9
 800290a:	9309      	str	r3, [sp, #36]	; 0x24
 800290c:	e76c      	b.n	80027e8 <_svfiprintf_r+0x48>
 800290e:	fb00 3202 	mla	r2, r0, r2, r3
 8002912:	2101      	movs	r1, #1
 8002914:	e7a3      	b.n	800285e <_svfiprintf_r+0xbe>
 8002916:	2300      	movs	r3, #0
 8002918:	9305      	str	r3, [sp, #20]
 800291a:	4618      	mov	r0, r3
 800291c:	240a      	movs	r4, #10
 800291e:	460f      	mov	r7, r1
 8002920:	3101      	adds	r1, #1
 8002922:	783a      	ldrb	r2, [r7, #0]
 8002924:	3a30      	subs	r2, #48	; 0x30
 8002926:	2a09      	cmp	r2, #9
 8002928:	d903      	bls.n	8002932 <_svfiprintf_r+0x192>
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0ca      	beq.n	80028c4 <_svfiprintf_r+0x124>
 800292e:	9005      	str	r0, [sp, #20]
 8002930:	e7c8      	b.n	80028c4 <_svfiprintf_r+0x124>
 8002932:	fb04 2000 	mla	r0, r4, r0, r2
 8002936:	2301      	movs	r3, #1
 8002938:	e7f1      	b.n	800291e <_svfiprintf_r+0x17e>
 800293a:	ab03      	add	r3, sp, #12
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	462a      	mov	r2, r5
 8002940:	4b10      	ldr	r3, [pc, #64]	; (8002984 <_svfiprintf_r+0x1e4>)
 8002942:	a904      	add	r1, sp, #16
 8002944:	4640      	mov	r0, r8
 8002946:	f3af 8000 	nop.w
 800294a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800294e:	4681      	mov	r9, r0
 8002950:	d1d9      	bne.n	8002906 <_svfiprintf_r+0x166>
 8002952:	89ab      	ldrh	r3, [r5, #12]
 8002954:	065b      	lsls	r3, r3, #25
 8002956:	f53f af38 	bmi.w	80027ca <_svfiprintf_r+0x2a>
 800295a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800295c:	b01d      	add	sp, #116	; 0x74
 800295e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002962:	ab03      	add	r3, sp, #12
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	462a      	mov	r2, r5
 8002968:	4b06      	ldr	r3, [pc, #24]	; (8002984 <_svfiprintf_r+0x1e4>)
 800296a:	a904      	add	r1, sp, #16
 800296c:	4640      	mov	r0, r8
 800296e:	f000 f881 	bl	8002a74 <_printf_i>
 8002972:	e7ea      	b.n	800294a <_svfiprintf_r+0x1aa>
 8002974:	08002f54 	.word	0x08002f54
 8002978:	08002f5a 	.word	0x08002f5a
 800297c:	08002f5e 	.word	0x08002f5e
 8002980:	00000000 	.word	0x00000000
 8002984:	080026e9 	.word	0x080026e9

08002988 <_printf_common>:
 8002988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800298c:	4691      	mov	r9, r2
 800298e:	461f      	mov	r7, r3
 8002990:	688a      	ldr	r2, [r1, #8]
 8002992:	690b      	ldr	r3, [r1, #16]
 8002994:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002998:	4293      	cmp	r3, r2
 800299a:	bfb8      	it	lt
 800299c:	4613      	movlt	r3, r2
 800299e:	f8c9 3000 	str.w	r3, [r9]
 80029a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029a6:	4606      	mov	r6, r0
 80029a8:	460c      	mov	r4, r1
 80029aa:	b112      	cbz	r2, 80029b2 <_printf_common+0x2a>
 80029ac:	3301      	adds	r3, #1
 80029ae:	f8c9 3000 	str.w	r3, [r9]
 80029b2:	6823      	ldr	r3, [r4, #0]
 80029b4:	0699      	lsls	r1, r3, #26
 80029b6:	bf42      	ittt	mi
 80029b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80029bc:	3302      	addmi	r3, #2
 80029be:	f8c9 3000 	strmi.w	r3, [r9]
 80029c2:	6825      	ldr	r5, [r4, #0]
 80029c4:	f015 0506 	ands.w	r5, r5, #6
 80029c8:	d107      	bne.n	80029da <_printf_common+0x52>
 80029ca:	f104 0a19 	add.w	sl, r4, #25
 80029ce:	68e3      	ldr	r3, [r4, #12]
 80029d0:	f8d9 2000 	ldr.w	r2, [r9]
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	429d      	cmp	r5, r3
 80029d8:	db29      	blt.n	8002a2e <_printf_common+0xa6>
 80029da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80029de:	6822      	ldr	r2, [r4, #0]
 80029e0:	3300      	adds	r3, #0
 80029e2:	bf18      	it	ne
 80029e4:	2301      	movne	r3, #1
 80029e6:	0692      	lsls	r2, r2, #26
 80029e8:	d42e      	bmi.n	8002a48 <_printf_common+0xc0>
 80029ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029ee:	4639      	mov	r1, r7
 80029f0:	4630      	mov	r0, r6
 80029f2:	47c0      	blx	r8
 80029f4:	3001      	adds	r0, #1
 80029f6:	d021      	beq.n	8002a3c <_printf_common+0xb4>
 80029f8:	6823      	ldr	r3, [r4, #0]
 80029fa:	68e5      	ldr	r5, [r4, #12]
 80029fc:	f8d9 2000 	ldr.w	r2, [r9]
 8002a00:	f003 0306 	and.w	r3, r3, #6
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	bf08      	it	eq
 8002a08:	1aad      	subeq	r5, r5, r2
 8002a0a:	68a3      	ldr	r3, [r4, #8]
 8002a0c:	6922      	ldr	r2, [r4, #16]
 8002a0e:	bf0c      	ite	eq
 8002a10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a14:	2500      	movne	r5, #0
 8002a16:	4293      	cmp	r3, r2
 8002a18:	bfc4      	itt	gt
 8002a1a:	1a9b      	subgt	r3, r3, r2
 8002a1c:	18ed      	addgt	r5, r5, r3
 8002a1e:	f04f 0900 	mov.w	r9, #0
 8002a22:	341a      	adds	r4, #26
 8002a24:	454d      	cmp	r5, r9
 8002a26:	d11b      	bne.n	8002a60 <_printf_common+0xd8>
 8002a28:	2000      	movs	r0, #0
 8002a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a2e:	2301      	movs	r3, #1
 8002a30:	4652      	mov	r2, sl
 8002a32:	4639      	mov	r1, r7
 8002a34:	4630      	mov	r0, r6
 8002a36:	47c0      	blx	r8
 8002a38:	3001      	adds	r0, #1
 8002a3a:	d103      	bne.n	8002a44 <_printf_common+0xbc>
 8002a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a44:	3501      	adds	r5, #1
 8002a46:	e7c2      	b.n	80029ce <_printf_common+0x46>
 8002a48:	18e1      	adds	r1, r4, r3
 8002a4a:	1c5a      	adds	r2, r3, #1
 8002a4c:	2030      	movs	r0, #48	; 0x30
 8002a4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a52:	4422      	add	r2, r4
 8002a54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	e7c4      	b.n	80029ea <_printf_common+0x62>
 8002a60:	2301      	movs	r3, #1
 8002a62:	4622      	mov	r2, r4
 8002a64:	4639      	mov	r1, r7
 8002a66:	4630      	mov	r0, r6
 8002a68:	47c0      	blx	r8
 8002a6a:	3001      	adds	r0, #1
 8002a6c:	d0e6      	beq.n	8002a3c <_printf_common+0xb4>
 8002a6e:	f109 0901 	add.w	r9, r9, #1
 8002a72:	e7d7      	b.n	8002a24 <_printf_common+0x9c>

08002a74 <_printf_i>:
 8002a74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a78:	4617      	mov	r7, r2
 8002a7a:	7e0a      	ldrb	r2, [r1, #24]
 8002a7c:	b085      	sub	sp, #20
 8002a7e:	2a6e      	cmp	r2, #110	; 0x6e
 8002a80:	4698      	mov	r8, r3
 8002a82:	4606      	mov	r6, r0
 8002a84:	460c      	mov	r4, r1
 8002a86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002a88:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002a8c:	f000 80bc 	beq.w	8002c08 <_printf_i+0x194>
 8002a90:	d81a      	bhi.n	8002ac8 <_printf_i+0x54>
 8002a92:	2a63      	cmp	r2, #99	; 0x63
 8002a94:	d02e      	beq.n	8002af4 <_printf_i+0x80>
 8002a96:	d80a      	bhi.n	8002aae <_printf_i+0x3a>
 8002a98:	2a00      	cmp	r2, #0
 8002a9a:	f000 80c8 	beq.w	8002c2e <_printf_i+0x1ba>
 8002a9e:	2a58      	cmp	r2, #88	; 0x58
 8002aa0:	f000 808a 	beq.w	8002bb8 <_printf_i+0x144>
 8002aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002aa8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002aac:	e02a      	b.n	8002b04 <_printf_i+0x90>
 8002aae:	2a64      	cmp	r2, #100	; 0x64
 8002ab0:	d001      	beq.n	8002ab6 <_printf_i+0x42>
 8002ab2:	2a69      	cmp	r2, #105	; 0x69
 8002ab4:	d1f6      	bne.n	8002aa4 <_printf_i+0x30>
 8002ab6:	6821      	ldr	r1, [r4, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002abe:	d023      	beq.n	8002b08 <_printf_i+0x94>
 8002ac0:	1d11      	adds	r1, r2, #4
 8002ac2:	6019      	str	r1, [r3, #0]
 8002ac4:	6813      	ldr	r3, [r2, #0]
 8002ac6:	e027      	b.n	8002b18 <_printf_i+0xa4>
 8002ac8:	2a73      	cmp	r2, #115	; 0x73
 8002aca:	f000 80b4 	beq.w	8002c36 <_printf_i+0x1c2>
 8002ace:	d808      	bhi.n	8002ae2 <_printf_i+0x6e>
 8002ad0:	2a6f      	cmp	r2, #111	; 0x6f
 8002ad2:	d02a      	beq.n	8002b2a <_printf_i+0xb6>
 8002ad4:	2a70      	cmp	r2, #112	; 0x70
 8002ad6:	d1e5      	bne.n	8002aa4 <_printf_i+0x30>
 8002ad8:	680a      	ldr	r2, [r1, #0]
 8002ada:	f042 0220 	orr.w	r2, r2, #32
 8002ade:	600a      	str	r2, [r1, #0]
 8002ae0:	e003      	b.n	8002aea <_printf_i+0x76>
 8002ae2:	2a75      	cmp	r2, #117	; 0x75
 8002ae4:	d021      	beq.n	8002b2a <_printf_i+0xb6>
 8002ae6:	2a78      	cmp	r2, #120	; 0x78
 8002ae8:	d1dc      	bne.n	8002aa4 <_printf_i+0x30>
 8002aea:	2278      	movs	r2, #120	; 0x78
 8002aec:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002af0:	496e      	ldr	r1, [pc, #440]	; (8002cac <_printf_i+0x238>)
 8002af2:	e064      	b.n	8002bbe <_printf_i+0x14a>
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002afa:	1d11      	adds	r1, r2, #4
 8002afc:	6019      	str	r1, [r3, #0]
 8002afe:	6813      	ldr	r3, [r2, #0]
 8002b00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b04:	2301      	movs	r3, #1
 8002b06:	e0a3      	b.n	8002c50 <_printf_i+0x1dc>
 8002b08:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002b0c:	f102 0104 	add.w	r1, r2, #4
 8002b10:	6019      	str	r1, [r3, #0]
 8002b12:	d0d7      	beq.n	8002ac4 <_printf_i+0x50>
 8002b14:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	da03      	bge.n	8002b24 <_printf_i+0xb0>
 8002b1c:	222d      	movs	r2, #45	; 0x2d
 8002b1e:	425b      	negs	r3, r3
 8002b20:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002b24:	4962      	ldr	r1, [pc, #392]	; (8002cb0 <_printf_i+0x23c>)
 8002b26:	220a      	movs	r2, #10
 8002b28:	e017      	b.n	8002b5a <_printf_i+0xe6>
 8002b2a:	6820      	ldr	r0, [r4, #0]
 8002b2c:	6819      	ldr	r1, [r3, #0]
 8002b2e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002b32:	d003      	beq.n	8002b3c <_printf_i+0xc8>
 8002b34:	1d08      	adds	r0, r1, #4
 8002b36:	6018      	str	r0, [r3, #0]
 8002b38:	680b      	ldr	r3, [r1, #0]
 8002b3a:	e006      	b.n	8002b4a <_printf_i+0xd6>
 8002b3c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b40:	f101 0004 	add.w	r0, r1, #4
 8002b44:	6018      	str	r0, [r3, #0]
 8002b46:	d0f7      	beq.n	8002b38 <_printf_i+0xc4>
 8002b48:	880b      	ldrh	r3, [r1, #0]
 8002b4a:	4959      	ldr	r1, [pc, #356]	; (8002cb0 <_printf_i+0x23c>)
 8002b4c:	2a6f      	cmp	r2, #111	; 0x6f
 8002b4e:	bf14      	ite	ne
 8002b50:	220a      	movne	r2, #10
 8002b52:	2208      	moveq	r2, #8
 8002b54:	2000      	movs	r0, #0
 8002b56:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002b5a:	6865      	ldr	r5, [r4, #4]
 8002b5c:	60a5      	str	r5, [r4, #8]
 8002b5e:	2d00      	cmp	r5, #0
 8002b60:	f2c0 809c 	blt.w	8002c9c <_printf_i+0x228>
 8002b64:	6820      	ldr	r0, [r4, #0]
 8002b66:	f020 0004 	bic.w	r0, r0, #4
 8002b6a:	6020      	str	r0, [r4, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d13f      	bne.n	8002bf0 <_printf_i+0x17c>
 8002b70:	2d00      	cmp	r5, #0
 8002b72:	f040 8095 	bne.w	8002ca0 <_printf_i+0x22c>
 8002b76:	4675      	mov	r5, lr
 8002b78:	2a08      	cmp	r2, #8
 8002b7a:	d10b      	bne.n	8002b94 <_printf_i+0x120>
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	07da      	lsls	r2, r3, #31
 8002b80:	d508      	bpl.n	8002b94 <_printf_i+0x120>
 8002b82:	6923      	ldr	r3, [r4, #16]
 8002b84:	6862      	ldr	r2, [r4, #4]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	bfde      	ittt	le
 8002b8a:	2330      	movle	r3, #48	; 0x30
 8002b8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002b94:	ebae 0305 	sub.w	r3, lr, r5
 8002b98:	6123      	str	r3, [r4, #16]
 8002b9a:	f8cd 8000 	str.w	r8, [sp]
 8002b9e:	463b      	mov	r3, r7
 8002ba0:	aa03      	add	r2, sp, #12
 8002ba2:	4621      	mov	r1, r4
 8002ba4:	4630      	mov	r0, r6
 8002ba6:	f7ff feef 	bl	8002988 <_printf_common>
 8002baa:	3001      	adds	r0, #1
 8002bac:	d155      	bne.n	8002c5a <_printf_i+0x1e6>
 8002bae:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb2:	b005      	add	sp, #20
 8002bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002bb8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002bbc:	493c      	ldr	r1, [pc, #240]	; (8002cb0 <_printf_i+0x23c>)
 8002bbe:	6822      	ldr	r2, [r4, #0]
 8002bc0:	6818      	ldr	r0, [r3, #0]
 8002bc2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002bc6:	f100 0504 	add.w	r5, r0, #4
 8002bca:	601d      	str	r5, [r3, #0]
 8002bcc:	d001      	beq.n	8002bd2 <_printf_i+0x15e>
 8002bce:	6803      	ldr	r3, [r0, #0]
 8002bd0:	e002      	b.n	8002bd8 <_printf_i+0x164>
 8002bd2:	0655      	lsls	r5, r2, #25
 8002bd4:	d5fb      	bpl.n	8002bce <_printf_i+0x15a>
 8002bd6:	8803      	ldrh	r3, [r0, #0]
 8002bd8:	07d0      	lsls	r0, r2, #31
 8002bda:	bf44      	itt	mi
 8002bdc:	f042 0220 	orrmi.w	r2, r2, #32
 8002be0:	6022      	strmi	r2, [r4, #0]
 8002be2:	b91b      	cbnz	r3, 8002bec <_printf_i+0x178>
 8002be4:	6822      	ldr	r2, [r4, #0]
 8002be6:	f022 0220 	bic.w	r2, r2, #32
 8002bea:	6022      	str	r2, [r4, #0]
 8002bec:	2210      	movs	r2, #16
 8002bee:	e7b1      	b.n	8002b54 <_printf_i+0xe0>
 8002bf0:	4675      	mov	r5, lr
 8002bf2:	fbb3 f0f2 	udiv	r0, r3, r2
 8002bf6:	fb02 3310 	mls	r3, r2, r0, r3
 8002bfa:	5ccb      	ldrb	r3, [r1, r3]
 8002bfc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002c00:	4603      	mov	r3, r0
 8002c02:	2800      	cmp	r0, #0
 8002c04:	d1f5      	bne.n	8002bf2 <_printf_i+0x17e>
 8002c06:	e7b7      	b.n	8002b78 <_printf_i+0x104>
 8002c08:	6808      	ldr	r0, [r1, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	6949      	ldr	r1, [r1, #20]
 8002c0e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002c12:	d004      	beq.n	8002c1e <_printf_i+0x1aa>
 8002c14:	1d10      	adds	r0, r2, #4
 8002c16:	6018      	str	r0, [r3, #0]
 8002c18:	6813      	ldr	r3, [r2, #0]
 8002c1a:	6019      	str	r1, [r3, #0]
 8002c1c:	e007      	b.n	8002c2e <_printf_i+0x1ba>
 8002c1e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c22:	f102 0004 	add.w	r0, r2, #4
 8002c26:	6018      	str	r0, [r3, #0]
 8002c28:	6813      	ldr	r3, [r2, #0]
 8002c2a:	d0f6      	beq.n	8002c1a <_printf_i+0x1a6>
 8002c2c:	8019      	strh	r1, [r3, #0]
 8002c2e:	2300      	movs	r3, #0
 8002c30:	6123      	str	r3, [r4, #16]
 8002c32:	4675      	mov	r5, lr
 8002c34:	e7b1      	b.n	8002b9a <_printf_i+0x126>
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	1d11      	adds	r1, r2, #4
 8002c3a:	6019      	str	r1, [r3, #0]
 8002c3c:	6815      	ldr	r5, [r2, #0]
 8002c3e:	6862      	ldr	r2, [r4, #4]
 8002c40:	2100      	movs	r1, #0
 8002c42:	4628      	mov	r0, r5
 8002c44:	f7fd facc 	bl	80001e0 <memchr>
 8002c48:	b108      	cbz	r0, 8002c4e <_printf_i+0x1da>
 8002c4a:	1b40      	subs	r0, r0, r5
 8002c4c:	6060      	str	r0, [r4, #4]
 8002c4e:	6863      	ldr	r3, [r4, #4]
 8002c50:	6123      	str	r3, [r4, #16]
 8002c52:	2300      	movs	r3, #0
 8002c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c58:	e79f      	b.n	8002b9a <_printf_i+0x126>
 8002c5a:	6923      	ldr	r3, [r4, #16]
 8002c5c:	462a      	mov	r2, r5
 8002c5e:	4639      	mov	r1, r7
 8002c60:	4630      	mov	r0, r6
 8002c62:	47c0      	blx	r8
 8002c64:	3001      	adds	r0, #1
 8002c66:	d0a2      	beq.n	8002bae <_printf_i+0x13a>
 8002c68:	6823      	ldr	r3, [r4, #0]
 8002c6a:	079b      	lsls	r3, r3, #30
 8002c6c:	d507      	bpl.n	8002c7e <_printf_i+0x20a>
 8002c6e:	2500      	movs	r5, #0
 8002c70:	f104 0919 	add.w	r9, r4, #25
 8002c74:	68e3      	ldr	r3, [r4, #12]
 8002c76:	9a03      	ldr	r2, [sp, #12]
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	429d      	cmp	r5, r3
 8002c7c:	db05      	blt.n	8002c8a <_printf_i+0x216>
 8002c7e:	68e0      	ldr	r0, [r4, #12]
 8002c80:	9b03      	ldr	r3, [sp, #12]
 8002c82:	4298      	cmp	r0, r3
 8002c84:	bfb8      	it	lt
 8002c86:	4618      	movlt	r0, r3
 8002c88:	e793      	b.n	8002bb2 <_printf_i+0x13e>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	464a      	mov	r2, r9
 8002c8e:	4639      	mov	r1, r7
 8002c90:	4630      	mov	r0, r6
 8002c92:	47c0      	blx	r8
 8002c94:	3001      	adds	r0, #1
 8002c96:	d08a      	beq.n	8002bae <_printf_i+0x13a>
 8002c98:	3501      	adds	r5, #1
 8002c9a:	e7eb      	b.n	8002c74 <_printf_i+0x200>
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1a7      	bne.n	8002bf0 <_printf_i+0x17c>
 8002ca0:	780b      	ldrb	r3, [r1, #0]
 8002ca2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ca6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002caa:	e765      	b.n	8002b78 <_printf_i+0x104>
 8002cac:	08002f76 	.word	0x08002f76
 8002cb0:	08002f65 	.word	0x08002f65

08002cb4 <memcpy>:
 8002cb4:	b510      	push	{r4, lr}
 8002cb6:	1e43      	subs	r3, r0, #1
 8002cb8:	440a      	add	r2, r1
 8002cba:	4291      	cmp	r1, r2
 8002cbc:	d100      	bne.n	8002cc0 <memcpy+0xc>
 8002cbe:	bd10      	pop	{r4, pc}
 8002cc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002cc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002cc8:	e7f7      	b.n	8002cba <memcpy+0x6>

08002cca <memmove>:
 8002cca:	4288      	cmp	r0, r1
 8002ccc:	b510      	push	{r4, lr}
 8002cce:	eb01 0302 	add.w	r3, r1, r2
 8002cd2:	d803      	bhi.n	8002cdc <memmove+0x12>
 8002cd4:	1e42      	subs	r2, r0, #1
 8002cd6:	4299      	cmp	r1, r3
 8002cd8:	d10c      	bne.n	8002cf4 <memmove+0x2a>
 8002cda:	bd10      	pop	{r4, pc}
 8002cdc:	4298      	cmp	r0, r3
 8002cde:	d2f9      	bcs.n	8002cd4 <memmove+0xa>
 8002ce0:	1881      	adds	r1, r0, r2
 8002ce2:	1ad2      	subs	r2, r2, r3
 8002ce4:	42d3      	cmn	r3, r2
 8002ce6:	d100      	bne.n	8002cea <memmove+0x20>
 8002ce8:	bd10      	pop	{r4, pc}
 8002cea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002cee:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002cf2:	e7f7      	b.n	8002ce4 <memmove+0x1a>
 8002cf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002cf8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002cfc:	e7eb      	b.n	8002cd6 <memmove+0xc>
	...

08002d00 <_free_r>:
 8002d00:	b538      	push	{r3, r4, r5, lr}
 8002d02:	4605      	mov	r5, r0
 8002d04:	2900      	cmp	r1, #0
 8002d06:	d045      	beq.n	8002d94 <_free_r+0x94>
 8002d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d0c:	1f0c      	subs	r4, r1, #4
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	bfb8      	it	lt
 8002d12:	18e4      	addlt	r4, r4, r3
 8002d14:	f000 f8d6 	bl	8002ec4 <__malloc_lock>
 8002d18:	4a1f      	ldr	r2, [pc, #124]	; (8002d98 <_free_r+0x98>)
 8002d1a:	6813      	ldr	r3, [r2, #0]
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	b933      	cbnz	r3, 8002d2e <_free_r+0x2e>
 8002d20:	6063      	str	r3, [r4, #4]
 8002d22:	6014      	str	r4, [r2, #0]
 8002d24:	4628      	mov	r0, r5
 8002d26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d2a:	f000 b8cc 	b.w	8002ec6 <__malloc_unlock>
 8002d2e:	42a3      	cmp	r3, r4
 8002d30:	d90c      	bls.n	8002d4c <_free_r+0x4c>
 8002d32:	6821      	ldr	r1, [r4, #0]
 8002d34:	1862      	adds	r2, r4, r1
 8002d36:	4293      	cmp	r3, r2
 8002d38:	bf04      	itt	eq
 8002d3a:	681a      	ldreq	r2, [r3, #0]
 8002d3c:	685b      	ldreq	r3, [r3, #4]
 8002d3e:	6063      	str	r3, [r4, #4]
 8002d40:	bf04      	itt	eq
 8002d42:	1852      	addeq	r2, r2, r1
 8002d44:	6022      	streq	r2, [r4, #0]
 8002d46:	6004      	str	r4, [r0, #0]
 8002d48:	e7ec      	b.n	8002d24 <_free_r+0x24>
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	b10a      	cbz	r2, 8002d54 <_free_r+0x54>
 8002d50:	42a2      	cmp	r2, r4
 8002d52:	d9fa      	bls.n	8002d4a <_free_r+0x4a>
 8002d54:	6819      	ldr	r1, [r3, #0]
 8002d56:	1858      	adds	r0, r3, r1
 8002d58:	42a0      	cmp	r0, r4
 8002d5a:	d10b      	bne.n	8002d74 <_free_r+0x74>
 8002d5c:	6820      	ldr	r0, [r4, #0]
 8002d5e:	4401      	add	r1, r0
 8002d60:	1858      	adds	r0, r3, r1
 8002d62:	4282      	cmp	r2, r0
 8002d64:	6019      	str	r1, [r3, #0]
 8002d66:	d1dd      	bne.n	8002d24 <_free_r+0x24>
 8002d68:	6810      	ldr	r0, [r2, #0]
 8002d6a:	6852      	ldr	r2, [r2, #4]
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	4401      	add	r1, r0
 8002d70:	6019      	str	r1, [r3, #0]
 8002d72:	e7d7      	b.n	8002d24 <_free_r+0x24>
 8002d74:	d902      	bls.n	8002d7c <_free_r+0x7c>
 8002d76:	230c      	movs	r3, #12
 8002d78:	602b      	str	r3, [r5, #0]
 8002d7a:	e7d3      	b.n	8002d24 <_free_r+0x24>
 8002d7c:	6820      	ldr	r0, [r4, #0]
 8002d7e:	1821      	adds	r1, r4, r0
 8002d80:	428a      	cmp	r2, r1
 8002d82:	bf04      	itt	eq
 8002d84:	6811      	ldreq	r1, [r2, #0]
 8002d86:	6852      	ldreq	r2, [r2, #4]
 8002d88:	6062      	str	r2, [r4, #4]
 8002d8a:	bf04      	itt	eq
 8002d8c:	1809      	addeq	r1, r1, r0
 8002d8e:	6021      	streq	r1, [r4, #0]
 8002d90:	605c      	str	r4, [r3, #4]
 8002d92:	e7c7      	b.n	8002d24 <_free_r+0x24>
 8002d94:	bd38      	pop	{r3, r4, r5, pc}
 8002d96:	bf00      	nop
 8002d98:	20000084 	.word	0x20000084

08002d9c <_malloc_r>:
 8002d9c:	b570      	push	{r4, r5, r6, lr}
 8002d9e:	1ccd      	adds	r5, r1, #3
 8002da0:	f025 0503 	bic.w	r5, r5, #3
 8002da4:	3508      	adds	r5, #8
 8002da6:	2d0c      	cmp	r5, #12
 8002da8:	bf38      	it	cc
 8002daa:	250c      	movcc	r5, #12
 8002dac:	2d00      	cmp	r5, #0
 8002dae:	4606      	mov	r6, r0
 8002db0:	db01      	blt.n	8002db6 <_malloc_r+0x1a>
 8002db2:	42a9      	cmp	r1, r5
 8002db4:	d903      	bls.n	8002dbe <_malloc_r+0x22>
 8002db6:	230c      	movs	r3, #12
 8002db8:	6033      	str	r3, [r6, #0]
 8002dba:	2000      	movs	r0, #0
 8002dbc:	bd70      	pop	{r4, r5, r6, pc}
 8002dbe:	f000 f881 	bl	8002ec4 <__malloc_lock>
 8002dc2:	4a23      	ldr	r2, [pc, #140]	; (8002e50 <_malloc_r+0xb4>)
 8002dc4:	6814      	ldr	r4, [r2, #0]
 8002dc6:	4621      	mov	r1, r4
 8002dc8:	b991      	cbnz	r1, 8002df0 <_malloc_r+0x54>
 8002dca:	4c22      	ldr	r4, [pc, #136]	; (8002e54 <_malloc_r+0xb8>)
 8002dcc:	6823      	ldr	r3, [r4, #0]
 8002dce:	b91b      	cbnz	r3, 8002dd8 <_malloc_r+0x3c>
 8002dd0:	4630      	mov	r0, r6
 8002dd2:	f000 f867 	bl	8002ea4 <_sbrk_r>
 8002dd6:	6020      	str	r0, [r4, #0]
 8002dd8:	4629      	mov	r1, r5
 8002dda:	4630      	mov	r0, r6
 8002ddc:	f000 f862 	bl	8002ea4 <_sbrk_r>
 8002de0:	1c43      	adds	r3, r0, #1
 8002de2:	d126      	bne.n	8002e32 <_malloc_r+0x96>
 8002de4:	230c      	movs	r3, #12
 8002de6:	6033      	str	r3, [r6, #0]
 8002de8:	4630      	mov	r0, r6
 8002dea:	f000 f86c 	bl	8002ec6 <__malloc_unlock>
 8002dee:	e7e4      	b.n	8002dba <_malloc_r+0x1e>
 8002df0:	680b      	ldr	r3, [r1, #0]
 8002df2:	1b5b      	subs	r3, r3, r5
 8002df4:	d41a      	bmi.n	8002e2c <_malloc_r+0x90>
 8002df6:	2b0b      	cmp	r3, #11
 8002df8:	d90f      	bls.n	8002e1a <_malloc_r+0x7e>
 8002dfa:	600b      	str	r3, [r1, #0]
 8002dfc:	50cd      	str	r5, [r1, r3]
 8002dfe:	18cc      	adds	r4, r1, r3
 8002e00:	4630      	mov	r0, r6
 8002e02:	f000 f860 	bl	8002ec6 <__malloc_unlock>
 8002e06:	f104 000b 	add.w	r0, r4, #11
 8002e0a:	1d23      	adds	r3, r4, #4
 8002e0c:	f020 0007 	bic.w	r0, r0, #7
 8002e10:	1ac3      	subs	r3, r0, r3
 8002e12:	d01b      	beq.n	8002e4c <_malloc_r+0xb0>
 8002e14:	425a      	negs	r2, r3
 8002e16:	50e2      	str	r2, [r4, r3]
 8002e18:	bd70      	pop	{r4, r5, r6, pc}
 8002e1a:	428c      	cmp	r4, r1
 8002e1c:	bf0d      	iteet	eq
 8002e1e:	6863      	ldreq	r3, [r4, #4]
 8002e20:	684b      	ldrne	r3, [r1, #4]
 8002e22:	6063      	strne	r3, [r4, #4]
 8002e24:	6013      	streq	r3, [r2, #0]
 8002e26:	bf18      	it	ne
 8002e28:	460c      	movne	r4, r1
 8002e2a:	e7e9      	b.n	8002e00 <_malloc_r+0x64>
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	6849      	ldr	r1, [r1, #4]
 8002e30:	e7ca      	b.n	8002dc8 <_malloc_r+0x2c>
 8002e32:	1cc4      	adds	r4, r0, #3
 8002e34:	f024 0403 	bic.w	r4, r4, #3
 8002e38:	42a0      	cmp	r0, r4
 8002e3a:	d005      	beq.n	8002e48 <_malloc_r+0xac>
 8002e3c:	1a21      	subs	r1, r4, r0
 8002e3e:	4630      	mov	r0, r6
 8002e40:	f000 f830 	bl	8002ea4 <_sbrk_r>
 8002e44:	3001      	adds	r0, #1
 8002e46:	d0cd      	beq.n	8002de4 <_malloc_r+0x48>
 8002e48:	6025      	str	r5, [r4, #0]
 8002e4a:	e7d9      	b.n	8002e00 <_malloc_r+0x64>
 8002e4c:	bd70      	pop	{r4, r5, r6, pc}
 8002e4e:	bf00      	nop
 8002e50:	20000084 	.word	0x20000084
 8002e54:	20000088 	.word	0x20000088

08002e58 <_realloc_r>:
 8002e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5a:	4607      	mov	r7, r0
 8002e5c:	4614      	mov	r4, r2
 8002e5e:	460e      	mov	r6, r1
 8002e60:	b921      	cbnz	r1, 8002e6c <_realloc_r+0x14>
 8002e62:	4611      	mov	r1, r2
 8002e64:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002e68:	f7ff bf98 	b.w	8002d9c <_malloc_r>
 8002e6c:	b922      	cbnz	r2, 8002e78 <_realloc_r+0x20>
 8002e6e:	f7ff ff47 	bl	8002d00 <_free_r>
 8002e72:	4625      	mov	r5, r4
 8002e74:	4628      	mov	r0, r5
 8002e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e78:	f000 f826 	bl	8002ec8 <_malloc_usable_size_r>
 8002e7c:	4284      	cmp	r4, r0
 8002e7e:	d90f      	bls.n	8002ea0 <_realloc_r+0x48>
 8002e80:	4621      	mov	r1, r4
 8002e82:	4638      	mov	r0, r7
 8002e84:	f7ff ff8a 	bl	8002d9c <_malloc_r>
 8002e88:	4605      	mov	r5, r0
 8002e8a:	2800      	cmp	r0, #0
 8002e8c:	d0f2      	beq.n	8002e74 <_realloc_r+0x1c>
 8002e8e:	4631      	mov	r1, r6
 8002e90:	4622      	mov	r2, r4
 8002e92:	f7ff ff0f 	bl	8002cb4 <memcpy>
 8002e96:	4631      	mov	r1, r6
 8002e98:	4638      	mov	r0, r7
 8002e9a:	f7ff ff31 	bl	8002d00 <_free_r>
 8002e9e:	e7e9      	b.n	8002e74 <_realloc_r+0x1c>
 8002ea0:	4635      	mov	r5, r6
 8002ea2:	e7e7      	b.n	8002e74 <_realloc_r+0x1c>

08002ea4 <_sbrk_r>:
 8002ea4:	b538      	push	{r3, r4, r5, lr}
 8002ea6:	4c06      	ldr	r4, [pc, #24]	; (8002ec0 <_sbrk_r+0x1c>)
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	4605      	mov	r5, r0
 8002eac:	4608      	mov	r0, r1
 8002eae:	6023      	str	r3, [r4, #0]
 8002eb0:	f000 f814 	bl	8002edc <_sbrk>
 8002eb4:	1c43      	adds	r3, r0, #1
 8002eb6:	d102      	bne.n	8002ebe <_sbrk_r+0x1a>
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	b103      	cbz	r3, 8002ebe <_sbrk_r+0x1a>
 8002ebc:	602b      	str	r3, [r5, #0]
 8002ebe:	bd38      	pop	{r3, r4, r5, pc}
 8002ec0:	20000144 	.word	0x20000144

08002ec4 <__malloc_lock>:
 8002ec4:	4770      	bx	lr

08002ec6 <__malloc_unlock>:
 8002ec6:	4770      	bx	lr

08002ec8 <_malloc_usable_size_r>:
 8002ec8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002ecc:	2800      	cmp	r0, #0
 8002ece:	f1a0 0004 	sub.w	r0, r0, #4
 8002ed2:	bfbc      	itt	lt
 8002ed4:	580b      	ldrlt	r3, [r1, r0]
 8002ed6:	18c0      	addlt	r0, r0, r3
 8002ed8:	4770      	bx	lr
	...

08002edc <_sbrk>:
 8002edc:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <_sbrk+0x14>)
 8002ede:	6819      	ldr	r1, [r3, #0]
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	b909      	cbnz	r1, 8002ee8 <_sbrk+0xc>
 8002ee4:	4903      	ldr	r1, [pc, #12]	; (8002ef4 <_sbrk+0x18>)
 8002ee6:	6019      	str	r1, [r3, #0]
 8002ee8:	6818      	ldr	r0, [r3, #0]
 8002eea:	4402      	add	r2, r0
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	4770      	bx	lr
 8002ef0:	2000008c 	.word	0x2000008c
 8002ef4:	20000148 	.word	0x20000148

08002ef8 <_init>:
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efa:	bf00      	nop
 8002efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002efe:	bc08      	pop	{r3}
 8002f00:	469e      	mov	lr, r3
 8002f02:	4770      	bx	lr

08002f04 <_fini>:
 8002f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f06:	bf00      	nop
 8002f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f0a:	bc08      	pop	{r3}
 8002f0c:	469e      	mov	lr, r3
 8002f0e:	4770      	bx	lr
