Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep 20 02:16:48 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_tactico_timing_summary_routed.rpt -pb top_tactico_timing_summary_routed.pb -rpx top_tactico_timing_summary_routed.rpx -warn_on_violation
| Design       : top_tactico
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 181 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.091        0.000                      0                  404        0.024        0.000                      0                  404        2.633        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         95.091        0.000                      0                  404        0.250        0.000                      0                  404       49.500        0.000                       0                   183  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       95.106        0.000                      0                  404        0.250        0.000                      0                  404       49.500        0.000                       0                   183  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         95.091        0.000                      0                  404        0.024        0.000                      0                  404  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       95.091        0.000                      0                  404        0.024        0.000                      0                  404  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[28]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[29]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[31]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.952ns (20.490%)  route 3.694ns (79.510%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.863 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/Q
                         net (fo=2, routed)           1.006    -0.857    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[14]
    SLICE_X83Y94         LUT4 (Prop_lut4_I1_O)        0.124    -0.733 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8/O
                         net (fo=1, routed)           1.088     0.355    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.479 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4/O
                         net (fo=33, routed)          0.644     1.123    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.247 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_2/O
                         net (fo=2, routed)           0.956     2.203    interface_spi/master_race_spi/clk_divider_spi/clk_fn6_out
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.124     2.327 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000     2.327    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.605    98.067    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.414    97.653    
                         clock uncertainty           -0.226    97.427    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.077    97.504    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                         97.504    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.186ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.087ns (23.684%)  route 3.503ns (76.316%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.419    -1.900 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/Q
                         net (fo=2, routed)           0.984    -0.916    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[8]
    SLICE_X86Y92         LUT4 (Prop_lut4_I3_O)        0.296    -0.620 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8/O
                         net (fo=1, routed)           0.573    -0.047    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.077 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7/O
                         net (fo=1, routed)           0.433     0.510    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.634 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4/O
                         net (fo=33, routed)          1.513     2.147    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.271 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_1/O
                         net (fo=1, routed)           0.000     2.271    interface_spi/master_race_spi/clk_divider_spi/flanco_i_1_n_0
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.606    98.068    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/C
                         clock pessimism             -0.414    97.654    
                         clock uncertainty           -0.226    97.428    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.029    97.457    interface_spi/master_race_spi/clk_divider_spi/flanco_reg
  -------------------------------------------------------------------
                         required time                         97.457    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 95.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 interface_spi/registro_control/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/we_ram2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.391%)  route 0.198ns (51.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.599    -0.513    interface_spi/registro_control/CLK_10MHZ
    SLICE_X83Y81         FDRE                                         r  interface_spi/registro_control/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface_spi/registro_control/state_reg[0]/Q
                         net (fo=5, routed)           0.198    -0.174    interface_spi/registro_control/cntr_str[send]
    SLICE_X84Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.129 r  interface_spi/registro_control/we_ram2_i_1/O
                         net (fo=1, routed)           0.000    -0.129    interface_spi/master_race_spi/control_spi/we_ram2_reg_0
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.869    -0.283    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/C
                         clock pessimism             -0.216    -0.499    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.120    -0.379    interface_spi/master_race_spi/control_spi/we_ram2_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/Q
                         net (fo=9, routed)           0.175    -0.171    interface_spi/master_race_spi/clk_divider_spi/E[0]
    SLICE_X84Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000    -0.126    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.231    -0.510    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.390    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.604    -0.508    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.247    seg7_control/digit_timer_reg[6]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.875    -0.277    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.231    -0.508    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.403    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.246    seg7_control/digit_timer_reg[14]
    SLICE_X89Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.507    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.105    -0.402    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[22]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[26]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.603    -0.509    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.248    seg7_control/digit_timer_reg[2]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.137    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.874    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.509    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.404    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[30]/Q
                         net (fo=2, routed)           0.120    -0.244    seg7_control/digit_timer_reg[30]
    SLICE_X89Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[28]_i_1_n_5
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.105    -0.400    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.245    seg7_control/digit_timer_reg[10]
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.507    
    SLICE_X89Y88         FDRE (Hold_fdre_C_D)         0.105    -0.402    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=34, routed)          0.198    -0.148    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X84Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_0[10]
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
                         clock pessimism             -0.231    -0.510    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.389    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y87    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y87    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y91    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y90    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y92    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y91    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y87    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.106ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.021    seg7_control/digit_timer_reg[28]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.106    

Slack (MET) :             95.106ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.021    seg7_control/digit_timer_reg[29]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.106    

Slack (MET) :             95.106ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.021    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.106    

Slack (MET) :             95.106ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.021    seg7_control/digit_timer_reg[31]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.106    

Slack (MET) :             95.191ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.211    97.445    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.016    seg7_control/digit_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         97.016    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.191    

Slack (MET) :             95.191ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.211    97.445    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.016    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.016    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.191    

Slack (MET) :             95.191ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.211    97.445    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.016    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.016    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.191    

Slack (MET) :             95.191ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.211    97.445    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.016    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.016    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.191    

Slack (MET) :             95.192ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.952ns (20.490%)  route 3.694ns (79.510%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.863 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/Q
                         net (fo=2, routed)           1.006    -0.857    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[14]
    SLICE_X83Y94         LUT4 (Prop_lut4_I1_O)        0.124    -0.733 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8/O
                         net (fo=1, routed)           1.088     0.355    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.479 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4/O
                         net (fo=33, routed)          0.644     1.123    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.247 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_2/O
                         net (fo=2, routed)           0.956     2.203    interface_spi/master_race_spi/clk_divider_spi/clk_fn6_out
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.124     2.327 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000     2.327    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.605    98.067    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.414    97.653    
                         clock uncertainty           -0.211    97.443    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.077    97.520    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                         97.520    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                 95.192    

Slack (MET) :             95.202ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.087ns (23.684%)  route 3.503ns (76.316%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.419    -1.900 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/Q
                         net (fo=2, routed)           0.984    -0.916    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[8]
    SLICE_X86Y92         LUT4 (Prop_lut4_I3_O)        0.296    -0.620 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8/O
                         net (fo=1, routed)           0.573    -0.047    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.077 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7/O
                         net (fo=1, routed)           0.433     0.510    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.634 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4/O
                         net (fo=33, routed)          1.513     2.147    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.271 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_1/O
                         net (fo=1, routed)           0.000     2.271    interface_spi/master_race_spi/clk_divider_spi/flanco_i_1_n_0
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.606    98.068    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/C
                         clock pessimism             -0.414    97.654    
                         clock uncertainty           -0.211    97.444    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.029    97.473    interface_spi/master_race_spi/clk_divider_spi/flanco_reg
  -------------------------------------------------------------------
                         required time                         97.473    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 95.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 interface_spi/registro_control/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/we_ram2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.391%)  route 0.198ns (51.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.599    -0.513    interface_spi/registro_control/CLK_10MHZ
    SLICE_X83Y81         FDRE                                         r  interface_spi/registro_control/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface_spi/registro_control/state_reg[0]/Q
                         net (fo=5, routed)           0.198    -0.174    interface_spi/registro_control/cntr_str[send]
    SLICE_X84Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.129 r  interface_spi/registro_control/we_ram2_i_1/O
                         net (fo=1, routed)           0.000    -0.129    interface_spi/master_race_spi/control_spi/we_ram2_reg_0
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.869    -0.283    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/C
                         clock pessimism             -0.216    -0.499    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.120    -0.379    interface_spi/master_race_spi/control_spi/we_ram2_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/Q
                         net (fo=9, routed)           0.175    -0.171    interface_spi/master_race_spi/clk_divider_spi/E[0]
    SLICE_X84Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000    -0.126    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.231    -0.510    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.390    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.604    -0.508    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.247    seg7_control/digit_timer_reg[6]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.875    -0.277    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.231    -0.508    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.403    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.246    seg7_control/digit_timer_reg[14]
    SLICE_X89Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.507    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.105    -0.402    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[22]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[26]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.603    -0.509    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.248    seg7_control/digit_timer_reg[2]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.137    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.874    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.509    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.404    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[30]/Q
                         net (fo=2, routed)           0.120    -0.244    seg7_control/digit_timer_reg[30]
    SLICE_X89Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[28]_i_1_n_5
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.105    -0.400    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.245    seg7_control/digit_timer_reg[10]
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.507    
    SLICE_X89Y88         FDRE (Hold_fdre_C_D)         0.105    -0.402    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=34, routed)          0.198    -0.148    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X84Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_0[10]
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
                         clock pessimism             -0.231    -0.510    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.389    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y87    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y87    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y91    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y90    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y92    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y91    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y88    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y87    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[28]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[29]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[31]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.952ns (20.490%)  route 3.694ns (79.510%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.863 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/Q
                         net (fo=2, routed)           1.006    -0.857    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[14]
    SLICE_X83Y94         LUT4 (Prop_lut4_I1_O)        0.124    -0.733 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8/O
                         net (fo=1, routed)           1.088     0.355    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.479 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4/O
                         net (fo=33, routed)          0.644     1.123    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.247 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_2/O
                         net (fo=2, routed)           0.956     2.203    interface_spi/master_race_spi/clk_divider_spi/clk_fn6_out
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.124     2.327 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000     2.327    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.605    98.067    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.414    97.653    
                         clock uncertainty           -0.226    97.427    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.077    97.504    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                         97.504    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.186ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.087ns (23.684%)  route 3.503ns (76.316%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.419    -1.900 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/Q
                         net (fo=2, routed)           0.984    -0.916    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[8]
    SLICE_X86Y92         LUT4 (Prop_lut4_I3_O)        0.296    -0.620 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8/O
                         net (fo=1, routed)           0.573    -0.047    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.077 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7/O
                         net (fo=1, routed)           0.433     0.510    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.634 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4/O
                         net (fo=33, routed)          1.513     2.147    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.271 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_1/O
                         net (fo=1, routed)           0.000     2.271    interface_spi/master_race_spi/clk_divider_spi/flanco_i_1_n_0
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.606    98.068    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/C
                         clock pessimism             -0.414    97.654    
                         clock uncertainty           -0.226    97.428    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.029    97.457    interface_spi/master_race_spi/clk_divider_spi/flanco_reg
  -------------------------------------------------------------------
                         required time                         97.457    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 95.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 interface_spi/registro_control/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/we_ram2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.391%)  route 0.198ns (51.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.599    -0.513    interface_spi/registro_control/CLK_10MHZ
    SLICE_X83Y81         FDRE                                         r  interface_spi/registro_control/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface_spi/registro_control/state_reg[0]/Q
                         net (fo=5, routed)           0.198    -0.174    interface_spi/registro_control/cntr_str[send]
    SLICE_X84Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.129 r  interface_spi/registro_control/we_ram2_i_1/O
                         net (fo=1, routed)           0.000    -0.129    interface_spi/master_race_spi/control_spi/we_ram2_reg_0
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.869    -0.283    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/C
                         clock pessimism             -0.216    -0.499    
                         clock uncertainty            0.226    -0.273    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.120    -0.153    interface_spi/master_race_spi/control_spi/we_ram2_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/Q
                         net (fo=9, routed)           0.175    -0.171    interface_spi/master_race_spi/clk_divider_spi/E[0]
    SLICE_X84Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000    -0.126    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.231    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.164    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.604    -0.508    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.247    seg7_control/digit_timer_reg[6]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.875    -0.277    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.231    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.177    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.246    seg7_control/digit_timer_reg[14]
    SLICE_X89Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.507    
                         clock uncertainty            0.226    -0.281    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.105    -0.176    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[22]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[26]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.603    -0.509    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.248    seg7_control/digit_timer_reg[2]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.137    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.874    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.178    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[30]/Q
                         net (fo=2, routed)           0.120    -0.244    seg7_control/digit_timer_reg[30]
    SLICE_X89Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[28]_i_1_n_5
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.105    -0.174    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.245    seg7_control/digit_timer_reg[10]
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.507    
                         clock uncertainty            0.226    -0.281    
    SLICE_X89Y88         FDRE (Hold_fdre_C_D)         0.105    -0.176    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=34, routed)          0.198    -0.148    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X84Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_0[10]
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
                         clock pessimism             -0.231    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.163    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[28]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[28]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[29]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[29]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.091ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.952ns (22.506%)  route 3.278ns (77.494%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.811     1.914    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.612    98.074    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[31]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y93         FDRE (Setup_fdre_C_R)       -0.429    97.005    seg7_control/digit_timer_reg[31]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 95.091    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.175ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.991%)  route 3.189ns (77.009%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 98.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.731    -2.316    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.860 f  seg7_control/digit_timer_reg[27]/Q
                         net (fo=2, routed)           0.692    -1.167    seg7_control/digit_timer_reg[27]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    -1.043 f  seg7_control/digit_select[2]_i_8/O
                         net (fo=1, routed)           0.663    -0.380    seg7_control/digit_select[2]_i_8_n_0
    SLICE_X88Y93         LUT5 (Prop_lut5_I4_O)        0.124    -0.256 r  seg7_control/digit_select[2]_i_4/O
                         net (fo=1, routed)           0.939     0.683    seg7_control/digit_select[2]_i_4_n_0
    SLICE_X88Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.807 r  seg7_control/digit_select[2]_i_2/O
                         net (fo=4, routed)           0.173     0.980    seg7_control/digit_select[2]_i_2_n_0
    SLICE_X88Y90         LUT2 (Prop_lut2_I1_O)        0.124     1.104 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=32, routed)          0.721     1.825    seg7_control/digit_timer[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.607    98.069    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.414    97.655    
                         clock uncertainty           -0.226    97.429    
    SLICE_X89Y86         FDRE (Setup_fdre_C_R)       -0.429    97.000    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.000    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                 95.175    

Slack (MET) :             95.177ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.952ns (20.490%)  route 3.694ns (79.510%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 98.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.863 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[14]/Q
                         net (fo=2, routed)           1.006    -0.857    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[14]
    SLICE_X83Y94         LUT4 (Prop_lut4_I1_O)        0.124    -0.733 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8/O
                         net (fo=1, routed)           1.088     0.355    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_8_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.479 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4/O
                         net (fo=33, routed)          0.644     1.123    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_4_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.247 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_2/O
                         net (fo=2, routed)           0.956     2.203    interface_spi/master_race_spi/clk_divider_spi/clk_fn6_out
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.124     2.327 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000     2.327    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.605    98.067    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.414    97.653    
                         clock uncertainty           -0.226    97.427    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.077    97.504    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                         97.504    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                 95.177    

Slack (MET) :             95.186ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.087ns (23.684%)  route 3.503ns (76.316%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 98.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.728    -2.319    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y89         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.419    -1.900 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[8]/Q
                         net (fo=2, routed)           0.984    -0.916    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[8]
    SLICE_X86Y92         LUT4 (Prop_lut4_I3_O)        0.296    -0.620 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8/O
                         net (fo=1, routed)           0.573    -0.047    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_8_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.077 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7/O
                         net (fo=1, routed)           0.433     0.510    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_7_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.634 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4/O
                         net (fo=33, routed)          1.513     2.147    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_4_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.271 r  interface_spi/master_race_spi/clk_divider_spi/flanco_i_1/O
                         net (fo=1, routed)           0.000     2.271    interface_spi/master_race_spi/clk_divider_spi/flanco_i_1_n_0
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         1.606    98.068    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X85Y87         FDSE                                         r  interface_spi/master_race_spi/clk_divider_spi/flanco_reg/C
                         clock pessimism             -0.414    97.654    
                         clock uncertainty           -0.226    97.428    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.029    97.457    interface_spi/master_race_spi/clk_divider_spi/flanco_reg
  -------------------------------------------------------------------
                         required time                         97.457    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 95.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 interface_spi/registro_control/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/we_ram2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.391%)  route 0.198ns (51.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.599    -0.513    interface_spi/registro_control/CLK_10MHZ
    SLICE_X83Y81         FDRE                                         r  interface_spi/registro_control/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface_spi/registro_control/state_reg[0]/Q
                         net (fo=5, routed)           0.198    -0.174    interface_spi/registro_control/cntr_str[send]
    SLICE_X84Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.129 r  interface_spi/registro_control/we_ram2_i_1/O
                         net (fo=1, routed)           0.000    -0.129    interface_spi/master_race_spi/control_spi/we_ram2_reg_0
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.869    -0.283    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X84Y81         FDRE                                         r  interface_spi/master_race_spi/control_spi/we_ram2_reg/C
                         clock pessimism             -0.216    -0.499    
                         clock uncertainty            0.226    -0.273    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.120    -0.153    interface_spi/master_race_spi/control_spi/we_ram2_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/Q
                         net (fo=9, routed)           0.175    -0.171    interface_spi/master_race_spi/clk_divider_spi/E[0]
    SLICE_X84Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.126 r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1/O
                         net (fo=1, routed)           0.000    -0.126    interface_spi/master_race_spi/clk_divider_spi/clk_fn_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y85         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg/C
                         clock pessimism             -0.231    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.164    interface_spi/master_race_spi/clk_divider_spi/clk_fn_reg
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.604    -0.508    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.247    seg7_control/digit_timer_reg[6]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.875    -0.277    seg7_control/CLK_10MHZ
    SLICE_X89Y87         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.231    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105    -0.177    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.246    seg7_control/digit_timer_reg[14]
    SLICE_X89Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y89         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.507    
                         clock uncertainty            0.226    -0.281    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.105    -0.176    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[22]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.245    seg7_control/digit_timer_reg[26]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.603    -0.509    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.248    seg7_control/digit_timer_reg[2]
    SLICE_X89Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.137    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.874    -0.278    seg7_control/CLK_10MHZ
    SLICE_X89Y86         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.105    -0.178    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[30]/Q
                         net (fo=2, routed)           0.120    -0.244    seg7_control/digit_timer_reg[30]
    SLICE_X89Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[28]_i_1_n_5
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y93         FDRE                                         r  seg7_control/digit_timer_reg[30]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.105    -0.174    seg7_control/digit_timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.605    -0.507    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.245    seg7_control/digit_timer_reg[10]
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.877    -0.275    seg7_control/CLK_10MHZ
    SLICE_X89Y88         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.507    
                         clock uncertainty            0.226    -0.281    
    SLICE_X89Y88         FDRE (Hold_fdre_C_D)         0.105    -0.176    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.602    -0.510    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=34, routed)          0.198    -0.148    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X84Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_0[10]
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=181, routed)         0.873    -0.279    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X84Y86         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]/C
                         clock pessimism             -0.231    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.163    interface_spi/master_race_spi/clk_divider_spi/cntr_flankn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.060    





